Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 07 00:50:04 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1181 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.479     -578.945                    520                 8269        0.021        0.000                      0                 8269        3.000        0.000                       0                  1878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.347        0.000                      0                 1423        0.053        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1       -7.478     -573.979                    512                 4846        0.121        0.000                      0                 4846        3.750        0.000                       0                   970  
  clk_25M_clk_wiz_0_1        20.426        0.000                      0                 1147        0.176        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0_1       39.165        0.000                      0                   10        0.258        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0_1      179.872        0.000                      0                  800        0.163        0.000                      0                  800       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0         -7.479     -574.521                    512                 4846        0.121        0.000                      0                 4846        3.750        0.000                       0                   970  
  clk_25M_clk_wiz_0          20.424        0.000                      0                 1147        0.176        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0         39.162        0.000                      0                   10        0.258        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0        179.868        0.000                      0                  800        0.163        0.000                      0                  800       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  7.031        0.000                      0                    1        0.167        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  7.031        0.000                      0                    1        0.167        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1       -1.022       -4.420                      8                   61        1.615        0.000                      0                   61  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0_1        2.901        0.000                      0                   33        0.252        0.000                      0                   33  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1       -7.479     -574.521                    512                 4846        0.037        0.000                      0                 4846  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0_1        2.897        0.000                      0                   33        0.248        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        20.424        0.000                      0                 1147        0.070        0.000                      0                 1147  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       39.162        0.000                      0                   10        0.151        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0_1        5.748        0.000                      0                    3        0.322        0.000                      0                    3  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0_1        5.748        0.000                      0                    3        0.322        0.000                      0                    3  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1      179.868        0.000                      0                  800        0.021        0.000                      0                  800  
clk_fpga_0            clk_100M_clk_wiz_0         -1.022       -4.424                      8                   61        1.614        0.000                      0                   61  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0         -7.479     -574.521                    512                 4846        0.037        0.000                      0                 4846  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0          2.901        0.000                      0                   33        0.252        0.000                      0                   33  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0          2.897        0.000                      0                   33        0.248        0.000                      0                   33  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          20.424        0.000                      0                 1147        0.070        0.000                      0                 1147  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         39.162        0.000                      0                   10        0.151        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0          5.744        0.000                      0                    3        0.318        0.000                      0                    3  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0        179.868        0.000                      0                  800        0.021        0.000                      0                  800  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0          5.744        0.000                      0                    3        0.318        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.182ns (21.322%)  route 4.362ns (78.678%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.912     6.256    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/state_reg[1]_rep
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.328     6.584 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.873     7.458    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][0]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.582 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1/O
                         net (fo=3, routed)           0.832     8.414    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][1]
    SLICE_X36Y102        LUT4 (Prop_lut4_I1_O)        0.124     8.538 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.538    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X36Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.654    12.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)        0.077    12.885    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.058ns (21.785%)  route 3.799ns (78.215%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.726     6.070    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.328     6.398 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.669     7.066    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.660     7.851    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.481    12.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         FDRE (Setup_fdre_C_R)       -0.524    12.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.058ns (21.785%)  route 3.799ns (78.215%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.726     6.070    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.328     6.398 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.669     7.066    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.660     7.851    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X34Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.481    12.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         FDRE (Setup_fdre_C_R)       -0.524    12.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.182ns (21.576%)  route 4.296ns (78.424%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.912     6.256    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/state_reg[1]_rep
    SLICE_X32Y102        LUT6 (Prop_lut6_I1_O)        0.328     6.584 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.790     7.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[47][0]
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.499 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.850     8.348    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][2]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X36Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.654    12.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.077    12.885    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.960ns (20.603%)  route 3.700ns (79.397%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.236     4.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.299     5.140 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.617     5.756    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.880 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.639     6.519    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X35Y101        LUT2 (Prop_lut2_I0_O)        0.118     6.637 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.208     7.846    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.522    12.701    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y97         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.960ns (20.603%)  route 3.700ns (79.397%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.236     4.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.299     5.140 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.617     5.756    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.880 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.639     6.519    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X35Y101        LUT2 (Prop_lut2_I0_O)        0.118     6.637 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.208     7.846    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.522    12.701    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y97         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.960ns (20.603%)  route 3.700ns (79.397%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.236     4.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.299     5.140 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.617     5.756    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.880 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.639     6.519    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X35Y101        LUT2 (Prop_lut2_I0_O)        0.118     6.637 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.208     7.846    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.522    12.701    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y97         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.960ns (20.603%)  route 3.700ns (79.397%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.236     4.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X34Y102        LUT3 (Prop_lut3_I1_O)        0.299     5.140 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.617     5.756    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X33Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.880 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          0.639     6.519    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X35Y101        LUT2 (Prop_lut2_I0_O)        0.118     6.637 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          1.208     7.846    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/E[0]
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.522    12.701    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y97         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.058ns (21.785%)  route 3.799ns (78.215%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.726     6.070    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.328     6.398 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.669     7.066    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.660     7.851    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X35Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.481    12.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.306    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.058ns (21.785%)  route 3.799ns (78.215%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.744     5.194    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.344 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          0.726     6.070    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X34Y98         LUT5 (Prop_lut5_I0_O)        0.328     6.398 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.669     7.066    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X34Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.190 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.660     7.851    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_valid_i_reg_0
    SLICE_X35Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.481    12.660    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y98         FDRE (Setup_fdre_C_R)       -0.429    12.306    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.110     1.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.558     0.894    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.115     1.150    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.110     1.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.230ns (61.022%)  route 0.147ns (38.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.147     1.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.102     1.369 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.327    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.710%)  route 0.376ns (64.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.559     0.895    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.376     1.435    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.480 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1/O
                         net (fo=1, routed)           0.000     1.480    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_1
    SLICE_X34Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.912     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.060    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          512  Failing Endpoints,  Worst Slack       -7.478ns,  Total Violation     -573.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.478ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 9.516ns (56.207%)  route 7.414ns (43.793%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.543    15.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.476     8.872    
                         clock uncertainty           -0.082     8.790    
    SLICE_X46Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.463    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -7.478    

Slack (VIOLATED) :        -7.385ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.959ns  (logic 9.516ns (56.111%)  route 7.443ns (43.889%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.572    15.970    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.082     8.912    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                 -7.385    

Slack (VIOLATED) :        -7.350ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.925ns  (logic 9.516ns (56.223%)  route 7.409ns (43.777%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.538    15.936    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.082     8.913    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.586    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                 -7.350    

Slack (VIOLATED) :        -7.345ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 9.516ns (56.243%)  route 7.404ns (43.757%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.930    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.082     8.912    
    SLICE_X50Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.930    
  -------------------------------------------------------------------
                         slack                                 -7.345    

Slack (VIOLATED) :        -7.333ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.789ns  (logic 9.516ns (56.679%)  route 7.273ns (43.321%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.402    15.800    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.082     8.794    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.467    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -7.333    

Slack (VIOLATED) :        -7.208ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 9.516ns (56.692%)  route 7.270ns (43.308%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.398    15.796    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.082     8.915    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.588    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                 -7.208    

Slack (VIOLATED) :        -5.686ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 8.226ns (53.932%)  route 7.026ns (46.068%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.688    14.263    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.082     8.912    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 -5.686    

Slack (VIOLATED) :        -5.680ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 8.226ns (53.949%)  route 7.022ns (46.051%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.684    14.258    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.082     8.913    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.578    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 -5.680    

Slack (VIOLATED) :        -5.628ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 8.226ns (54.562%)  route 6.850ns (45.438%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.512    14.087    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.082     8.794    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 -5.628    

Slack (VIOLATED) :        -5.572ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 8.226ns (54.328%)  route 6.915ns (45.672%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.577    14.152    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.082     8.915    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.580    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 -5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.437    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.439    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.437%)  route 0.214ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/Q
                         net (fo=2, routed)           0.214    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 7.157ns (37.785%)  route 11.784ns (62.215%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.900    17.078    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.202 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.883    18.085    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/enb_array[13]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.656    38.582    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.104    38.954    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.817ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 7.157ns (38.580%)  route 11.394ns (61.420%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.502    16.680    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.804 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.890    17.695    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.104    38.955    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.512    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 20.817    

Slack (MET) :             20.966ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.399ns  (logic 7.157ns (38.899%)  route 11.242ns (61.101%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.890    17.068    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.192 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.350    17.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[8]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.104    38.952    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                 20.966    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.157ns (39.957%)  route 10.755ns (60.043%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.863    16.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[14]
    SLICE_X94Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.166 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.890    17.055    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/enb_array[12]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.104    38.958    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.515    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.542ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 7.157ns (40.164%)  route 10.662ns (59.836%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.319    16.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X91Y17         LUT5 (Prop_lut5_I1_O)        0.124    16.622 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.341    16.963    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.650    38.576    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.052    
                         clock uncertainty           -0.104    38.948    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.505    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 21.542    

Slack (MET) :             21.570ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 7.157ns (40.209%)  route 10.643ns (59.791%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.135    16.314    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y13        LUT5 (Prop_lut5_I1_O)        0.124    16.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.506    16.944    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.104    38.956    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 21.570    

Slack (MET) :             21.741ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.157ns (40.607%)  route 10.468ns (59.393%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.916    16.095    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y17        LUT5 (Prop_lut5_I1_O)        0.124    16.219 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.550    16.769    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.104    38.952    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 21.741    

Slack (MET) :             22.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 7.157ns (41.647%)  route 10.028ns (58.353%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.476    15.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y22        LUT5 (Prop_lut5_I1_O)        0.124    15.779 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.550    16.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.104    38.947    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -16.329    
  -------------------------------------------------------------------
                         slack                                 22.176    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 7.157ns (42.727%)  route 9.593ns (57.273%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.042    15.221    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y32        LUT5 (Prop_lut5_I1_O)        0.124    15.345 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.550    15.894    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.104    38.947    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.157ns (43.112%)  route 9.444ns (56.888%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.099    15.278    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[14]
    SLICE_X104Y27        LUT5 (Prop_lut5_I1_O)        0.124    15.402 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.343    15.745    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.104    38.941    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 22.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.070    -0.515    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.066    -0.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.070    -0.528    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.348    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.000    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.514    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.536%)  route 0.154ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.550    -0.629    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y32         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.154    -0.310    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.052    -0.562    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=6, routed)           0.208    -0.269    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[5]
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.482    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.223    -0.253    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.186    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.657%)  route 0.231ns (55.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.231    -0.246    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.281    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[7]
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.526    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y47     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y47     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y32     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.165ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.668ns (31.747%)  route 1.436ns (68.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           1.093     0.784    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT3 (Prop_lut3_I0_O)        0.150     0.934 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.278    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.104    40.714    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.271    40.443    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.443    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 39.165    

Slack (MET) :             39.455ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.774ns (41.158%)  route 1.107ns (58.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.054    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.104    40.714    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.509    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 39.455    

Slack (MET) :             39.552ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.552    

Slack (MET) :             39.552ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.552    

Slack (MET) :             39.552ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.552    

Slack (MET) :             39.552ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.567    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.552    

Slack (MET) :             40.154ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.371    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.700 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.854    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 40.154    

Slack (MET) :             40.198ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.803ns (54.164%)  route 0.680ns (45.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.680     0.331    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.656 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.656    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.854    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.854    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 40.198    

Slack (MET) :             40.322ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.369    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X100Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.493 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.493    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.815    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.815    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 40.322    

Slack (MET) :             40.337ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.664     0.355    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.479 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.104    40.736    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.081    40.817    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 40.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.185 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.131 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.568%)  route 0.226ns (54.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.320    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.048    -0.272 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116    -0.156    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.004    -0.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.047    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.597    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.872ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.298ns  (logic 7.560ns (39.176%)  route 11.738ns (60.824%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.756    17.797    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.326    18.123 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.343    18.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.516   198.442    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.918    
                         clock uncertainty           -0.138   198.781    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.338    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.338    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                179.872    

Slack (MET) :             180.099ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.073ns  (logic 7.562ns (39.647%)  route 11.511ns (60.353%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.082    17.367    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.326    17.693 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.548    18.241    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.518   198.444    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.920    
                         clock uncertainty           -0.138   198.783    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.340    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.340    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                180.099    

Slack (MET) :             180.174ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 7.562ns (39.802%)  route 11.437ns (60.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.004    17.290    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.326    17.616 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    18.166    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.519   198.445    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.921    
                         clock uncertainty           -0.138   198.784    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.341    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.341    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                180.174    

Slack (MET) :             180.353ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.994ns  (logic 7.560ns (39.803%)  route 11.434ns (60.197%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.167    17.208    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y138        LUT6 (Prop_lut6_I1_O)        0.326    17.534 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.627    18.161    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.138   198.957    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.514    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.514    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                180.353    

Slack (MET) :             180.502ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 7.560ns (40.130%)  route 11.279ns (59.870%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 198.613 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.297    17.338    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y132        LUT6 (Prop_lut6_I2_O)        0.326    17.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    18.006    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.686   198.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.089    
                         clock uncertainty           -0.138   198.951    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.508    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                180.502    

Slack (MET) :             180.519ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 7.562ns (40.168%)  route 11.264ns (59.832%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 198.617 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.039    17.325    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.326    17.651 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    17.993    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.690   198.617    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.093    
                         clock uncertainty           -0.138   198.955    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.512    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.512    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                180.519    

Slack (MET) :             180.970ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 7.560ns (41.164%)  route 10.806ns (58.836%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.619    16.659    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y126        LUT6 (Prop_lut6_I2_O)        0.326    16.985 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.548    17.533    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.681   198.608    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.084    
                         clock uncertainty           -0.138   198.946    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.503    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.503    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                180.970    

Slack (MET) :             181.054ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 7.562ns (41.338%)  route 10.731ns (58.662%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.508    16.793    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.326    17.119 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.341    17.460    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.138   198.957    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.514    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.514    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                181.054    

Slack (MET) :             181.310ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.020ns  (logic 7.560ns (41.953%)  route 10.460ns (58.047%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 198.602 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.478    16.519    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y122        LUT6 (Prop_lut6_I0_O)        0.326    16.845 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    17.187    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.675   198.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.078    
                         clock uncertainty           -0.138   198.940    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.497    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.497    
                         arrival time                         -17.187    
  -------------------------------------------------------------------
                         slack                                181.310    

Slack (MET) :             181.361ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 7.562ns (42.082%)  route 10.408ns (57.918%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.170    16.455    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    16.781 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.356    17.137    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.576   198.502    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576   199.079    
                         clock uncertainty           -0.138   198.941    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.498    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.498    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                181.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X86Y66         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.120    -0.466    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.149    -0.292    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.606    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.121    -0.485    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.974%)  route 0.146ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.146    -0.311    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.166    -0.278    design_1_i/custom_logic/inst/mqp_top/camctl/cam_trigger
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.608    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.492%)  route 0.185ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=15, routed)          0.185    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X88Y67         LUT4 (Prop_lut4_I1_O)        0.048    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.847    -0.838    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.288    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.092    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.174    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.873    -0.812    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X92Y64         FDRE (Hold_fdre_C_D)         0.134    -0.441    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.191    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X93Y65         LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.872    -0.813    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.105    -0.470    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.180    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.239    -0.607    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091    -0.516    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.602    -0.577    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.139    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.870    -0.815    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X92Y67         FDRE (Hold_fdre_C_D)         0.134    -0.443    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y23     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y29     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y22     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y26     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y29     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :          512  Failing Endpoints,  Worst Slack       -7.479ns,  Total Violation     -574.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 9.516ns (56.207%)  route 7.414ns (43.793%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.543    15.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.476     8.872    
                         clock uncertainty           -0.084     8.789    
    SLICE_X46Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -7.479    

Slack (VIOLATED) :        -7.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.959ns  (logic 9.516ns (56.111%)  route 7.443ns (43.889%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.572    15.970    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                 -7.386    

Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.925ns  (logic 9.516ns (56.223%)  route 7.409ns (43.777%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.538    15.936    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.346ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 9.516ns (56.243%)  route 7.404ns (43.757%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.930    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.930    
  -------------------------------------------------------------------
                         slack                                 -7.346    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.789ns  (logic 9.516ns (56.679%)  route 7.273ns (43.321%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.402    15.800    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.209ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 9.516ns (56.692%)  route 7.270ns (43.308%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.398    15.796    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.587    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                 -7.209    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 8.226ns (53.932%)  route 7.026ns (46.068%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.688    14.263    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.576    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 8.226ns (53.949%)  route 7.022ns (46.051%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.684    14.258    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 -5.681    

Slack (VIOLATED) :        -5.629ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 8.226ns (54.562%)  route 6.850ns (45.438%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.512    14.087    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 -5.629    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 8.226ns (54.328%)  route 6.915ns (45.672%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.577    14.152    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.579    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 -5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.437    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.439    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.437%)  route 0.214ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/Q
                         net (fo=2, routed)           0.214    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.384    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y83     design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y97     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.424ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 7.157ns (37.785%)  route 11.784ns (62.215%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.900    17.078    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.202 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.883    18.085    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/enb_array[13]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.656    38.582    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                 20.424    

Slack (MET) :             20.815ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 7.157ns (38.580%)  route 11.394ns (61.420%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.502    16.680    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.804 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.890    17.695    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 20.815    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.399ns  (logic 7.157ns (38.899%)  route 11.242ns (61.101%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.890    17.068    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.192 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.350    17.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[8]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.157ns (39.957%)  route 10.755ns (60.043%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.863    16.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[14]
    SLICE_X94Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.166 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.890    17.055    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/enb_array[12]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 7.157ns (40.164%)  route 10.662ns (59.836%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.319    16.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X91Y17         LUT5 (Prop_lut5_I1_O)        0.124    16.622 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.341    16.963    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.650    38.576    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.052    
                         clock uncertainty           -0.106    38.946    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.503    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.567ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 7.157ns (40.209%)  route 10.643ns (59.791%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.135    16.314    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y13        LUT5 (Prop_lut5_I1_O)        0.124    16.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.506    16.944    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 21.567    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.157ns (40.607%)  route 10.468ns (59.393%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.916    16.095    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y17        LUT5 (Prop_lut5_I1_O)        0.124    16.219 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.550    16.769    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             22.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 7.157ns (41.647%)  route 10.028ns (58.353%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.476    15.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y22        LUT5 (Prop_lut5_I1_O)        0.124    15.779 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.550    16.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -16.329    
  -------------------------------------------------------------------
                         slack                                 22.173    

Slack (MET) :             22.608ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 7.157ns (42.727%)  route 9.593ns (57.273%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.042    15.221    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y32        LUT5 (Prop_lut5_I1_O)        0.124    15.345 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.550    15.894    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 22.608    

Slack (MET) :             22.751ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.157ns (43.112%)  route 9.444ns (56.888%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.099    15.278    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[14]
    SLICE_X104Y27        LUT5 (Prop_lut5_I1_O)        0.124    15.402 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.343    15.745    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 22.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.070    -0.515    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.066    -0.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.070    -0.528    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.348    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.000    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.514    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.536%)  route 0.154ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.550    -0.629    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y32         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.154    -0.310    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.052    -0.562    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=6, routed)           0.208    -0.269    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[5]
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.482    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.223    -0.253    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.186    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.657%)  route 0.231ns (55.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.231    -0.246    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.255    -0.602    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.121    -0.481    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.281    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[7]
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.526    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y10     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y0      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y49     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y47     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y47     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y46     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y32     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.668ns (31.747%)  route 1.436ns (68.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           1.093     0.784    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT3 (Prop_lut3_I0_O)        0.150     0.934 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.278    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.271    40.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.440    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.452ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.774ns (41.158%)  route 1.107ns (58.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.054    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 39.452    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.371    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.700 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.195ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.803ns (54.164%)  route 0.680ns (45.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.680     0.331    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.656 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.656    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 40.195    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.369    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X100Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.493 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.493    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.664     0.355    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.479 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.081    40.814    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 40.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.185 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.131 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.568%)  route 0.226ns (54.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.320    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.048    -0.272 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116    -0.156    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.004    -0.567    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.587    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.047    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.597    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X101Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y61    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.868ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.298ns  (logic 7.560ns (39.176%)  route 11.738ns (60.824%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.756    17.797    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.326    18.123 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.343    18.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.516   198.442    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.918    
                         clock uncertainty           -0.142   198.776    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.333    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.333    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                179.868    

Slack (MET) :             180.094ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.073ns  (logic 7.562ns (39.647%)  route 11.511ns (60.353%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.082    17.367    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.326    17.693 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.548    18.241    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.518   198.444    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.920    
                         clock uncertainty           -0.142   198.778    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.335    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                180.094    

Slack (MET) :             180.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 7.562ns (39.802%)  route 11.437ns (60.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.004    17.290    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.326    17.616 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    18.166    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.519   198.445    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.921    
                         clock uncertainty           -0.142   198.779    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.336    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                180.170    

Slack (MET) :             180.349ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.994ns  (logic 7.560ns (39.803%)  route 11.434ns (60.197%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.167    17.208    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y138        LUT6 (Prop_lut6_I1_O)        0.326    17.534 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.627    18.161    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                180.349    

Slack (MET) :             180.497ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 7.560ns (40.130%)  route 11.279ns (59.870%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 198.613 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.297    17.338    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y132        LUT6 (Prop_lut6_I2_O)        0.326    17.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    18.006    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.686   198.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.089    
                         clock uncertainty           -0.142   198.947    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.504    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                180.497    

Slack (MET) :             180.514ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 7.562ns (40.168%)  route 11.264ns (59.832%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 198.617 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.039    17.325    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.326    17.651 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    17.993    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.690   198.617    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.093    
                         clock uncertainty           -0.142   198.951    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.508    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                180.514    

Slack (MET) :             180.966ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 7.560ns (41.164%)  route 10.806ns (58.836%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.619    16.659    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y126        LUT6 (Prop_lut6_I2_O)        0.326    16.985 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.548    17.533    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.681   198.608    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.084    
                         clock uncertainty           -0.142   198.942    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.499    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.499    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                180.966    

Slack (MET) :             181.049ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 7.562ns (41.338%)  route 10.731ns (58.662%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.508    16.793    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.326    17.119 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.341    17.460    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                181.049    

Slack (MET) :             181.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.020ns  (logic 7.560ns (41.953%)  route 10.460ns (58.047%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 198.602 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.478    16.519    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y122        LUT6 (Prop_lut6_I0_O)        0.326    16.845 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    17.187    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.675   198.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.078    
                         clock uncertainty           -0.142   198.936    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.493    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.493    
                         arrival time                         -17.187    
  -------------------------------------------------------------------
                         slack                                181.305    

Slack (MET) :             181.356ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 7.562ns (42.082%)  route 10.408ns (57.918%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.170    16.455    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    16.781 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.356    17.137    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.576   198.502    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576   199.079    
                         clock uncertainty           -0.142   198.937    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.494    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                181.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X86Y66         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.120    -0.466    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.149    -0.292    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.606    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.121    -0.485    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.974%)  route 0.146ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.146    -0.311    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.166    -0.278    design_1_i/custom_logic/inst/mqp_top/camctl/cam_trigger
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.608    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.492%)  route 0.185ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=15, routed)          0.185    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X88Y67         LUT4 (Prop_lut4_I1_O)        0.048    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.847    -0.838    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.288    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.092    -0.507    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.174    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.873    -0.812    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X92Y64         FDRE (Hold_fdre_C_D)         0.134    -0.441    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.191    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X93Y65         LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.872    -0.813    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.105    -0.470    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.180    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.239    -0.607    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091    -0.516    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.602    -0.577    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.139    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.870    -0.815    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X92Y67         FDRE (Hold_fdre_C_D)         0.134    -0.443    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y19     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y19     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y27     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y23     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y29     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y22     design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y26     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y29     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y67     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y65     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y66     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y64     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 0.642ns (10.170%)  route 5.671ns (89.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.652    -0.960    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.671     5.229    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.353 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.478    12.657    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.303    12.354    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.031    12.385    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.518ns (9.811%)  route 4.762ns (90.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.480    -1.594    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.762     3.586    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.686 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.686    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.303     3.248    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.270     3.518    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 0.642ns (10.170%)  route 5.671ns (89.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.652    -0.960    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.671     5.229    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.353 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.353    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.478    12.657    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.304    12.353    
    SLICE_X33Y91         FDRE (Setup_fdre_C_D)        0.031    12.384    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  7.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.518ns (9.811%)  route 4.762ns (90.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.480    -1.594    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X34Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.762     3.586    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X33Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.686 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.686    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.304     3.249    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.270     3.519    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            8  Failing Endpoints,  Worst Slack       -1.022ns,  Total Violation       -4.420ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.828ns (28.589%)  route 2.068ns (71.411%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.707     5.835    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.562     8.488    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.488    
                         clock uncertainty           -0.303     8.185    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.813    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.652%)  route 2.062ns (71.348%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.701     5.829    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.562     8.488    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.488    
                         clock uncertainty           -0.303     8.185    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.813    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 -1.016    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.652%)  route 2.062ns (71.348%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.701     5.829    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.565     8.491    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.303     8.188    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.816    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.828ns (28.718%)  route 2.055ns (71.282%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.694     5.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.565     8.491    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.303     8.188    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.816    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.448ns (28.150%)  route 3.696ns (71.850%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.620     7.222    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.735     8.081    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[7]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.448ns (28.407%)  route 3.649ns (71.593%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.624     7.226    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.350 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.684     8.034    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.448ns (29.223%)  route 3.507ns (70.777%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.463     7.246    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.522     7.892    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.448ns (29.250%)  route 3.502ns (70.750%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.319     7.103    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.124     7.227 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.661     7.887    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.448ns (29.140%)  route 3.521ns (70.860%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.497     7.099    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I3_O)        0.124     7.223 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.683     7.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.448ns (30.055%)  route 3.370ns (69.945%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.314     7.098    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.222 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.533     7.755    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.303     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.196     1.225    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.303    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.196     1.225    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.303    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.490%)  route 0.307ns (68.510%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=2, routed)           0.307     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.303    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.490%)  route 0.307ns (68.510%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=2, routed)           0.307     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.303    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.310     1.341    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.303    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.240%)  route 0.176ns (43.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.176     1.191    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.098     1.289 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.121    -0.443    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.310     1.341    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.303    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.931%)  route 0.315ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=2, routed)           0.315     1.343    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.303    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.931%)  route 0.315ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=2, routed)           0.315     1.343    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.303    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.229ns (52.864%)  route 0.204ns (47.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=7, routed)           0.204     1.220    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.101     1.321 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[4]
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.303    -0.564    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.131    -0.433    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  1.753    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.688ns (26.097%)  route 4.780ns (73.903%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.439     5.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.561 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.688ns (26.113%)  route 4.776ns (73.887%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.557 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.557    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.682ns (26.045%)  route 4.776ns (73.955%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.551 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.564ns (24.800%)  route 4.743ns (75.200%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.863     5.276    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.400 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.753    
                         clock uncertainty           -0.258     8.495    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.029     8.524    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.688ns (27.395%)  route 4.474ns (72.605%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.429     5.131    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031     8.450    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.688ns (27.413%)  route 4.470ns (72.587%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.124     5.251 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.251    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.029     8.448    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.564ns (25.391%)  route 4.596ns (74.609%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.253 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.253    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.682ns (27.342%)  route 4.470ns (72.658%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.118     5.245 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.245    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.075     8.494    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.558ns (25.318%)  route 4.596ns (74.682%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.247 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.247    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.242ns (21.440%)  route 4.551ns (78.560%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.528    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.150     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.465     2.143    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.326     2.469 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.633     3.101    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.661     4.886    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.688     8.614    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.258     8.645    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.148    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.566%)  route 0.667ns (72.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.316 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.091     0.064    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.362ns (25.097%)  route 1.080ns (74.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.205     0.521    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.107     0.628 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.208     0.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.059     0.033    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.066    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.066    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.409ns (27.585%)  route 1.074ns (72.415%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.314     0.655    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.107     0.762 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.070     0.832    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.877    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092     0.042    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.364ns (26.030%)  route 1.034ns (73.970%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.203     0.793    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X63Y85         FDRE (Hold_fdre_C_CE)       -0.039    -0.065    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.362ns (24.315%)  route 1.127ns (75.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.275     0.592    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.107     0.699 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.184     0.883    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.258    -0.028    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.052     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          512  Failing Endpoints,  Worst Slack       -7.479ns,  Total Violation     -574.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 9.516ns (56.207%)  route 7.414ns (43.793%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.543    15.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.476     8.872    
                         clock uncertainty           -0.084     8.789    
    SLICE_X46Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -7.479    

Slack (VIOLATED) :        -7.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.959ns  (logic 9.516ns (56.111%)  route 7.443ns (43.889%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.572    15.970    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                 -7.386    

Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.925ns  (logic 9.516ns (56.223%)  route 7.409ns (43.777%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.538    15.936    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.346ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 9.516ns (56.243%)  route 7.404ns (43.757%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.930    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.930    
  -------------------------------------------------------------------
                         slack                                 -7.346    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.789ns  (logic 9.516ns (56.679%)  route 7.273ns (43.321%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.402    15.800    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.209ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 9.516ns (56.692%)  route 7.270ns (43.308%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.398    15.796    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.587    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                 -7.209    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 8.226ns (53.932%)  route 7.026ns (46.068%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.688    14.263    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.576    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 8.226ns (53.949%)  route 7.022ns (46.051%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.684    14.258    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 -5.681    

Slack (VIOLATED) :        -5.629ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 8.226ns (54.562%)  route 6.850ns (45.438%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.512    14.087    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 -5.629    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 8.226ns (54.328%)  route 6.915ns (45.672%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.577    14.152    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.579    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 -5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.354    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.356    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.437%)  route 0.214ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/Q
                         net (fo=2, routed)           0.214    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.688ns (26.097%)  route 4.780ns (73.903%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.439     5.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.561 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031     8.458    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.688ns (26.113%)  route 4.776ns (73.887%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.557 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.557    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029     8.456    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.682ns (26.045%)  route 4.776ns (73.955%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.551 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.075     8.502    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.564ns (24.800%)  route 4.743ns (75.200%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.863     5.276    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.400 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.753    
                         clock uncertainty           -0.262     8.491    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.029     8.520    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.688ns (27.395%)  route 4.474ns (72.605%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.429     5.131    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031     8.446    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.688ns (27.413%)  route 4.470ns (72.587%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.124     5.251 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.251    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.029     8.444    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.564ns (25.391%)  route 4.596ns (74.609%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.253 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.253    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.029     8.456    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.682ns (27.342%)  route 4.470ns (72.658%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.118     5.245 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.245    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.075     8.490    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.558ns (25.318%)  route 4.596ns (74.682%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.247 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.247    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.075     8.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.242ns (21.440%)  route 4.551ns (78.560%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.528    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.150     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.465     2.143    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.326     2.469 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.633     3.101    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.661     4.886    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.688     8.614    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.262     8.641    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.144    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  3.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.566%)  route 0.667ns (72.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.316 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.091     0.068    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.362ns (25.097%)  route 1.080ns (74.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.205     0.521    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.107     0.628 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.208     0.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.059     0.037    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.062    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.062    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.409ns (27.585%)  route 1.074ns (72.415%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.314     0.655    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.107     0.762 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.070     0.832    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.877    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092     0.046    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.364ns (26.030%)  route 1.034ns (73.970%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.203     0.793    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X63Y85         FDRE (Hold_fdre_C_CE)       -0.039    -0.061    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.362ns (24.315%)  route 1.127ns (75.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.275     0.592    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.107     0.699 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.184     0.883    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.262    -0.024    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.052     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.424ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 7.157ns (37.785%)  route 11.784ns (62.215%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.900    17.078    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.202 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.883    18.085    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/enb_array[13]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.656    38.582    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                 20.424    

Slack (MET) :             20.815ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 7.157ns (38.580%)  route 11.394ns (61.420%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.502    16.680    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.804 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.890    17.695    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 20.815    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.399ns  (logic 7.157ns (38.899%)  route 11.242ns (61.101%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.890    17.068    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.192 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.350    17.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[8]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.157ns (39.957%)  route 10.755ns (60.043%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.863    16.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[14]
    SLICE_X94Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.166 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.890    17.055    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/enb_array[12]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 7.157ns (40.164%)  route 10.662ns (59.836%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.319    16.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X91Y17         LUT5 (Prop_lut5_I1_O)        0.124    16.622 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.341    16.963    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.650    38.576    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.052    
                         clock uncertainty           -0.106    38.946    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.503    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.567ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 7.157ns (40.209%)  route 10.643ns (59.791%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.135    16.314    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y13        LUT5 (Prop_lut5_I1_O)        0.124    16.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.506    16.944    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 21.567    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.157ns (40.607%)  route 10.468ns (59.393%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.916    16.095    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y17        LUT5 (Prop_lut5_I1_O)        0.124    16.219 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.550    16.769    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             22.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 7.157ns (41.647%)  route 10.028ns (58.353%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.476    15.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y22        LUT5 (Prop_lut5_I1_O)        0.124    15.779 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.550    16.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -16.329    
  -------------------------------------------------------------------
                         slack                                 22.173    

Slack (MET) :             22.608ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 7.157ns (42.727%)  route 9.593ns (57.273%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.042    15.221    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y32        LUT5 (Prop_lut5_I1_O)        0.124    15.345 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.550    15.894    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 22.608    

Slack (MET) :             22.751ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.157ns (43.112%)  route 9.444ns (56.888%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.099    15.278    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[14]
    SLICE_X104Y27        LUT5 (Prop_lut5_I1_O)        0.124    15.402 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.343    15.745    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 22.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.070    -0.408    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.066    -0.412    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.070    -0.421    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.348    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.000    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.498    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.536%)  route 0.154ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.550    -0.629    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y32         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.154    -0.310    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.052    -0.455    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=6, routed)           0.208    -0.269    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[5]
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.375    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.223    -0.253    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.374    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.186    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120    -0.391    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.657%)  route 0.231ns (55.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.231    -0.246    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.121    -0.374    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.281    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[7]
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.419    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.668ns (31.747%)  route 1.436ns (68.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           1.093     0.784    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT3 (Prop_lut3_I0_O)        0.150     0.934 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.278    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.271    40.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.440    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.452ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.774ns (41.158%)  route 1.107ns (58.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.054    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 39.452    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.371    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.700 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.195ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.803ns (54.164%)  route 0.680ns (45.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.680     0.331    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.656 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.656    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 40.195    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.369    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X100Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.493 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.493    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.664     0.355    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.479 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.081    40.814    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 40.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.185 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.131 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.568%)  route 0.226ns (54.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.320    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.048    -0.272 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116    -0.156    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.004    -0.459    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.047    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.489    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.720ns  (logic 0.580ns (15.593%)  route 3.140ns (84.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          3.140   192.694    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124   192.818 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.818    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.258   198.485    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.081   198.566    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.566    
                         arrival time                        -192.818    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.876%)  route 2.857ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 198.460 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.857   192.411    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.124   192.535 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.535    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.534   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.748    
                         clock uncertainty           -0.258   198.490    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.029   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.535    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.379   191.933    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.057 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.057    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.258   198.485    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.077   198.562    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.562    
                         arrival time                        -192.057    
  -------------------------------------------------------------------
                         slack                                  6.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.947%)  route 0.850ns (82.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.850     0.363    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.408 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     0.086    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=70, routed)          0.923     0.461    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.506    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121     0.087    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.004%)  route 1.054ns (84.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.054     0.566    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.611 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.611    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.841    -0.844    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.288    
                         clock uncertainty            0.258    -0.030    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.091     0.061    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.720ns  (logic 0.580ns (15.593%)  route 3.140ns (84.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          3.140   192.694    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124   192.818 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.818    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.258   198.485    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.081   198.566    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.566    
                         arrival time                        -192.818    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.876%)  route 2.857ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 198.460 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.857   192.411    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.124   192.535 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.535    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.534   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.748    
                         clock uncertainty           -0.258   198.490    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.029   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.535    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.379   191.933    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.057 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.057    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.258   198.485    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.077   198.562    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.562    
                         arrival time                        -192.057    
  -------------------------------------------------------------------
                         slack                                  6.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.947%)  route 0.850ns (82.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.850     0.363    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.408 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     0.086    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=70, routed)          0.923     0.461    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.506    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.258    -0.034    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121     0.087    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.004%)  route 1.054ns (84.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.054     0.566    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.611 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.611    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.841    -0.844    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.288    
                         clock uncertainty            0.258    -0.030    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.091     0.061    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.868ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.298ns  (logic 7.560ns (39.176%)  route 11.738ns (60.824%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.756    17.797    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.326    18.123 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.343    18.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.516   198.442    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.918    
                         clock uncertainty           -0.142   198.776    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.333    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.333    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                179.868    

Slack (MET) :             180.094ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.073ns  (logic 7.562ns (39.647%)  route 11.511ns (60.353%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.082    17.367    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.326    17.693 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.548    18.241    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.518   198.444    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.920    
                         clock uncertainty           -0.142   198.778    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.335    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                180.094    

Slack (MET) :             180.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 7.562ns (39.802%)  route 11.437ns (60.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.004    17.290    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.326    17.616 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    18.166    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.519   198.445    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.921    
                         clock uncertainty           -0.142   198.779    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.336    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                180.170    

Slack (MET) :             180.349ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.994ns  (logic 7.560ns (39.803%)  route 11.434ns (60.197%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.167    17.208    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y138        LUT6 (Prop_lut6_I1_O)        0.326    17.534 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.627    18.161    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                180.349    

Slack (MET) :             180.497ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 7.560ns (40.130%)  route 11.279ns (59.870%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 198.613 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.297    17.338    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y132        LUT6 (Prop_lut6_I2_O)        0.326    17.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    18.006    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.686   198.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.089    
                         clock uncertainty           -0.142   198.947    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.504    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                180.497    

Slack (MET) :             180.514ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 7.562ns (40.168%)  route 11.264ns (59.832%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 198.617 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.039    17.325    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.326    17.651 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    17.993    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.690   198.617    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.093    
                         clock uncertainty           -0.142   198.951    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.508    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                180.514    

Slack (MET) :             180.966ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 7.560ns (41.164%)  route 10.806ns (58.836%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.619    16.659    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y126        LUT6 (Prop_lut6_I2_O)        0.326    16.985 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.548    17.533    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.681   198.608    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.084    
                         clock uncertainty           -0.142   198.942    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.499    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.499    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                180.966    

Slack (MET) :             181.049ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 7.562ns (41.338%)  route 10.731ns (58.662%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.508    16.793    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.326    17.119 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.341    17.460    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                181.049    

Slack (MET) :             181.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.020ns  (logic 7.560ns (41.953%)  route 10.460ns (58.047%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 198.602 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.478    16.519    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y122        LUT6 (Prop_lut6_I0_O)        0.326    16.845 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    17.187    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.675   198.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.078    
                         clock uncertainty           -0.142   198.936    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.493    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.493    
                         arrival time                         -17.187    
  -------------------------------------------------------------------
                         slack                                181.305    

Slack (MET) :             181.356ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 7.562ns (42.082%)  route 10.408ns (57.918%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.170    16.455    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    16.781 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.356    17.137    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.576   198.502    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576   199.079    
                         clock uncertainty           -0.142   198.937    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.494    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                181.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X86Y66         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.142    -0.443    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.120    -0.323    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.149    -0.292    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.142    -0.463    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.974%)  route 0.146ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.146    -0.311    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.142    -0.456    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.091    -0.365    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.166    -0.278    design_1_i/custom_logic/inst/mqp_top/camctl/cam_trigger
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.142    -0.465    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121    -0.344    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.492%)  route 0.185ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=15, routed)          0.185    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X88Y67         LUT4 (Prop_lut4_I1_O)        0.048    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.847    -0.838    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.142    -0.443    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.288    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.142    -0.456    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.174    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.873    -0.812    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.142    -0.432    
    SLICE_X92Y64         FDRE (Hold_fdre_C_D)         0.134    -0.298    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.191    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X93Y65         LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.872    -0.813    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.142    -0.432    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.105    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.180    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.142    -0.464    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091    -0.373    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.602    -0.577    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.139    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.870    -0.815    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y67         FDRE (Hold_fdre_C_D)         0.134    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.022ns,  Total Violation       -4.424ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.828ns (28.589%)  route 2.068ns (71.411%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.707     5.835    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.562     8.488    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.488    
                         clock uncertainty           -0.304     8.185    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.813    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.652%)  route 2.062ns (71.348%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.701     5.829    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.562     8.488    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.488    
                         clock uncertainty           -0.304     8.185    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.813    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 -1.016    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.828ns (28.652%)  route 2.062ns (71.348%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.701     5.829    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.565     8.491    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.304     8.188    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.816    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.828ns (28.718%)  route 2.055ns (71.282%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.645     2.939    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=12, routed)          0.601     3.996    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X35Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.120 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2/O
                         net (fo=5, routed)           0.579     4.699    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_2_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.823 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8/O
                         net (fo=4, routed)           0.182     5.004    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_8_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.128 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.694     5.822    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.565     8.491    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.491    
                         clock uncertainty           -0.304     8.188    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.816    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.816    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.448ns (28.150%)  route 3.696ns (71.850%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.620     7.222    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I3_O)        0.124     7.346 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.735     8.081    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[7]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.448ns (28.407%)  route 3.649ns (71.593%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.624     7.226    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.350 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.684     8.034    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.448ns (29.223%)  route 3.507ns (70.777%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.463     7.246    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT5 (Prop_lut5_I3_O)        0.124     7.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.522     7.892    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 1.448ns (29.250%)  route 3.502ns (70.750%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.319     7.103    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT3 (Prop_lut3_I0_O)        0.124     7.227 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.661     7.887    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.448ns (29.140%)  route 3.521ns (70.860%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.618     5.763    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.887 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_23/O
                         net (fo=10, routed)          0.590     6.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/xneg
    SLICE_X35Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.602 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24/O
                         net (fo=5, routed)           0.497     7.099    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_24_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I3_O)        0.124     7.223 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.683     7.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     7.947    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.448ns (30.055%)  route 3.370ns (69.945%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.643     2.937    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[6]/Q
                         net (fo=6, routed)           0.843     4.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[6]
    SLICE_X32Y82         LUT4 (Prop_lut4_I1_O)        0.326     4.525 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6/O
                         net (fo=1, routed)           0.289     4.814    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_6_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.331     5.145 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5/O
                         net (fo=3, routed)           0.827     5.972    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_5_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.096 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.563     6.660    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.314     7.098    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X35Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.222 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.533     7.755    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.557     8.483    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y30          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr/CLK
                         clock pessimism              0.000     8.483    
                         clock uncertainty           -0.304     8.180    
    DSP48_X2Y30          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.196     1.225    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.304    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.196     1.225    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.304    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.490%)  route 0.307ns (68.510%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=2, routed)           0.307     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.304    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.490%)  route 0.307ns (68.510%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[21]/Q
                         net (fo=2, routed)           0.307     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[9]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.304    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.310     1.341    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.304    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.240%)  route 0.176ns (43.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=11, routed)          0.176     1.191    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.098     1.289 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6][3]
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.121    -0.442    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.253%)  route 0.310ns (68.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=2, routed)           0.310     1.341    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.304    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.931%)  route 0.315ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=2, routed)           0.315     1.343    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.910    -0.775    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.304    -0.472    
    DSP48_X2Y33          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.931%)  route 0.315ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=2, routed)           0.315     1.343    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.777    
                         clock uncertainty            0.304    -0.474    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.229ns (52.864%)  route 0.204ns (47.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=7, routed)           0.204     1.220    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.101     1.321 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[6]_0[4]
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                         clock pessimism              0.000    -0.867    
                         clock uncertainty            0.304    -0.563    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.131    -0.432    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  1.753    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :          512  Failing Endpoints,  Worst Slack       -7.479ns,  Total Violation     -574.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 9.516ns (56.207%)  route 7.414ns (43.793%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.543    15.941    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/DIA
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.470     8.396    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/WCLK
    SLICE_X46Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.476     8.872    
                         clock uncertainty           -0.084     8.789    
    SLICE_X46Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                 -7.479    

Slack (VIOLATED) :        -7.386ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.959ns  (logic 9.516ns (56.111%)  route 7.443ns (43.889%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.572    15.970    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                 -7.386    

Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.925ns  (logic 9.516ns (56.223%)  route 7.409ns (43.777%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.538    15.936    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.346ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 9.516ns (56.243%)  route 7.404ns (43.757%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.532    15.930    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y80         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.584    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                         -15.930    
  -------------------------------------------------------------------
                         slack                                 -7.346    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.789ns  (logic 9.516ns (56.679%)  route 7.273ns (43.321%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.402    15.800    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.466    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.209ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.786ns  (logic 9.516ns (56.692%)  route 7.270ns (43.308%))
  Logic Levels:           31  (CARRY4=22 LUT2=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.635    13.478    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.329    13.807 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.807    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.339 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.339    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.453 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.453    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.724 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.301    15.025    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.373    15.398 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.398    15.796    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.587    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                 -7.209    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 8.226ns (53.932%)  route 7.026ns (46.068%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.688    14.263    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.458     8.384    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y79         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.610     8.994    
                         clock uncertainty           -0.084     8.911    
    SLICE_X50Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.576    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.248ns  (logic 8.226ns (53.949%)  route 7.022ns (46.051%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns = ( 8.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.684    14.258    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.459     8.385    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y81         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.610     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X50Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 -5.681    

Slack (VIOLATED) :        -5.629ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 8.226ns (54.562%)  route 6.850ns (45.438%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.512    14.087    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y83         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.476     8.876    
                         clock uncertainty           -0.084     8.793    
    SLICE_X46Y83         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.458    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 -5.629    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 8.226ns (54.328%)  route 6.915ns (45.672%))
  Logic Levels:           27  (CARRY4=19 LUT2=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.622    -0.990    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.534 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[5]/Q
                         net (fo=23, routed)          0.849     0.315    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[5]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124     0.439 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.567     1.006    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.639 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.753 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.961     2.715    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X52Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.839 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39/O
                         net (fo=1, routed)           0.000     2.839    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_39_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.389 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.389    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.503 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.503    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.660 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.666     4.326    design_1_i/custom_logic/inst/mqp_top/disp/rgb[0][0]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.329     4.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.205 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.205    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.319    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.476 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.577     6.053    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_2[0]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.329     6.382 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.382    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.915 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.915    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.032    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.189 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.939     8.127    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_5[0]
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.332     8.459 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_19_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.009 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.009    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.166 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.683     9.849    design_1_i/custom_logic/inst/mqp_top/disp/rgb[6]_7[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.329    10.178 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.178    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.728 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.728    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.999 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.694    11.693    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_2[0]
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.329    12.022 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.022    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.572    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.686 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.686    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.843 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.402    13.246    design_1_i/custom_logic/inst/mqp_top/disp/rgb[3]_5[0]
    SLICE_X46Y79         LUT2 (Prop_lut2_I0_O)        0.329    13.575 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.577    14.152    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/DIB
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.461     8.387    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y82         RAMD64E                                      r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.610     8.997    
                         clock uncertainty           -0.084     8.914    
    SLICE_X50Y82         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.579    design_1_i/custom_logic/inst/mqp_top/disp/line_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 -5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.354    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.872%)  route 0.161ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[5]/Q
                         net (fo=2, routed)           0.161    -0.316    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.356    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.600%)  route 0.212ns (56.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.437%)  route 0.214ns (56.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/Q
                         net (fo=2, routed)           0.214    -0.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.862    -0.822    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.567    
                         clock uncertainty            0.084    -0.484    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.301    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/Q
                         net (fo=2, routed)           0.211    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X33Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/Q
                         net (fo=4, routed)           0.235    -0.251    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.860    -0.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255    -0.569    
                         clock uncertainty            0.084    -0.486    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.688ns (26.097%)  route 4.780ns (73.903%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.439     5.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.561 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031     8.462    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.688ns (26.113%)  route 4.776ns (73.887%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.557 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.557    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.682ns (26.045%)  route 4.776ns (73.955%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.551 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.564ns (24.800%)  route 4.743ns (75.200%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.863     5.276    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.400 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.753    
                         clock uncertainty           -0.258     8.495    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.029     8.524    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.688ns (27.395%)  route 4.474ns (72.605%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.429     5.131    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031     8.450    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.688ns (27.413%)  route 4.470ns (72.587%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.124     5.251 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.251    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.029     8.448    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.564ns (25.391%)  route 4.596ns (74.609%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.253 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.253    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.029     8.460    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.682ns (27.342%)  route 4.470ns (72.658%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.118     5.245 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.245    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.258     8.419    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.075     8.494    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.558ns (25.318%)  route 4.596ns (74.682%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.247 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.247    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.258     8.431    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.075     8.506    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.506    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.242ns (21.440%)  route 4.551ns (78.560%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.528    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.150     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.465     2.143    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.326     2.469 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.633     3.101    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.661     4.886    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.688     8.614    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.258     8.645    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.148    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.566%)  route 0.667ns (72.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.316 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.091     0.064    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.362ns (25.097%)  route 1.080ns (74.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.205     0.521    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.107     0.628 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.208     0.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.059     0.033    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.066    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.066    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.044    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.409ns (27.585%)  route 1.074ns (72.415%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.314     0.655    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.107     0.762 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.070     0.832    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.877    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092     0.042    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.364ns (26.030%)  route 1.034ns (73.970%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.203     0.793    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X63Y85         FDRE (Hold_fdre_C_CE)       -0.039    -0.065    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.362ns (24.315%)  route 1.127ns (75.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.275     0.592    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.107     0.699 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.184     0.883    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.258    -0.028    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.052     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.688ns (26.097%)  route 4.780ns (73.903%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.439     5.437    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.561 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031     8.458    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.688ns (26.113%)  route 4.776ns (73.887%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.557 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.557    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029     8.456    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.682ns (26.045%)  route 4.776ns (73.955%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.461     4.874    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.998 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.435     5.433    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.551 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.075     8.502    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.564ns (24.800%)  route 4.743ns (75.200%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.863     5.276    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.400 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.539     8.465    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y92         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.288     8.753    
                         clock uncertainty           -0.262     8.491    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.029     8.520    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.688ns (27.395%)  route 4.474ns (72.605%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.429     5.131    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.255 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.255    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[0]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031     8.446    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.688ns (27.413%)  route 4.470ns (72.587%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.124     5.251 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.251    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.029     8.444    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.564ns (25.391%)  route 4.596ns (74.609%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.124     5.253 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.253    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[1]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.029     8.456    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -5.253    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.682ns (27.342%)  route 4.470ns (72.658%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.507     3.808    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.326     4.134 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5/O
                         net (fo=1, routed)           0.444     4.578    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_5_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.425     5.127    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_3_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.118     5.245 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.245    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.463     8.389    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X52Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.677    
                         clock uncertainty           -0.262     8.415    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.075     8.490    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.558ns (25.318%)  route 4.596ns (74.682%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.476     1.560    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.118     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           1.269     2.947    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I1_O)        0.354     3.301 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=6, routed)           0.786     4.087    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.326     4.413 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.716     5.129    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X49Y85         LUT5 (Prop_lut5_I3_O)        0.118     5.247 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.247    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_1_n_0
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.475     8.401    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.689    
                         clock uncertainty           -0.262     8.427    
    SLICE_X49Y85         FDRE (Setup_fdre_C_D)        0.075     8.502    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.242ns (21.440%)  route 4.551ns (78.560%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.705    -0.907    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.349     0.960    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.124     1.084 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.528    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.150     1.678 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.465     2.143    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.326     2.469 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=2, routed)           0.633     3.101    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124     3.225 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.661     4.886    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.688     8.614    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X3Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.262     8.641    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.144    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  3.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.566%)  route 0.667ns (72.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.316 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.091     0.068    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.362ns (25.097%)  route 1.080ns (74.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.205     0.521    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I0_O)        0.107     0.628 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.208     0.837    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.059     0.037    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.062    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.364ns (26.667%)  route 1.001ns (73.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.170     0.759    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X61Y84         FDRE (Hold_fdre_C_CE)       -0.039    -0.062    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.364ns (26.227%)  route 1.024ns (73.773%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.145     0.486    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.107     0.593 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.190     0.782    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X61Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X61Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.040    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.409ns (27.585%)  route 1.074ns (72.415%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.314     0.655    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.107     0.762 f  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.070     0.832    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_2_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.877    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X48Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.092     0.046    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.364ns (26.030%)  route 1.034ns (73.970%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.168     0.293    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.048     0.341 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=6, routed)           0.142     0.483    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.107     0.590 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.203     0.793    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.845    -0.840    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X63Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X63Y85         FDRE (Hold_fdre_C_CE)       -0.039    -0.061    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.362ns (24.315%)  route 1.127ns (75.685%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.522     0.080    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.125 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.271    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.046     0.317 f  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2/O
                         net (fo=8, routed)           0.275     0.592    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_2_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.107     0.699 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.184     0.883    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.843    -0.842    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X62Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.286    
                         clock uncertainty            0.262    -0.024    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.052     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.424ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.941ns  (logic 7.157ns (37.785%)  route 11.784ns (62.215%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.900    17.078    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.202 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           0.883    18.085    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/enb_array[13]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.656    38.582    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                 20.424    

Slack (MET) :             20.815ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 7.157ns (38.580%)  route 11.394ns (61.420%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.502    16.680    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.804 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.890    17.695    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.657    38.583    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 20.815    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.399ns  (logic 7.157ns (38.899%)  route 11.242ns (61.101%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.890    17.068    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    SLICE_X90Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.192 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.350    17.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[8]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.157ns (39.957%)  route 10.755ns (60.043%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.863    16.042    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[14]
    SLICE_X94Y13         LUT5 (Prop_lut5_I1_O)        0.124    16.166 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.890    17.055    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/enb_array[12]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.660    38.586    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 7.157ns (40.164%)  route 10.662ns (59.836%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.576 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.319    16.498    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X91Y17         LUT5 (Prop_lut5_I1_O)        0.124    16.622 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.341    16.963    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/enb_array[4]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.650    38.576    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.052    
                         clock uncertainty           -0.106    38.946    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.503    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.567ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.800ns  (logic 7.157ns (40.209%)  route 10.643ns (59.791%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)         10.135    16.314    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y13        LUT5 (Prop_lut5_I1_O)        0.124    16.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26/O
                         net (fo=1, routed)           0.506    16.944    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                 21.567    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.157ns (40.607%)  route 10.468ns (59.393%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.916    16.095    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y17        LUT5 (Prop_lut5_I1_O)        0.124    16.219 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.550    16.769    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.654    38.580    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -16.769    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             22.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.185ns  (logic 7.157ns (41.647%)  route 10.028ns (58.353%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.476    15.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y22        LUT5 (Prop_lut5_I1_O)        0.124    15.779 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.550    16.329    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -16.329    
  -------------------------------------------------------------------
                         slack                                 22.173    

Slack (MET) :             22.608ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 7.157ns (42.727%)  route 9.593ns (57.273%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.042    15.221    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addrb[14]
    SLICE_X102Y32        LUT5 (Prop_lut5_I1_O)        0.124    15.345 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56/O
                         net (fo=1, routed)           0.550    15.894    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.649    38.575    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 22.608    

Slack (MET) :             22.751ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.601ns  (logic 7.157ns (43.112%)  route 9.444ns (56.888%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.756    -0.856    design_1_i/custom_logic/clk_25M
    DSP48_X2Y18          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.659 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.661    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     6.179 f  design_1_i/custom_logic/p_1_out/P[17]
                         net (fo=76, routed)          9.099    15.278    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[14]
    SLICE_X104Y27        LUT5 (Prop_lut5_I1_O)        0.124    15.402 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.343    15.745    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[5]
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.643    38.569    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 22.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.339    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.070    -0.408    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.338    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.106    -0.478    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.066    -0.412    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.336    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y46         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.070    -0.421    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.348    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.303 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_8/O
                         net (fo=2, routed)           0.000    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[5]
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.498    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.407    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.536%)  route 0.154ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.550    -0.629    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y32         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.154    -0.310    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.816    -0.869    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y33         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.255    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.052    -0.455    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X41Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=6, routed)           0.208    -0.269    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_7/O
                         net (fo=2, routed)           0.000    -0.224    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[5]
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X42Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120    -0.375    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.457%)  route 0.223ns (54.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.223    -0.253    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.208 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y49         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121    -0.374    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.186    -0.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/Q[4]
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.222 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.222    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[4]
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.120    -0.391    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.657%)  route 0.231ns (55.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X44Y48         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.231    -0.246    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X46Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.121    -0.374    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.561    -0.618    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.196    -0.281    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[6]
    SLICE_X40Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[7]
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.828    -0.857    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y47         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092    -0.419    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.668ns (31.747%)  route 1.436ns (68.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           1.093     0.784    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT3 (Prop_lut3_I0_O)        0.150     0.934 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.343     1.278    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)       -0.271    40.440    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.440    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.452ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.774ns (41.158%)  route 1.107ns (58.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.418     1.054    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.617    40.818    
                         clock uncertainty           -0.107    40.711    
    SLICE_X101Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.506    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.506    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 39.452    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             39.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.774ns (42.028%)  route 1.068ns (57.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.689     0.340    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.636 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.379     1.015    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.564    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.564    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 39.549    

Slack (MET) :             40.151ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.807ns (52.868%)  route 0.719ns (47.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.719     0.371    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT2 (Prop_lut2_I1_O)        0.329     0.700 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.700    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 40.151    

Slack (MET) :             40.195ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.803ns (54.164%)  route 0.680ns (45.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.680     0.331    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.656 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.656    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.118    40.851    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.851    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                 40.195    

Slack (MET) :             40.319ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.642ns (48.669%)  route 0.677ns (51.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.677     0.369    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X100Y61        LUT4 (Prop_lut4_I3_O)        0.124     0.493 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.493    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.079    40.812    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.812    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 40.319    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.785    -0.827    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.309 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.664     0.355    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.479 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.479    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    40.201    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.639    40.840    
                         clock uncertainty           -0.107    40.733    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.081    40.814    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 40.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I2_O)        0.103    -0.181 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.138    -0.284    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.099    -0.185 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT2 (Prop_lut2_I0_O)        0.044    -0.131 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.131    -0.332    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.232    -0.175    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X100Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.568%)  route 0.226ns (54.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/Q
                         net (fo=5, routed)           0.109    -0.320    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[2]
    SLICE_X100Y61        LUT3 (Prop_lut3_I2_O)        0.048    -0.272 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.116    -0.156    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X101Y61        FDRE (Hold_fdre_C_D)         0.004    -0.459    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.247ns (50.150%)  route 0.246ns (49.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.116    -0.078    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.107    -0.463    
    SLICE_X100Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.479    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.247ns (47.187%)  route 0.276ns (52.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.608    -0.571    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X100Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.423 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.129    -0.293    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X100Y61        LUT5 (Prop_lut5_I4_O)        0.099    -0.194 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.147    -0.047    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.807    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X101Y61        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.249    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X101Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.489    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.720ns  (logic 0.580ns (15.593%)  route 3.140ns (84.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          3.140   192.694    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124   192.818 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.818    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.262   198.481    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.081   198.562    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.562    
                         arrival time                        -192.818    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.876%)  route 2.857ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 198.460 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.857   192.411    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.124   192.535 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.535    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.534   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.748    
                         clock uncertainty           -0.262   198.486    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.029   198.515    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.515    
                         arrival time                        -192.535    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.379   191.933    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.057 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.057    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.262   198.481    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.077   198.558    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.558    
                         arrival time                        -192.057    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.947%)  route 0.850ns (82.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.850     0.363    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.408 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     0.090    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=70, routed)          0.923     0.461    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.506    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121     0.091    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.004%)  route 1.054ns (84.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.054     0.566    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.611 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.611    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.841    -0.844    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.288    
                         clock uncertainty            0.262    -0.026    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.091     0.065    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.868ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.298ns  (logic 7.560ns (39.176%)  route 11.738ns (60.824%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.756    17.797    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.326    18.123 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.343    18.465    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.516   198.442    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.918    
                         clock uncertainty           -0.142   198.776    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.333    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.333    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                179.868    

Slack (MET) :             180.094ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.073ns  (logic 7.562ns (39.647%)  route 11.511ns (60.353%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.082    17.367    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.326    17.693 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.548    18.241    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.518   198.444    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.920    
                         clock uncertainty           -0.142   198.778    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.335    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.335    
                         arrival time                         -18.241    
  -------------------------------------------------------------------
                         slack                                180.094    

Slack (MET) :             180.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 7.562ns (39.802%)  route 11.437ns (60.198%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 198.445 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.004    17.290    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    SLICE_X33Y97         LUT6 (Prop_lut6_I3_O)        0.326    17.616 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.551    18.166    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.519   198.445    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.921    
                         clock uncertainty           -0.142   198.779    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.336    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.336    
                         arrival time                         -18.166    
  -------------------------------------------------------------------
                         slack                                180.170    

Slack (MET) :             180.349ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.994ns  (logic 7.560ns (39.803%)  route 11.434ns (60.197%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.167    17.208    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y138        LUT6 (Prop_lut6_I1_O)        0.326    17.534 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.627    18.161    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -18.161    
  -------------------------------------------------------------------
                         slack                                180.349    

Slack (MET) :             180.497ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.839ns  (logic 7.560ns (40.130%)  route 11.279ns (59.870%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 198.613 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          8.297    17.338    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y132        LUT6 (Prop_lut6_I2_O)        0.326    17.664 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    18.006    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.686   198.613    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.089    
                         clock uncertainty           -0.142   198.947    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.504    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                         -18.006    
  -------------------------------------------------------------------
                         slack                                180.497    

Slack (MET) :             180.514ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.826ns  (logic 7.562ns (40.168%)  route 11.264ns (59.832%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 198.617 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          8.039    17.325    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.326    17.651 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    17.993    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.690   198.617    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.093    
                         clock uncertainty           -0.142   198.951    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.508    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                180.514    

Slack (MET) :             180.966ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 7.560ns (41.164%)  route 10.806ns (58.836%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.619    16.659    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y126        LUT6 (Prop_lut6_I2_O)        0.326    16.985 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.548    17.533    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.681   198.608    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y25         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.084    
                         clock uncertainty           -0.142   198.942    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.499    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.499    
                         arrival time                         -17.533    
  -------------------------------------------------------------------
                         slack                                180.966    

Slack (MET) :             181.049ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 7.562ns (41.338%)  route 10.731ns (58.662%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 198.619 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.508    16.793    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.326    17.119 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.341    17.460    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.692   198.619    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.095    
                         clock uncertainty           -0.142   198.953    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.510    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                181.049    

Slack (MET) :             181.305ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.020ns  (logic 7.560ns (41.953%)  route 10.460ns (58.047%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 198.602 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.974     8.891    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X93Y70         LUT2 (Prop_lut2_I0_O)        0.150     9.041 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          7.478    16.519    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y122        LUT6 (Prop_lut6_I0_O)        0.326    16.845 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    17.187    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.675   198.602    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.078    
                         clock uncertainty           -0.142   198.936    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.493    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.493    
                         arrival time                         -17.187    
  -------------------------------------------------------------------
                         slack                                181.305    

Slack (MET) :             181.356ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 7.562ns (42.082%)  route 10.408ns (57.918%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.779    -0.833    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[7]/Q
                         net (fo=7, routed)           1.125     0.811    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[7]
    SLICE_X93Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.196 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.196    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.310 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.310    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.644 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.181    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.396 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.398    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.916 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.217     9.134    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.152     9.286 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          7.170    16.455    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.326    16.781 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.356    17.137    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.576   198.502    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.576   199.079    
                         clock uncertainty           -0.142   198.937    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.494    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                181.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.110    -0.347    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X86Y66         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X86Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.142    -0.443    
    SLICE_X86Y66         FDRE (Hold_fdre_C_D)         0.120    -0.323    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.149    -0.292    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst
    SLICE_X62Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.840    -0.845    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y69         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.142    -0.463    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.974%)  route 0.146ns (44.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.146    -0.311    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.142    -0.456    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.091    -0.365    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.571    -0.608    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/Q
                         net (fo=2, routed)           0.166    -0.278    design_1_i/custom_logic/inst/mqp_top/camctl/cam_trigger
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.240    -0.608    
                         clock uncertainty            0.142    -0.465    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121    -0.344    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.492%)  route 0.185ns (49.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.579    -0.600    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=15, routed)          0.185    -0.273    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X88Y67         LUT4 (Prop_lut4_I1_O)        0.048    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[3]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.847    -0.838    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X88Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.142    -0.443    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=10, routed)          0.169    -0.288    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.848    -0.837    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X87Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.142    -0.456    
    SLICE_X87Y66         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.284    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[3]
    SLICE_X92Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.174    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[3]
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.873    -0.812    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y64         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.142    -0.432    
    SLICE_X92Y64         FDRE (Hold_fdre_C_D)         0.134    -0.298    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[3]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.604    -0.575    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.191    -0.242    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[0]
    SLICE_X93Y65         LUT1 (Prop_lut1_I0_O)        0.042    -0.200 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[0]_i_1_n_0
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.872    -0.813    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X93Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.142    -0.432    
    SLICE_X93Y65         FDRE (Hold_fdre_C_D)         0.105    -0.327    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.572    -0.607    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.180    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg_n_0
    SLICE_X89Y75         LUT5 (Prop_lut5_I4_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.839    -0.846    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X89Y75         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.142    -0.464    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091    -0.373    design_1_i/custom_logic/inst/mqp_top/camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.602    -0.577    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/Q
                         net (fo=5, routed)           0.139    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[15]
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.164    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines0[15]
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.870    -0.815    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X92Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y67         FDRE (Hold_fdre_C_D)         0.134    -0.300    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.720ns  (logic 0.580ns (15.593%)  route 3.140ns (84.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          3.140   192.694    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124   192.818 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.818    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.262   198.481    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.081   198.562    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.562    
                         arrival time                        -192.818    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.876%)  route 2.857ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 198.460 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.857   192.411    design_1_i/custom_logic/inst/mqp_top/disp/current_state[1]
    SLICE_X80Y77         LUT6 (Prop_lut6_I0_O)        0.124   192.535 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.535    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.534   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.748    
                         clock uncertainty           -0.262   198.486    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.029   198.515    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.515    
                         arrival time                        -192.535    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.601%)  route 2.379ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 198.455 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 189.098 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         1.710   189.098    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X56Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.456   189.554 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/Q
                         net (fo=62, routed)          2.379   191.933    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[1]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.124   192.057 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.057    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.529   198.455    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.743    
                         clock uncertainty           -0.262   198.481    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.077   198.558    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.558    
                         arrival time                        -192.057    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.947%)  route 0.850ns (82.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.850     0.363    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.408 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     0.090    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.767%)  route 0.923ns (83.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.575    -0.604    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X57Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=70, routed)          0.923     0.461    design_1_i/custom_logic/inst/mqp_top/camctl/current_state[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.506    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X62Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.292    
                         clock uncertainty            0.262    -0.030    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.121     0.091    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.004%)  route 1.054ns (84.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=970, routed)         0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X53Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.054     0.566    design_1_i/custom_logic/inst/mqp_top/disp/current_state[2]
    SLICE_X80Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.611 r  design_1_i/custom_logic/inst/mqp_top/disp/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.611    design_1_i/custom_logic/inst/mqp_top/camctl/D[0]
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.841    -0.844    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X80Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.288    
                         clock uncertainty            0.262    -0.026    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.091     0.065    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.546    





