JDF B
//$Header: G:/synario/lev110/examples/cpld/ispGDX2/verilog/dataexch/rcs/dataexch.syn 1.7 2003/11/26 02:04:04Z xqzhou Exp xqzhou $
// Created by Version 2.0 
PROJECT Dataexch
DESIGN dataexch Normal
DEVKIT LX256V-5F484C2R
ENTRY Schematic/Verilog HDL
TESTFIXTURE dataexch_t.tf
MODULE dataexch.v
MODSTYLE dataexch Normal
SYNTHESIS_TOOL Synplify
