[{"raw":{},"required":["Filename","Size"],"package":"yosys-doc","source":"yosys","version":"0.33-5","section":"doc","priority":"optional","architecture":"all","suggests":["yosys"],"installedSize":2184,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis (documentation)","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys-doc_0.33-5_all.deb","size":2049784,"md5":"4764dd147c6064671a2787fc0aaecbd5","sha256":"65eaf981ee13e7f6b3d6955e86ae0710a6d9f9a855cef8d80d91e78b773ac422","descriptionMd5":"ab7d9326edc3c3820fff6f5ffb1d9709"}]