$date
	Sun Nov 12 22:46:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 1 ! x $end
$var wire 1 " sum2 $end
$var wire 1 # sum $end
$var wire 1 $ carry2 $end
$var wire 1 % carry $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var integer 32 ) i [31:0] $end
$var integer 32 * j [31:0] $end
$var integer 32 + k [31:0] $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 % carry $end
$var wire 1 $ carry2 $end
$var wire 1 , d $end
$var wire 1 # sum $end
$var wire 1 " sum2 $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z,
b0 +
b0 *
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1(
b1 +
#20
1#
0(
1'
b1 *
b0 +
#30
1$
0"
1!
1(
b1 +
#40
0$
1"
0!
0(
0'
1&
b1 )
b0 *
b0 +
#50
1$
0"
1!
1(
b1 +
#60
0!
0#
1%
0(
1'
b1 *
b0 +
#70
1"
1(
b1 +
#80
b10 )
b10 *
b10 +
