Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 18:49:18 2019
| Host         : luca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_project_timing_summary_routed.rpt -pb top_level_project_timing_summary_routed.pb -rpx top_level_project_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_project
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: frame_buffer/present_state_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vga_controller/V_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.937        0.000                      0                  881        0.140        0.000                      0                  881        3.000        0.000                       0                   385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clock_divider/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_vga_clk_wiz_0        {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_vga_clk_wiz_0             34.224        0.000                      0                  147        0.193        0.000                      0                  147       19.363        0.000                       0                    77  
  clkfbout_clk_wiz_0                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                      2.937        0.000                      0                  734        0.140        0.000                      0                  734        4.020        0.000                       0                   304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in
  To Clock:  clock_divider/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_clk_wiz_0
  To Clock:  clk_vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.224ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            fonts_rom/data_out_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.704ns (14.375%)  route 4.194ns (85.625%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.285 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.517     4.609    img_gen/COUNT_A/V_active
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  img_gen/COUNT_A/counter[2]_i_1__0/O
                         net (fo=3, routed)           0.694     5.427    fonts_rom/pwropt
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.551 r  fonts_rom/data_out_reg_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.982     6.533    fonts_rom/data_out_reg_ENARDEN_cooolgate_en_sig_13
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.557    41.285    fonts_rom/clk_vga
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/CLKARDCLK
                         clock pessimism              0.079    41.364    
                         clock uncertainty           -0.164    41.200    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.757    fonts_rom/data_out_reg
  -------------------------------------------------------------------
                         required time                         40.757    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 34.224    

Slack (MET) :             34.314ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.704ns (14.625%)  route 4.110ns (85.375%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 41.291 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.517     4.609    img_gen/COUNT_A/V_active
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  img_gen/COUNT_A/counter[2]_i_1__0/O
                         net (fo=3, routed)           0.713     5.446    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     5.570 r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.879     6.449    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_14
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.563    41.291    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.079    41.370    
                         clock uncertainty           -0.164    41.206    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.763    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 34.314    

Slack (MET) :             34.442ns  (required time - arrival time)
  Source:                 img_gen/COUNT_BB/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/invert_colors_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.178ns (42.097%)  route 2.996ns (57.903%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.328 - 39.725 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.720     1.722    img_gen/COUNT_BB/clk_vga
    SLICE_X5Y89          FDCE                                         r  img_gen/COUNT_BB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.456     2.178 r  img_gen/COUNT_BB/counter_reg[4]/Q
                         net (fo=5, routed)           0.828     3.007    img_gen/COUNT_BB_n_2
    SLICE_X6Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  img_gen/BRAM_i_23/O
                         net (fo=1, routed)           0.000     3.131    img_gen/COUNT_BB/data_out_reg[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.664 r  img_gen/COUNT_BB/BRAM_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.664    img_gen/COUNT_BB/BRAM_i_15_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.903 r  img_gen/COUNT_BB/BRAM_i_14/O[2]
                         net (fo=2, routed)           1.198     5.101    img_gen/addrb[9]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.301     5.402 r  img_gen/invert_colors1_carry_i_1/O
                         net (fo=1, routed)           0.000     5.402    img_gen/invert_colors1_carry_i_1_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.803 r  img_gen/invert_colors1_carry/CO[3]
                         net (fo=1, routed)           0.969     6.772    img_gen/COUNT_BB/CO[0]
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.124     6.896 r  img_gen/COUNT_BB/invert_colors_i_1/O
                         net (fo=1, routed)           0.000     6.896    img_gen/invert_colors0
    SLICE_X6Y93          FDCE                                         r  img_gen/invert_colors_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.600    41.328    img_gen/clk_vga
    SLICE_X6Y93          FDCE                                         r  img_gen/invert_colors_reg/C
                         clock pessimism              0.096    41.424    
                         clock uncertainty           -0.164    41.261    
    SLICE_X6Y93          FDCE (Setup_fdce_C_D)        0.077    41.338    img_gen/invert_colors_reg
  -------------------------------------------------------------------
                         required time                         41.338    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                 34.442    

Slack (MET) :             35.125ns  (required time - arrival time)
  Source:                 frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            fonts_rom/data_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 2.454ns (63.920%)  route 1.385ns (36.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.285 - 39.725 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.686     1.688    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.142 r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.385     5.527    fonts_rom/ADDRARDADDR[7]
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.557    41.285    fonts_rom/clk_vga
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/CLKARDCLK
                         clock pessimism              0.097    41.382    
                         clock uncertainty           -0.164    41.218    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.652    fonts_rom/data_out_reg
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                 35.125    

Slack (MET) :             35.205ns  (required time - arrival time)
  Source:                 frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            fonts_rom/data_out_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 2.454ns (65.270%)  route 1.306ns (34.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.285 - 39.725 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.686     1.688    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.142 r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.306     5.448    fonts_rom/ADDRARDADDR[9]
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.557    41.285    fonts_rom/clk_vga
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/CLKARDCLK
                         clock pessimism              0.097    41.382    
                         clock uncertainty           -0.164    41.218    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    40.652    fonts_rom/data_out_reg
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                 35.205    

Slack (MET) :             35.262ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/pixels_value_to_VGA_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.606ns (15.709%)  route 3.252ns (84.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 41.246 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.491     4.582    img_gen/COUNT_A/V_active
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.150     4.732 r  img_gen/COUNT_A/pixels_value_to_VGA[0]_i_1/O
                         net (fo=8, routed)           0.761     5.493    img_gen/COUNT_A_n_5
    SLICE_X9Y88          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.518    41.246    img_gen/clk_vga
    SLICE_X9Y88          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[0]/C
                         clock pessimism              0.079    41.325    
                         clock uncertainty           -0.164    41.162    
    SLICE_X9Y88          FDCE (Setup_fdce_C_CE)      -0.407    40.755    img_gen/pixels_value_to_VGA_reg[0]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 35.262    

Slack (MET) :             35.262ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/pixels_value_to_VGA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.606ns (15.709%)  route 3.252ns (84.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 41.246 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.491     4.582    img_gen/COUNT_A/V_active
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.150     4.732 r  img_gen/COUNT_A/pixels_value_to_VGA[0]_i_1/O
                         net (fo=8, routed)           0.761     5.493    img_gen/COUNT_A_n_5
    SLICE_X9Y88          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.518    41.246    img_gen/clk_vga
    SLICE_X9Y88          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[1]/C
                         clock pessimism              0.079    41.325    
                         clock uncertainty           -0.164    41.162    
    SLICE_X9Y88          FDCE (Setup_fdce_C_CE)      -0.407    40.755    img_gen/pixels_value_to_VGA_reg[1]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 35.262    

Slack (MET) :             35.346ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/pixels_value_to_VGA_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.606ns (15.913%)  route 3.202ns (84.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.245 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.491     4.582    img_gen/COUNT_A/V_active
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.150     4.732 r  img_gen/COUNT_A/pixels_value_to_VGA[0]_i_1/O
                         net (fo=8, routed)           0.712     5.444    img_gen/COUNT_A_n_5
    SLICE_X8Y87          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.517    41.245    img_gen/clk_vga
    SLICE_X8Y87          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[6]/C
                         clock pessimism              0.079    41.324    
                         clock uncertainty           -0.164    41.161    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.371    40.790    img_gen/pixels_value_to_VGA_reg[6]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                 35.346    

Slack (MET) :             35.346ns  (required time - arrival time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/pixels_value_to_VGA_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.606ns (15.913%)  route 3.202ns (84.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.245 - 39.725 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.633     1.635    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          2.491     4.582    img_gen/COUNT_A/V_active
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.150     4.732 r  img_gen/COUNT_A/pixels_value_to_VGA[0]_i_1/O
                         net (fo=8, routed)           0.712     5.444    img_gen/COUNT_A_n_5
    SLICE_X8Y87          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.517    41.245    img_gen/clk_vga
    SLICE_X8Y87          FDCE                                         r  img_gen/pixels_value_to_VGA_reg[7]/C
                         clock pessimism              0.079    41.324    
                         clock uncertainty           -0.164    41.161    
    SLICE_X8Y87          FDCE (Setup_fdce_C_CE)      -0.371    40.790    img_gen/pixels_value_to_VGA_reg[7]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                 35.346    

Slack (MET) :             35.367ns  (required time - arrival time)
  Source:                 frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            fonts_rom/data_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_vga_clk_wiz_0 rise@39.725ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 2.454ns (68.226%)  route 1.143ns (31.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.285 - 39.725 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.809     1.809    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.686     1.688    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.142 r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.143     5.285    fonts_rom/ADDRARDADDR[5]
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.683    41.408    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          1.557    41.285    fonts_rom/clk_vga
    RAMB18_X0Y32         RAMB18E1                                     r  fonts_rom/data_out_reg/CLKARDCLK
                         clock pessimism              0.097    41.382    
                         clock uncertainty           -0.164    41.218    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.652    fonts_rom/data_out_reg
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 35.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_controller/COUNT_V/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/COUNT_V/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.426%)  route 0.162ns (46.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566     0.568    vga_controller/COUNT_V/clk_vga
    SLICE_X44Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  vga_controller/COUNT_V/counter_reg[0]/Q
                         net (fo=7, routed)           0.162     0.871    vga_controller/COUNT_V/counter_reg_n_0_[0]
    SLICE_X46Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  vga_controller/COUNT_V/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    vga_controller/COUNT_V/counter[4]_i_1__0_n_0
    SLICE_X46Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.835     0.837    vga_controller/COUNT_V/clk_vga
    SLICE_X46Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[4]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X46Y94         FDCE (Hold_fdce_C_D)         0.120     0.723    vga_controller/COUNT_V/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_controller/COUNT_H/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/COUNT_H/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566     0.568    vga_controller/COUNT_H/clk_vga
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  vga_controller/COUNT_H/counter_reg[9]/Q
                         net (fo=4, routed)           0.132     0.841    vga_controller/COUNT_H/counter_reg_n_0_[9]
    SLICE_X43Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.886 r  vga_controller/COUNT_H/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    vga_controller/COUNT_H/counter[9]_i_1__0_n_0
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836     0.838    vga_controller/COUNT_H/clk_vga
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[9]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X43Y96         FDCE (Hold_fdce_C_D)         0.092     0.660    vga_controller/COUNT_H/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_controller/init_H_count_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/COUNT_H/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.567     0.569    vga_controller/clk_vga
    SLICE_X45Y97         FDPE                                         r  vga_controller/init_H_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.710 f  vga_controller/init_H_count_reg/Q
                         net (fo=19, routed)          0.144     0.854    vga_controller/COUNT_H/init_V_count
    SLICE_X44Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.899 r  vga_controller/COUNT_H/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.899    vga_controller/COUNT_H/counter[0]_i_1__2_n_0
    SLICE_X44Y97         FDCE                                         r  vga_controller/COUNT_H/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.837     0.839    vga_controller/COUNT_H/clk_vga
    SLICE_X44Y97         FDCE                                         r  vga_controller/COUNT_H/counter_reg[0]/C
                         clock pessimism             -0.257     0.582    
    SLICE_X44Y97         FDCE (Hold_fdce_C_D)         0.091     0.673    vga_controller/COUNT_H/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_controller/V_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/V_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.755%)  route 0.136ns (42.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566     0.568    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  vga_controller/V_active_reg/Q
                         net (fo=25, routed)          0.136     0.845    vga_controller/COUNT_V/V_active_reg
    SLICE_X45Y94         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  vga_controller/COUNT_V/V_active_i_1/O
                         net (fo=1, routed)           0.000     0.890    vga_controller/COUNT_V_n_1
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836     0.838    vga_controller/clk_vga
    SLICE_X45Y94         FDRE                                         r  vga_controller/V_active_reg/C
                         clock pessimism             -0.270     0.568    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.092     0.660    vga_controller/V_active_reg
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 img_gen/COUNT_BB/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/COUNT_BB/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.867%)  route 0.187ns (50.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.600     0.602    img_gen/COUNT_BB/clk_vga
    SLICE_X5Y90          FDCE                                         r  img_gen/COUNT_BB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     0.743 f  img_gen/COUNT_BB/counter_reg[11]/Q
                         net (fo=11, routed)          0.187     0.930    img_gen/COUNT_BB/counter_reg_n_0_[11]
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.975 r  img_gen/COUNT_BB/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.975    img_gen/COUNT_BB/p_1_in[8]
    SLICE_X6Y89          FDCE                                         r  img_gen/COUNT_BB/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.870     0.872    img_gen/COUNT_BB/clk_vga
    SLICE_X6Y89          FDCE                                         r  img_gen/COUNT_BB/counter_reg[8]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.120     0.737    img_gen/COUNT_BB/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_controller/COUNT_H/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/COUNT_H/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566     0.568    vga_controller/COUNT_H/clk_vga
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  vga_controller/COUNT_H/counter_reg[8]/Q
                         net (fo=5, routed)           0.145     0.853    vga_controller/COUNT_H/counter_reg_n_0_[8]
    SLICE_X43Y96         LUT5 (Prop_lut5_I1_O)        0.045     0.898 r  vga_controller/COUNT_H/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.898    vga_controller/COUNT_H/counter[8]_i_1_n_0
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836     0.838    vga_controller/COUNT_H/clk_vga
    SLICE_X43Y96         FDCE                                         r  vga_controller/COUNT_H/counter_reg[8]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X43Y96         FDCE (Hold_fdce_C_D)         0.092     0.660    vga_controller/COUNT_H/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 img_gen/COUNT_BB/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/COUNT_BB/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.338%)  route 0.191ns (50.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.600     0.602    img_gen/COUNT_BB/clk_vga
    SLICE_X5Y90          FDCE                                         r  img_gen/COUNT_BB/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     0.743 f  img_gen/COUNT_BB/counter_reg[11]/Q
                         net (fo=11, routed)          0.191     0.934    img_gen/COUNT_BB/counter_reg_n_0_[11]
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.979 r  img_gen/COUNT_BB/counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.979    img_gen/COUNT_BB/p_1_in[9]
    SLICE_X6Y89          FDCE                                         r  img_gen/COUNT_BB/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.870     0.872    img_gen/COUNT_BB/clk_vga
    SLICE_X6Y89          FDCE                                         r  img_gen/COUNT_BB/counter_reg[9]/C
                         clock pessimism             -0.255     0.617    
    SLICE_X6Y89          FDCE (Hold_fdce_C_D)         0.121     0.738    img_gen/COUNT_BB/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_controller/COUNT_V/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/COUNT_V/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.566     0.568    vga_controller/COUNT_V/clk_vga
    SLICE_X44Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.128     0.696 r  vga_controller/COUNT_V/counter_reg[2]/Q
                         net (fo=6, routed)           0.107     0.802    vga_controller/COUNT_V/counter_reg_n_0_[2]
    SLICE_X44Y94         LUT6 (Prop_lut6_I4_O)        0.099     0.901 r  vga_controller/COUNT_V/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.901    vga_controller/COUNT_V/counter[3]_i_1__3_n_0
    SLICE_X44Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836     0.838    vga_controller/COUNT_V/clk_vga
    SLICE_X44Y94         FDCE                                         r  vga_controller/COUNT_V/counter_reg[3]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y94         FDCE (Hold_fdce_C_D)         0.092     0.660    vga_controller/COUNT_V/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_controller/COUNT_H/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga_controller/h_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.734%)  route 0.167ns (47.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.567     0.569    vga_controller/COUNT_H/clk_vga
    SLICE_X43Y97         FDCE                                         r  vga_controller/COUNT_H/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  vga_controller/COUNT_H/counter_reg[5]/Q
                         net (fo=5, routed)           0.167     0.876    vga_controller/COUNT_H/counter_reg_n_0_[5]
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.921 r  vga_controller/COUNT_H/h_sync_i_1/O
                         net (fo=1, routed)           0.000     0.921    vga_controller/h_sync0
    SLICE_X43Y96         FDPE                                         r  vga_controller/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.836     0.838    vga_controller/clk_vga
    SLICE_X43Y96         FDPE                                         r  vga_controller/h_sync_reg/C
                         clock pessimism             -0.254     0.584    
    SLICE_X43Y96         FDPE (Hold_fdpe_C_D)         0.092     0.676    vga_controller/h_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 img_gen/COUNT_B/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            img_gen/COUNT_B/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_0 rise@0.000ns - clk_vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.224%)  route 0.181ns (49.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.624     0.624    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.599     0.601    img_gen/COUNT_B/clk_vga
    SLICE_X7Y88          FDCE                                         r  img_gen/COUNT_B/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     0.742 r  img_gen/COUNT_B/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     0.923    img_gen/COUNT_B/Q[0]
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.042     0.965 r  img_gen/COUNT_B/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.965    img_gen/COUNT_B/counter[1]_i_1__1_n_0
    SLICE_X7Y88          FDCE                                         r  img_gen/COUNT_B/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.898     0.898    clock_divider/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_vga_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=75, routed)          0.870     0.872    img_gen/COUNT_B/clk_vga
    SLICE_X7Y88          FDCE                                         r  img_gen/COUNT_B/counter_reg[1]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X7Y88          FDCE (Hold_fdce_C_D)         0.107     0.708    img_gen/COUNT_B/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X1Y36     frame_buffer/BRAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB36_X0Y18     frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.725      37.149     RAMB18_X0Y32     fonts_rom/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clock_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y91      img_gen/COUNT_AA/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y90      img_gen/COUNT_BB/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y90      img_gen/COUNT_BB/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X46Y93     vga_controller/COUNT_V/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X46Y94     vga_controller/COUNT_V/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X46Y93     vga_controller/COUNT_V/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X46Y93     vga_controller/COUNT_V/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y91      img_gen/COUNT_AA/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y90      img_gen/COUNT_AA/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y91      img_gen/COUNT_AA/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y91      img_gen/COUNT_AA/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y91      img_gen/COUNT_AA/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y88      img_gen/COUNT_B/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y88      img_gen/COUNT_B/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y88      img_gen/COUNT_B/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 1.200ns (18.504%)  route 5.285ns (81.496%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 r  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 f  editor1/BRAM_i_2/O
                         net (fo=36, routed)          1.639     9.664    editor1/ena
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     9.788 f  editor1/BRAM_i_4/O
                         net (fo=6, routed)           0.458    10.246    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    10.370 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.464    10.834    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.124    10.958 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.773    11.731    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_15
    RAMB18_X0Y41         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.544    14.966    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y41         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X0Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.668    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 frame_buffer/value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.563ns (39.727%)  route 3.889ns (60.273%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.645     5.248    frame_buffer/CLK100MHZ
    SLICE_X11Y90         FDCE                                         r  frame_buffer/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.419     5.667 r  frame_buffer/value_reg[6]/Q
                         net (fo=9, routed)           0.780     6.447    frame_buffer/value_reg_n_0_[6]
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.299     6.746 r  frame_buffer/addr_to_stream_for_data1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.746    frame_buffer/addr_to_stream_for_data1_carry_i_7_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.296 r  frame_buffer/addr_to_stream_for_data1_carry/CO[3]
                         net (fo=13, routed)          1.121     8.417    frame_buffer/addr_to_stream_for_data1
    SLICE_X8Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.541 r  frame_buffer/BRAM_i_40/O
                         net (fo=1, routed)           0.000     8.541    frame_buffer/BRAM_i_40_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.074 r  frame_buffer/BRAM_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     9.074    frame_buffer/BRAM_i_26__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.405 f  frame_buffer/BRAM_i_25__0/O[3]
                         net (fo=4, routed)           0.787    10.191    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.307    10.498 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2__0/O
                         net (fo=4, routed)           1.201    11.699    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.544    14.966    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.259    15.225    
                         clock uncertainty           -0.035    15.190    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.747    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.417ns (22.021%)  route 5.018ns (77.979%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 r  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 f  editor1/BRAM_i_2/O
                         net (fo=36, routed)          0.978     9.003    editor1/ena
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.117     9.120 f  editor1/BRAM_i_3/O
                         net (fo=3, routed)           0.553     9.673    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.348    10.021 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=4, routed)           0.327    10.348    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    SLICE_X7Y98          LUT5 (Prop_lut5_I4_O)        0.124    10.472 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           1.209    11.680    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.550    14.972    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.753    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.978ns (16.020%)  route 5.127ns (83.980%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 r  editor1/BRAM_i_2/O
                         net (fo=36, routed)          1.639     9.664    editor1/ena
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.150     9.814 r  editor1/BRAM_i_5/O
                         net (fo=7, routed)           1.537    11.351    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.550    14.972    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    14.426    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.417ns (22.176%)  route 4.973ns (77.824%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 r  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 f  editor1/BRAM_i_2/O
                         net (fo=36, routed)          0.978     9.003    editor1/ena
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.117     9.120 f  editor1/BRAM_i_3/O
                         net (fo=3, routed)           0.553     9.673    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.348    10.021 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=4, routed)           0.325    10.346    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    10.470 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           1.165    11.635    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_10
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.555    14.977    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.758    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 frame_buffer/value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.563ns (40.166%)  route 3.818ns (59.834%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.645     5.248    frame_buffer/CLK100MHZ
    SLICE_X11Y90         FDCE                                         r  frame_buffer/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.419     5.667 r  frame_buffer/value_reg[6]/Q
                         net (fo=9, routed)           0.780     6.447    frame_buffer/value_reg_n_0_[6]
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.299     6.746 r  frame_buffer/addr_to_stream_for_data1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.746    frame_buffer/addr_to_stream_for_data1_carry_i_7_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.296 r  frame_buffer/addr_to_stream_for_data1_carry/CO[3]
                         net (fo=13, routed)          1.121     8.417    frame_buffer/addr_to_stream_for_data1
    SLICE_X8Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.541 r  frame_buffer/BRAM_i_40/O
                         net (fo=1, routed)           0.000     8.541    frame_buffer/BRAM_i_40_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.074 r  frame_buffer/BRAM_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     9.074    frame_buffer/BRAM_i_26__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.405 f  frame_buffer/BRAM_i_25__0/O[3]
                         net (fo=4, routed)           0.787    10.191    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.307    10.498 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2__0/O
                         net (fo=4, routed)           1.130    11.629    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.550    14.972    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.753    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 frame_buffer/value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 2.563ns (40.358%)  route 3.788ns (59.642%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.645     5.248    frame_buffer/CLK100MHZ
    SLICE_X11Y90         FDCE                                         r  frame_buffer/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.419     5.667 r  frame_buffer/value_reg[6]/Q
                         net (fo=9, routed)           0.780     6.447    frame_buffer/value_reg_n_0_[6]
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.299     6.746 r  frame_buffer/addr_to_stream_for_data1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.746    frame_buffer/addr_to_stream_for_data1_carry_i_7_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.296 r  frame_buffer/addr_to_stream_for_data1_carry/CO[3]
                         net (fo=13, routed)          1.121     8.417    frame_buffer/addr_to_stream_for_data1
    SLICE_X8Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.541 r  frame_buffer/BRAM_i_40/O
                         net (fo=1, routed)           0.000     8.541    frame_buffer/BRAM_i_40_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.074 r  frame_buffer/BRAM_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     9.074    frame_buffer/BRAM_i_26__0_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.405 f  frame_buffer/BRAM_i_25__0/O[3]
                         net (fo=4, routed)           0.787    10.191    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.307    10.498 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2__0/O
                         net (fo=4, routed)           1.100    11.598    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y17         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.556    14.978    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.259    15.237    
                         clock uncertainty           -0.035    15.202    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.759    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 1.200ns (19.037%)  route 5.103ns (80.963%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 r  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 f  editor1/BRAM_i_2/O
                         net (fo=36, routed)          1.639     9.664    editor1/ena
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     9.788 f  editor1/BRAM_i_4/O
                         net (fo=6, routed)           0.458    10.246    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    SLICE_X6Y99          LUT4 (Prop_lut4_I3_O)        0.124    10.370 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.472    10.842    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    SLICE_X6Y97          LUT5 (Prop_lut5_I4_O)        0.124    10.966 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.583    11.549    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y19         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.562    14.984    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.765    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.417ns (22.495%)  route 4.882ns (77.505%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 r  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 r  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 f  editor1/BRAM_i_2/O
                         net (fo=36, routed)          0.978     9.003    editor1/ena
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.117     9.120 f  editor1/BRAM_i_3/O
                         net (fo=3, routed)           0.553     9.673    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.348    10.021 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=4, routed)           0.330    10.351    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    10.475 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.070    11.545    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_11
    RAMB36_X0Y17         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.559    14.981    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.240    
                         clock uncertainty           -0.035    15.205    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.762    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 editor1/char_to_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.978ns (16.425%)  route 4.976ns (83.575%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.643     5.246    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  editor1/char_to_write_reg[5]/Q
                         net (fo=4, routed)           1.020     6.722    editor1/char_to_write_reg[6]_0[5]
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  editor1/BRAM_i_46/O
                         net (fo=1, routed)           0.466     7.311    editor1/BRAM_i_46_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.435 f  editor1/BRAM_i_32/O
                         net (fo=2, routed)           0.465     7.901    editor1/BRAM_i_32_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.025 r  editor1/BRAM_i_2/O
                         net (fo=36, routed)          1.639     9.664    editor1/ena
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.150     9.814 r  editor1/BRAM_i_5/O
                         net (fo=7, routed)           1.386    11.200    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.555    14.977    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    14.431    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  3.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame_buffer/vertical_sync_MEM_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.567     1.486    frame_buffer/CLK100MHZ
    SLICE_X39Y91         FDRE                                         r  frame_buffer/vertical_sync_MEM_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  frame_buffer/vertical_sync_MEM_1_reg/Q
                         net (fo=1, routed)           0.087     1.714    frame_buffer/vertical_sync_MEM_1
    SLICE_X38Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  frame_buffer/start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.759    frame_buffer/start_pulse1_out
    SLICE_X38Y91         FDRE                                         r  frame_buffer/start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.839     2.004    frame_buffer/CLK100MHZ
    SLICE_X38Y91         FDRE                                         r  frame_buffer/start_pulse_reg/C
                         clock pessimism             -0.504     1.499    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.120     1.619    frame_buffer/start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.166%)  route 0.314ns (62.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.575     1.494    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y93          FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=6, routed)           0.208     1.843    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.107     1.995    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.888     2.053    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.849    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.249ns (33.583%)  route 0.492ns (66.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.606     1.526    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y40         RAMB18E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.730 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.296     2.025    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.045     2.070 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.197     2.267    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.888     2.053    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.808    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.104    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 editor1/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editor1/button_3_saved_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.658%)  route 0.336ns (64.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.572     1.491    editor1/CLK100MHZ
    SLICE_X31Y99         FDCE                                         r  editor1/FSM_sequential_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  editor1/FSM_sequential_present_state_reg[1]/Q
                         net (fo=56, routed)          0.336     1.968    editor1/FSM_sequential_present_state_reg[3]_0[1]
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.013 r  editor1/button_3_saved_FF_i_1/O
                         net (fo=1, routed)           0.000     2.013    editor1/button_3_saved_FF_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  editor1/button_3_saved_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.837     2.002    editor1/CLK100MHZ
    SLICE_X32Y100        FDRE                                         r  editor1/button_3_saved_FF_reg/C
                         clock pessimism             -0.245     1.756    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.091     1.847    editor1/button_3_saved_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 editor1/FSM_sequential_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editor1/char_to_write_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.670%)  route 0.085ns (31.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.573     1.492    editor1/CLK100MHZ
    SLICE_X28Y99         FDCE                                         r  editor1/FSM_sequential_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     1.633 f  editor1/FSM_sequential_present_state_reg[3]/Q
                         net (fo=55, routed)          0.085     1.718    editor1/FSM_sequential_present_state_reg[3]_0[3]
    SLICE_X29Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  editor1/char_to_write[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    editor1/char_to_write[4]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.843     2.008    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[4]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.597    editor1/char_to_write_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.968%)  route 0.346ns (65.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.575     1.494    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y93          FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=6, routed)           0.239     1.874    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.107     2.026    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.888     2.053    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.849    frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.246ns (41.258%)  route 0.350ns (58.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.570     1.489    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/clkb
    SLICE_X8Y101         FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/Q
                         net (fo=2, routed)           0.072     1.709    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB_dly_D
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.098     1.807 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=2, routed)           0.279     2.086    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y19         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.888     2.053    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.245     1.808    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.904    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 editor1/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editor1/char_to_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.318%)  route 0.356ns (65.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.572     1.491    editor1/CLK100MHZ
    SLICE_X31Y99         FDCE                                         r  editor1/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  editor1/FSM_sequential_present_state_reg[0]/Q
                         net (fo=81, routed)          0.356     1.988    editor1/FSM_sequential_present_state_reg[3]_0[0]
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.033 r  editor1/char_to_write[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    editor1/char_to_write[1]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  editor1/char_to_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.837     2.002    editor1/CLK100MHZ
    SLICE_X29Y100        FDRE                                         r  editor1/char_to_write_reg[1]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.091     1.847    editor1/char_to_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_splrstbeh_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.575     1.494    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y93          FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_splrstbeh_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_splrstbeh_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113     1.771    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_splrstbeh_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X9Y93          FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.846     2.011    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y93          FDRE                                         r  stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.070     1.577    stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 TL_keyboard/keyboard_digit_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editor1/char_to_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (36.989%)  route 0.356ns (63.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.565     1.484    TL_keyboard/CLK100MHZ
    SLICE_X34Y101        FDRE                                         r  TL_keyboard/keyboard_digit_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  TL_keyboard/keyboard_digit_2_reg[0]/Q
                         net (fo=7, routed)           0.356     2.004    TL_keyboard/keyboard_digit_2[0]
    SLICE_X29Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.049 r  TL_keyboard/char_to_write[0]_i_1/O
                         net (fo=1, routed)           0.000     2.049    editor1/char_to_write_reg[5]_0[0]
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.843     2.008    editor1/CLK100MHZ
    SLICE_X29Y99         FDRE                                         r  editor1/char_to_write_reg[0]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.854    editor1/char_to_write_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y33   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y19   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y21   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y40   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y41   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   frame_buffer/BRAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   frame_buffer/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y105  TL_keyboard/fsmKeyboard/capsLock_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92    frame_buffer/value_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y92    frame_buffer/value_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y107  TL_keyboard/fsmKeyboard/queue_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y107  TL_keyboard/fsmKeyboard/queue_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y107  TL_keyboard/fsmKeyboard/queue_counter_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y101   stream/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y97    editor1/cursor_rel_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y97   editor1/cursor_rel_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y91   frame_buffer/start_pulse_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y97    editor1/cursor_rel_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y92   TL_keyboard/displayDriver/flick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y100  TL_keyboard/fsmKeyboard/queue_counter_reg[0]/C



