-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24]
--register power-up is low

cntr[24] = DFFEAS(A1L2, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--RC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

RC1_W_alu_result[6] = DFFEAS(RC1L311, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

RC1_W_alu_result[13] = DFFEAS(RC1L318, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

RC1_W_alu_result[11] = DFFEAS(RC1L316, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

RC1_W_alu_result[10] = DFFEAS(RC1L315, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

RC1_W_alu_result[9] = DFFEAS(RC1L314, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

RC1_W_alu_result[8] = DFFEAS(RC1L313, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

RC1_W_alu_result[7] = DFFEAS(RC1L312, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

RC1_W_alu_result[5] = DFFEAS(RC1L310, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

RC1_W_alu_result[4] = DFFEAS(RC1L309, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

RC1_W_alu_result[12] = DFFEAS(RC1L317, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

RC1_W_alu_result[15] = DFFEAS(RC1L320, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

RC1_W_alu_result[14] = DFFEAS(RC1L319, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

RC1_W_alu_result[3] = DFFEAS(RC1L308, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

RC1_W_alu_result[2] = DFFEAS(RC1L307, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--A1L2 is Add0~1
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--CB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

CB1_td_shift[0] = AMPP_FUNCTION(A1L136, CB1L69, !A1L128, !A1L134, CB1L57);


--ND1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

ND1_sr[1] = DFFEAS(ND1L57, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--XC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[0]_PORT_A_data_in = RC1L793;
XC2_q_b[0]_PORT_A_data_in_reg = DFFE(XC2_q_b[0]_PORT_A_data_in, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[0]_PORT_A_address_reg = DFFE(XC2_q_b[0]_PORT_A_address, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[0]_PORT_B_address_reg = DFFE(XC2_q_b[0]_PORT_B_address, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[0]_PORT_A_write_enable_reg = DFFE(XC2_q_b[0]_PORT_A_write_enable, XC2_q_b[0]_clock_0, , , );
XC2_q_b[0]_PORT_B_read_enable = VCC;
XC2_q_b[0]_PORT_B_read_enable_reg = DFFE(XC2_q_b[0]_PORT_B_read_enable, XC2_q_b[0]_clock_1, , , );
XC2_q_b[0]_clock_0 = CLOCK_50;
XC2_q_b[0]_clock_1 = CLOCK_50;
XC2_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[0]_PORT_B_data_out = MEMORY(XC2_q_b[0]_PORT_A_data_in_reg, , XC2_q_b[0]_PORT_A_address_reg, XC2_q_b[0]_PORT_B_address_reg, XC2_q_b[0]_PORT_A_write_enable_reg, , , XC2_q_b[0]_PORT_B_read_enable_reg, , , XC2_q_b[0]_clock_0, XC2_q_b[0]_clock_1, XC2_q_b[0]_clock_enable_0, , , , , );
XC2_q_b[0] = XC2_q_b[0]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

RC1_E_shift_rot_result[6] = DFFEAS(RC1L435, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[6],  ,  , RC1_E_new_inst);


--RC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

RC1_E_src2[6] = DFFEAS(RC1_D_iw[12], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[6],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
RC1L58_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1_E_src1[6] ) + ( RC1L87 );
RC1L58 = SUM(RC1L58_adder_eqn);

--RC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
RC1L59_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[6]) ) + ( RC1_E_src1[6] ) + ( RC1L87 );
RC1L59 = CARRY(RC1L59_adder_eqn);


--RC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

RC1_E_shift_rot_result[13] = DFFEAS(RC1L442, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[13],  ,  , RC1_E_new_inst);


--RC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

RC1_E_src2[13] = DFFEAS(RC1_D_iw[19], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[13],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
RC1L62_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1_E_src1[13] ) + ( RC1L95 );
RC1L62 = SUM(RC1L62_adder_eqn);

--RC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
RC1L63_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[13]) ) + ( RC1_E_src1[13] ) + ( RC1L95 );
RC1L63 = CARRY(RC1L63_adder_eqn);


--RC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

RC1_E_shift_rot_result[11] = DFFEAS(RC1L440, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[11],  ,  , RC1_E_new_inst);


--RC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

RC1_E_src2[11] = DFFEAS(RC1_D_iw[17], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[11],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
RC1L66_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1_E_src1[11] ) + ( RC1L71 );
RC1L66 = SUM(RC1L66_adder_eqn);

--RC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
RC1L67_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[11]) ) + ( RC1_E_src1[11] ) + ( RC1L71 );
RC1L67 = CARRY(RC1L67_adder_eqn);


--RC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

RC1_E_shift_rot_result[10] = DFFEAS(RC1L439, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[10],  ,  , RC1_E_new_inst);


--RC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

RC1_E_src2[10] = DFFEAS(RC1_D_iw[16], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[10],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
RC1L70_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1_E_src1[10] ) + ( RC1L75 );
RC1L70 = SUM(RC1L70_adder_eqn);

--RC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
RC1L71_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[10]) ) + ( RC1_E_src1[10] ) + ( RC1L75 );
RC1L71 = CARRY(RC1L71_adder_eqn);


--RC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

RC1_E_shift_rot_result[9] = DFFEAS(RC1L438, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[9],  ,  , RC1_E_new_inst);


--RC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

RC1_E_src2[9] = DFFEAS(RC1_D_iw[15], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[9],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
RC1L74_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1_E_src1[9] ) + ( RC1L79 );
RC1L74 = SUM(RC1L74_adder_eqn);

--RC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
RC1L75_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[9]) ) + ( RC1_E_src1[9] ) + ( RC1L79 );
RC1L75 = CARRY(RC1L75_adder_eqn);


--RC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

RC1_E_shift_rot_result[8] = DFFEAS(RC1L437, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[8],  ,  , RC1_E_new_inst);


--RC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

RC1_E_src2[8] = DFFEAS(RC1_D_iw[14], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[8],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
RC1L78_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1_E_src1[8] ) + ( RC1L83 );
RC1L78 = SUM(RC1L78_adder_eqn);

--RC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
RC1L79_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[8]) ) + ( RC1_E_src1[8] ) + ( RC1L83 );
RC1L79 = CARRY(RC1L79_adder_eqn);


--RC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

RC1_E_shift_rot_result[7] = DFFEAS(RC1L436, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[7],  ,  , RC1_E_new_inst);


--RC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

RC1_E_src2[7] = DFFEAS(RC1_D_iw[13], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[7],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
RC1L82_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1_E_src1[7] ) + ( RC1L59 );
RC1L82 = SUM(RC1L82_adder_eqn);

--RC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
RC1L83_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[7]) ) + ( RC1_E_src1[7] ) + ( RC1L59 );
RC1L83 = CARRY(RC1L83_adder_eqn);


--RC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

RC1_E_shift_rot_result[5] = DFFEAS(RC1L434, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[5],  ,  , RC1_E_new_inst);


--RC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

RC1_E_src2[5] = DFFEAS(RC1_D_iw[11], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[5],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
RC1L86_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L91 );
RC1L86 = SUM(RC1L86_adder_eqn);

--RC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
RC1L87_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[5]) ) + ( RC1_E_src1[5] ) + ( RC1L91 );
RC1L87 = CARRY(RC1L87_adder_eqn);


--RC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

RC1_E_shift_rot_result[4] = DFFEAS(RC1L433, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[4],  ,  , RC1_E_new_inst);


--RC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
RC1L90_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1_E_src1[4] ) + ( RC1L107 );
RC1L90 = SUM(RC1L90_adder_eqn);

--RC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
RC1L91_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[4]) ) + ( RC1_E_src1[4] ) + ( RC1L107 );
RC1L91 = CARRY(RC1L91_adder_eqn);


--RC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

RC1_E_shift_rot_result[12] = DFFEAS(RC1L441, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[12],  ,  , RC1_E_new_inst);


--RC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

RC1_E_src2[12] = DFFEAS(RC1_D_iw[18], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[12],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
RC1L94_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L67 );
RC1L94 = SUM(RC1L94_adder_eqn);

--RC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
RC1L95_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[12]) ) + ( RC1_E_src1[12] ) + ( RC1L67 );
RC1L95 = CARRY(RC1L95_adder_eqn);


--RC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

RC1_E_shift_rot_result[15] = DFFEAS(RC1L444, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[15],  ,  , RC1_E_new_inst);


--RC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

RC1_E_src2[15] = DFFEAS(RC1_D_iw[21], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[15],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
RC1L98_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L103 );
RC1L98 = SUM(RC1L98_adder_eqn);

--RC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
RC1L99_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[15]) ) + ( RC1_E_src1[15] ) + ( RC1L103 );
RC1L99 = CARRY(RC1L99_adder_eqn);


--RC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

RC1_E_shift_rot_result[14] = DFFEAS(RC1L443, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[14],  ,  , RC1_E_new_inst);


--RC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

RC1_E_src2[14] = DFFEAS(RC1_D_iw[20], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[14],  , RC1L502, !RC1_R_src2_use_imm);


--RC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
RC1L102_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L63 );
RC1L102 = SUM(RC1L102_adder_eqn);

--RC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
RC1L103_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[14]) ) + ( RC1_E_src1[14] ) + ( RC1L63 );
RC1L103 = CARRY(RC1L103_adder_eqn);


--RC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

RC1_R_ctrl_st = DFFEAS(RC1L246, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , !RC1_D_iw[2],  );


--RC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

RC1_E_shift_rot_result[3] = DFFEAS(RC1L432, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[3],  ,  , RC1_E_new_inst);


--RC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
RC1L106_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1_E_src1[3] ) + ( RC1L111 );
RC1L106 = SUM(RC1L106_adder_eqn);

--RC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
RC1L107_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[3]) ) + ( RC1_E_src1[3] ) + ( RC1L111 );
RC1L107 = CARRY(RC1L107_adder_eqn);


--RC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

RC1_E_shift_rot_result[2] = DFFEAS(RC1L431, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[2],  ,  , RC1_E_new_inst);


--RC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
RC1L110_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L115 );
RC1L110 = SUM(RC1L110_adder_eqn);

--RC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
RC1L111_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[2]) ) + ( RC1_E_src1[2] ) + ( RC1L115 );
RC1L111 = CARRY(RC1L111_adder_eqn);


--XC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[1]_PORT_A_data_in = RC1L797;
XC2_q_b[1]_PORT_A_data_in_reg = DFFE(XC2_q_b[1]_PORT_A_data_in, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[1]_PORT_A_address_reg = DFFE(XC2_q_b[1]_PORT_A_address, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[1]_PORT_B_address_reg = DFFE(XC2_q_b[1]_PORT_B_address, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[1]_PORT_A_write_enable_reg = DFFE(XC2_q_b[1]_PORT_A_write_enable, XC2_q_b[1]_clock_0, , , );
XC2_q_b[1]_PORT_B_read_enable = VCC;
XC2_q_b[1]_PORT_B_read_enable_reg = DFFE(XC2_q_b[1]_PORT_B_read_enable, XC2_q_b[1]_clock_1, , , );
XC2_q_b[1]_clock_0 = CLOCK_50;
XC2_q_b[1]_clock_1 = CLOCK_50;
XC2_q_b[1]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[1]_PORT_B_data_out = MEMORY(XC2_q_b[1]_PORT_A_data_in_reg, , XC2_q_b[1]_PORT_A_address_reg, XC2_q_b[1]_PORT_B_address_reg, XC2_q_b[1]_PORT_A_write_enable_reg, , , XC2_q_b[1]_PORT_B_read_enable_reg, , , XC2_q_b[1]_clock_0, XC2_q_b[1]_clock_1, XC2_q_b[1]_clock_enable_0, , , , , );
XC2_q_b[1] = XC2_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[2]_PORT_A_data_in = RC1L798;
XC2_q_b[2]_PORT_A_data_in_reg = DFFE(XC2_q_b[2]_PORT_A_data_in, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[2]_PORT_A_address_reg = DFFE(XC2_q_b[2]_PORT_A_address, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[2]_PORT_B_address_reg = DFFE(XC2_q_b[2]_PORT_B_address, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[2]_PORT_A_write_enable_reg = DFFE(XC2_q_b[2]_PORT_A_write_enable, XC2_q_b[2]_clock_0, , , );
XC2_q_b[2]_PORT_B_read_enable = VCC;
XC2_q_b[2]_PORT_B_read_enable_reg = DFFE(XC2_q_b[2]_PORT_B_read_enable, XC2_q_b[2]_clock_1, , , );
XC2_q_b[2]_clock_0 = CLOCK_50;
XC2_q_b[2]_clock_1 = CLOCK_50;
XC2_q_b[2]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[2]_PORT_B_data_out = MEMORY(XC2_q_b[2]_PORT_A_data_in_reg, , XC2_q_b[2]_PORT_A_address_reg, XC2_q_b[2]_PORT_B_address_reg, XC2_q_b[2]_PORT_A_write_enable_reg, , , XC2_q_b[2]_PORT_B_read_enable_reg, , , XC2_q_b[2]_clock_0, XC2_q_b[2]_clock_1, XC2_q_b[2]_clock_enable_0, , , , , );
XC2_q_b[2] = XC2_q_b[2]_PORT_B_data_out[0];


--XC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[3]_PORT_A_data_in = RC1L799;
XC2_q_b[3]_PORT_A_data_in_reg = DFFE(XC2_q_b[3]_PORT_A_data_in, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[3]_PORT_A_address_reg = DFFE(XC2_q_b[3]_PORT_A_address, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[3]_PORT_B_address_reg = DFFE(XC2_q_b[3]_PORT_B_address, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[3]_PORT_A_write_enable_reg = DFFE(XC2_q_b[3]_PORT_A_write_enable, XC2_q_b[3]_clock_0, , , );
XC2_q_b[3]_PORT_B_read_enable = VCC;
XC2_q_b[3]_PORT_B_read_enable_reg = DFFE(XC2_q_b[3]_PORT_B_read_enable, XC2_q_b[3]_clock_1, , , );
XC2_q_b[3]_clock_0 = CLOCK_50;
XC2_q_b[3]_clock_1 = CLOCK_50;
XC2_q_b[3]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[3]_PORT_B_data_out = MEMORY(XC2_q_b[3]_PORT_A_data_in_reg, , XC2_q_b[3]_PORT_A_address_reg, XC2_q_b[3]_PORT_B_address_reg, XC2_q_b[3]_PORT_A_write_enable_reg, , , XC2_q_b[3]_PORT_B_read_enable_reg, , , XC2_q_b[3]_clock_0, XC2_q_b[3]_clock_1, XC2_q_b[3]_clock_enable_0, , , , , );
XC2_q_b[3] = XC2_q_b[3]_PORT_B_data_out[0];


--XC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[4]_PORT_A_data_in = RC1L800;
XC2_q_b[4]_PORT_A_data_in_reg = DFFE(XC2_q_b[4]_PORT_A_data_in, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[4]_PORT_A_address_reg = DFFE(XC2_q_b[4]_PORT_A_address, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[4]_PORT_B_address_reg = DFFE(XC2_q_b[4]_PORT_B_address, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[4]_PORT_A_write_enable_reg = DFFE(XC2_q_b[4]_PORT_A_write_enable, XC2_q_b[4]_clock_0, , , );
XC2_q_b[4]_PORT_B_read_enable = VCC;
XC2_q_b[4]_PORT_B_read_enable_reg = DFFE(XC2_q_b[4]_PORT_B_read_enable, XC2_q_b[4]_clock_1, , , );
XC2_q_b[4]_clock_0 = CLOCK_50;
XC2_q_b[4]_clock_1 = CLOCK_50;
XC2_q_b[4]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[4]_PORT_B_data_out = MEMORY(XC2_q_b[4]_PORT_A_data_in_reg, , XC2_q_b[4]_PORT_A_address_reg, XC2_q_b[4]_PORT_B_address_reg, XC2_q_b[4]_PORT_A_write_enable_reg, , , XC2_q_b[4]_PORT_B_read_enable_reg, , , XC2_q_b[4]_clock_0, XC2_q_b[4]_clock_1, XC2_q_b[4]_clock_enable_0, , , , , );
XC2_q_b[4] = XC2_q_b[4]_PORT_B_data_out[0];


--XC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[5]_PORT_A_data_in = RC1L801;
XC2_q_b[5]_PORT_A_data_in_reg = DFFE(XC2_q_b[5]_PORT_A_data_in, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[5]_PORT_A_address_reg = DFFE(XC2_q_b[5]_PORT_A_address, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[5]_PORT_B_address_reg = DFFE(XC2_q_b[5]_PORT_B_address, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[5]_PORT_A_write_enable_reg = DFFE(XC2_q_b[5]_PORT_A_write_enable, XC2_q_b[5]_clock_0, , , );
XC2_q_b[5]_PORT_B_read_enable = VCC;
XC2_q_b[5]_PORT_B_read_enable_reg = DFFE(XC2_q_b[5]_PORT_B_read_enable, XC2_q_b[5]_clock_1, , , );
XC2_q_b[5]_clock_0 = CLOCK_50;
XC2_q_b[5]_clock_1 = CLOCK_50;
XC2_q_b[5]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[5]_PORT_B_data_out = MEMORY(XC2_q_b[5]_PORT_A_data_in_reg, , XC2_q_b[5]_PORT_A_address_reg, XC2_q_b[5]_PORT_B_address_reg, XC2_q_b[5]_PORT_A_write_enable_reg, , , XC2_q_b[5]_PORT_B_read_enable_reg, , , XC2_q_b[5]_clock_0, XC2_q_b[5]_clock_1, XC2_q_b[5]_clock_enable_0, , , , , );
XC2_q_b[5] = XC2_q_b[5]_PORT_B_data_out[0];


--XC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[6]_PORT_A_data_in = RC1L802;
XC2_q_b[6]_PORT_A_data_in_reg = DFFE(XC2_q_b[6]_PORT_A_data_in, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[6]_PORT_A_address_reg = DFFE(XC2_q_b[6]_PORT_A_address, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[6]_PORT_B_address_reg = DFFE(XC2_q_b[6]_PORT_B_address, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[6]_PORT_A_write_enable_reg = DFFE(XC2_q_b[6]_PORT_A_write_enable, XC2_q_b[6]_clock_0, , , );
XC2_q_b[6]_PORT_B_read_enable = VCC;
XC2_q_b[6]_PORT_B_read_enable_reg = DFFE(XC2_q_b[6]_PORT_B_read_enable, XC2_q_b[6]_clock_1, , , );
XC2_q_b[6]_clock_0 = CLOCK_50;
XC2_q_b[6]_clock_1 = CLOCK_50;
XC2_q_b[6]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[6]_PORT_B_data_out = MEMORY(XC2_q_b[6]_PORT_A_data_in_reg, , XC2_q_b[6]_PORT_A_address_reg, XC2_q_b[6]_PORT_B_address_reg, XC2_q_b[6]_PORT_A_write_enable_reg, , , XC2_q_b[6]_PORT_B_read_enable_reg, , , XC2_q_b[6]_clock_0, XC2_q_b[6]_clock_1, XC2_q_b[6]_clock_enable_0, , , , , );
XC2_q_b[6] = XC2_q_b[6]_PORT_B_data_out[0];


--XC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[7]_PORT_A_data_in = RC1L803;
XC2_q_b[7]_PORT_A_data_in_reg = DFFE(XC2_q_b[7]_PORT_A_data_in, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[7]_PORT_A_address_reg = DFFE(XC2_q_b[7]_PORT_A_address, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[7]_PORT_B_address_reg = DFFE(XC2_q_b[7]_PORT_B_address, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[7]_PORT_A_write_enable_reg = DFFE(XC2_q_b[7]_PORT_A_write_enable, XC2_q_b[7]_clock_0, , , );
XC2_q_b[7]_PORT_B_read_enable = VCC;
XC2_q_b[7]_PORT_B_read_enable_reg = DFFE(XC2_q_b[7]_PORT_B_read_enable, XC2_q_b[7]_clock_1, , , );
XC2_q_b[7]_clock_0 = CLOCK_50;
XC2_q_b[7]_clock_1 = CLOCK_50;
XC2_q_b[7]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[7]_PORT_B_data_out = MEMORY(XC2_q_b[7]_PORT_A_data_in_reg, , XC2_q_b[7]_PORT_A_address_reg, XC2_q_b[7]_PORT_B_address_reg, XC2_q_b[7]_PORT_A_write_enable_reg, , , XC2_q_b[7]_PORT_B_read_enable_reg, , , XC2_q_b[7]_clock_0, XC2_q_b[7]_clock_1, XC2_q_b[7]_clock_enable_0, , , , , );
XC2_q_b[7] = XC2_q_b[7]_PORT_B_data_out[0];


--A1L6 is Add0~5
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--CB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

CB1_count[1] = AMPP_FUNCTION(A1L136, CB1_count[0], !A1L128, !A1L134, CB1L57);


--CB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

CB1_td_shift[9] = AMPP_FUNCTION(A1L136, CB1L70, !A1L128, !A1L134, CB1L57);


--ND1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

ND1_sr[2] = DFFEAS(ND1L58, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

AD1_break_readreg[0] = DFFEAS(MD1_jdo[0], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

KD1_MonDReg[0] = DFFEAS(MD1_jdo[3], CLOCK_50,  ,  , KD1L50, WD1_q_a[0],  , KD1L61, !MD1_take_action_ocimem_b);


--RC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

RC1_av_ld_byte0_data[0] = DFFEAS(FC1_src_data[0], CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[0],  ,  , RC1L944);


--RC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

RC1_W_alu_result[0] = DFFEAS(RC1L305, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

RC1_D_iw[22] = DFFEAS(RC1L610, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

RC1_D_iw[23] = DFFEAS(RC1L611, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

RC1_D_iw[24] = DFFEAS(RC1L612, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

RC1_D_iw[25] = DFFEAS(RC1L613, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

RC1_D_iw[26] = DFFEAS(RC1L614, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

RC1_D_iw[12] = DFFEAS(RC1L600, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

RC1_D_iw[14] = DFFEAS(RC1L602, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

RC1_D_iw[0] = DFFEAS(RC1L588, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

RC1_D_iw[2] = DFFEAS(RC1L590, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

RC1_D_iw[10] = DFFEAS(RC1L598, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
RC1L2_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L31 );
RC1L2 = SUM(RC1L2_adder_eqn);

--RC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
RC1L3_adder_eqn = ( RC1_F_pc[4] ) + ( GND ) + ( RC1L31 );
RC1L3 = CARRY(RC1L3_adder_eqn);


--XC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[6]_PORT_A_data_in = RC1L802;
XC1_q_b[6]_PORT_A_data_in_reg = DFFE(XC1_q_b[6]_PORT_A_data_in, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[6]_PORT_A_address_reg = DFFE(XC1_q_b[6]_PORT_A_address, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[6]_PORT_B_address_reg = DFFE(XC1_q_b[6]_PORT_B_address, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[6]_PORT_A_write_enable_reg = DFFE(XC1_q_b[6]_PORT_A_write_enable, XC1_q_b[6]_clock_0, , , );
XC1_q_b[6]_PORT_B_read_enable = VCC;
XC1_q_b[6]_PORT_B_read_enable_reg = DFFE(XC1_q_b[6]_PORT_B_read_enable, XC1_q_b[6]_clock_1, , , );
XC1_q_b[6]_clock_0 = CLOCK_50;
XC1_q_b[6]_clock_1 = CLOCK_50;
XC1_q_b[6]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[6]_PORT_B_data_out = MEMORY(XC1_q_b[6]_PORT_A_data_in_reg, , XC1_q_b[6]_PORT_A_address_reg, XC1_q_b[6]_PORT_B_address_reg, XC1_q_b[6]_PORT_A_write_enable_reg, , , XC1_q_b[6]_PORT_B_read_enable_reg, , , XC1_q_b[6]_clock_0, XC1_q_b[6]_clock_1, XC1_q_b[6]_clock_enable_0, , , , , );
XC1_q_b[6] = XC1_q_b[6]_PORT_B_data_out[0];


--RC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
RC1L6_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L39 );
RC1L6 = SUM(RC1L6_adder_eqn);

--RC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
RC1L7_adder_eqn = ( RC1_F_pc[11] ) + ( GND ) + ( RC1L39 );
RC1L7 = CARRY(RC1L7_adder_eqn);


--RC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

RC1_D_iw[17] = DFFEAS(RC1L605, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[13]_PORT_A_data_in = RC1L809;
XC1_q_b[13]_PORT_A_data_in_reg = DFFE(XC1_q_b[13]_PORT_A_data_in, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[13]_PORT_A_address_reg = DFFE(XC1_q_b[13]_PORT_A_address, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[13]_PORT_B_address_reg = DFFE(XC1_q_b[13]_PORT_B_address, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[13]_PORT_A_write_enable_reg = DFFE(XC1_q_b[13]_PORT_A_write_enable, XC1_q_b[13]_clock_0, , , );
XC1_q_b[13]_PORT_B_read_enable = VCC;
XC1_q_b[13]_PORT_B_read_enable_reg = DFFE(XC1_q_b[13]_PORT_B_read_enable, XC1_q_b[13]_clock_1, , , );
XC1_q_b[13]_clock_0 = CLOCK_50;
XC1_q_b[13]_clock_1 = CLOCK_50;
XC1_q_b[13]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[13]_PORT_B_data_out = MEMORY(XC1_q_b[13]_PORT_A_data_in_reg, , XC1_q_b[13]_PORT_A_address_reg, XC1_q_b[13]_PORT_B_address_reg, XC1_q_b[13]_PORT_A_write_enable_reg, , , XC1_q_b[13]_PORT_B_read_enable_reg, , , XC1_q_b[13]_clock_0, XC1_q_b[13]_clock_1, XC1_q_b[13]_clock_enable_0, , , , , );
XC1_q_b[13] = XC1_q_b[13]_PORT_B_data_out[0];


--XC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[13]_PORT_A_data_in = RC1L809;
XC2_q_b[13]_PORT_A_data_in_reg = DFFE(XC2_q_b[13]_PORT_A_data_in, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[13]_PORT_A_address_reg = DFFE(XC2_q_b[13]_PORT_A_address, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[13]_PORT_B_address_reg = DFFE(XC2_q_b[13]_PORT_B_address, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[13]_PORT_A_write_enable_reg = DFFE(XC2_q_b[13]_PORT_A_write_enable, XC2_q_b[13]_clock_0, , , );
XC2_q_b[13]_PORT_B_read_enable = VCC;
XC2_q_b[13]_PORT_B_read_enable_reg = DFFE(XC2_q_b[13]_PORT_B_read_enable, XC2_q_b[13]_clock_1, , , );
XC2_q_b[13]_clock_0 = CLOCK_50;
XC2_q_b[13]_clock_1 = CLOCK_50;
XC2_q_b[13]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[13]_PORT_B_data_out = MEMORY(XC2_q_b[13]_PORT_A_data_in_reg, , XC2_q_b[13]_PORT_A_address_reg, XC2_q_b[13]_PORT_B_address_reg, XC2_q_b[13]_PORT_A_write_enable_reg, , , XC2_q_b[13]_PORT_B_read_enable_reg, , , XC2_q_b[13]_clock_0, XC2_q_b[13]_clock_1, XC2_q_b[13]_clock_enable_0, , , , , );
XC2_q_b[13] = XC2_q_b[13]_PORT_B_data_out[0];


--XC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[11]_PORT_A_data_in = RC1L807;
XC2_q_b[11]_PORT_A_data_in_reg = DFFE(XC2_q_b[11]_PORT_A_data_in, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[11]_PORT_A_address_reg = DFFE(XC2_q_b[11]_PORT_A_address, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[11]_PORT_B_address_reg = DFFE(XC2_q_b[11]_PORT_B_address, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[11]_PORT_A_write_enable_reg = DFFE(XC2_q_b[11]_PORT_A_write_enable, XC2_q_b[11]_clock_0, , , );
XC2_q_b[11]_PORT_B_read_enable = VCC;
XC2_q_b[11]_PORT_B_read_enable_reg = DFFE(XC2_q_b[11]_PORT_B_read_enable, XC2_q_b[11]_clock_1, , , );
XC2_q_b[11]_clock_0 = CLOCK_50;
XC2_q_b[11]_clock_1 = CLOCK_50;
XC2_q_b[11]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[11]_PORT_B_data_out = MEMORY(XC2_q_b[11]_PORT_A_data_in_reg, , XC2_q_b[11]_PORT_A_address_reg, XC2_q_b[11]_PORT_B_address_reg, XC2_q_b[11]_PORT_A_write_enable_reg, , , XC2_q_b[11]_PORT_B_read_enable_reg, , , XC2_q_b[11]_clock_0, XC2_q_b[11]_clock_1, XC2_q_b[11]_clock_enable_0, , , , , );
XC2_q_b[11] = XC2_q_b[11]_PORT_B_data_out[0];


--RC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
RC1L10_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L15 );
RC1L10 = SUM(RC1L10_adder_eqn);

--RC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
RC1L11_adder_eqn = ( RC1_F_pc[9] ) + ( GND ) + ( RC1L15 );
RC1L11 = CARRY(RC1L11_adder_eqn);


--XC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[11]_PORT_A_data_in = RC1L807;
XC1_q_b[11]_PORT_A_data_in_reg = DFFE(XC1_q_b[11]_PORT_A_data_in, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[11]_PORT_A_address_reg = DFFE(XC1_q_b[11]_PORT_A_address, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[11]_PORT_B_address_reg = DFFE(XC1_q_b[11]_PORT_B_address, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[11]_PORT_A_write_enable_reg = DFFE(XC1_q_b[11]_PORT_A_write_enable, XC1_q_b[11]_clock_0, , , );
XC1_q_b[11]_PORT_B_read_enable = VCC;
XC1_q_b[11]_PORT_B_read_enable_reg = DFFE(XC1_q_b[11]_PORT_B_read_enable, XC1_q_b[11]_clock_1, , , );
XC1_q_b[11]_clock_0 = CLOCK_50;
XC1_q_b[11]_clock_1 = CLOCK_50;
XC1_q_b[11]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[11]_PORT_B_data_out = MEMORY(XC1_q_b[11]_PORT_A_data_in_reg, , XC1_q_b[11]_PORT_A_address_reg, XC1_q_b[11]_PORT_B_address_reg, XC1_q_b[11]_PORT_A_write_enable_reg, , , XC1_q_b[11]_PORT_B_read_enable_reg, , , XC1_q_b[11]_clock_0, XC1_q_b[11]_clock_1, XC1_q_b[11]_clock_enable_0, , , , , );
XC1_q_b[11] = XC1_q_b[11]_PORT_B_data_out[0];


--XC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[10]_PORT_A_data_in = RC1L806;
XC2_q_b[10]_PORT_A_data_in_reg = DFFE(XC2_q_b[10]_PORT_A_data_in, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[10]_PORT_A_address_reg = DFFE(XC2_q_b[10]_PORT_A_address, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[10]_PORT_B_address_reg = DFFE(XC2_q_b[10]_PORT_B_address, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[10]_PORT_A_write_enable_reg = DFFE(XC2_q_b[10]_PORT_A_write_enable, XC2_q_b[10]_clock_0, , , );
XC2_q_b[10]_PORT_B_read_enable = VCC;
XC2_q_b[10]_PORT_B_read_enable_reg = DFFE(XC2_q_b[10]_PORT_B_read_enable, XC2_q_b[10]_clock_1, , , );
XC2_q_b[10]_clock_0 = CLOCK_50;
XC2_q_b[10]_clock_1 = CLOCK_50;
XC2_q_b[10]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[10]_PORT_B_data_out = MEMORY(XC2_q_b[10]_PORT_A_data_in_reg, , XC2_q_b[10]_PORT_A_address_reg, XC2_q_b[10]_PORT_B_address_reg, XC2_q_b[10]_PORT_A_write_enable_reg, , , XC2_q_b[10]_PORT_B_read_enable_reg, , , XC2_q_b[10]_clock_0, XC2_q_b[10]_clock_1, XC2_q_b[10]_clock_enable_0, , , , , );
XC2_q_b[10] = XC2_q_b[10]_PORT_B_data_out[0];


--RC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
RC1L14_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L19 );
RC1L14 = SUM(RC1L14_adder_eqn);

--RC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
RC1L15_adder_eqn = ( RC1_F_pc[8] ) + ( GND ) + ( RC1L19 );
RC1L15 = CARRY(RC1L15_adder_eqn);


--XC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[10]_PORT_A_data_in = RC1L806;
XC1_q_b[10]_PORT_A_data_in_reg = DFFE(XC1_q_b[10]_PORT_A_data_in, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[10]_PORT_A_address_reg = DFFE(XC1_q_b[10]_PORT_A_address, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[10]_PORT_B_address_reg = DFFE(XC1_q_b[10]_PORT_B_address, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[10]_PORT_A_write_enable_reg = DFFE(XC1_q_b[10]_PORT_A_write_enable, XC1_q_b[10]_clock_0, , , );
XC1_q_b[10]_PORT_B_read_enable = VCC;
XC1_q_b[10]_PORT_B_read_enable_reg = DFFE(XC1_q_b[10]_PORT_B_read_enable, XC1_q_b[10]_clock_1, , , );
XC1_q_b[10]_clock_0 = CLOCK_50;
XC1_q_b[10]_clock_1 = CLOCK_50;
XC1_q_b[10]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[10]_PORT_B_data_out = MEMORY(XC1_q_b[10]_PORT_A_data_in_reg, , XC1_q_b[10]_PORT_A_address_reg, XC1_q_b[10]_PORT_B_address_reg, XC1_q_b[10]_PORT_A_write_enable_reg, , , XC1_q_b[10]_PORT_B_read_enable_reg, , , XC1_q_b[10]_clock_0, XC1_q_b[10]_clock_1, XC1_q_b[10]_clock_enable_0, , , , , );
XC1_q_b[10] = XC1_q_b[10]_PORT_B_data_out[0];


--XC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[9]_PORT_A_data_in = RC1L805;
XC2_q_b[9]_PORT_A_data_in_reg = DFFE(XC2_q_b[9]_PORT_A_data_in, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[9]_PORT_A_address_reg = DFFE(XC2_q_b[9]_PORT_A_address, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[9]_PORT_B_address_reg = DFFE(XC2_q_b[9]_PORT_B_address, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[9]_PORT_A_write_enable_reg = DFFE(XC2_q_b[9]_PORT_A_write_enable, XC2_q_b[9]_clock_0, , , );
XC2_q_b[9]_PORT_B_read_enable = VCC;
XC2_q_b[9]_PORT_B_read_enable_reg = DFFE(XC2_q_b[9]_PORT_B_read_enable, XC2_q_b[9]_clock_1, , , );
XC2_q_b[9]_clock_0 = CLOCK_50;
XC2_q_b[9]_clock_1 = CLOCK_50;
XC2_q_b[9]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[9]_PORT_B_data_out = MEMORY(XC2_q_b[9]_PORT_A_data_in_reg, , XC2_q_b[9]_PORT_A_address_reg, XC2_q_b[9]_PORT_B_address_reg, XC2_q_b[9]_PORT_A_write_enable_reg, , , XC2_q_b[9]_PORT_B_read_enable_reg, , , XC2_q_b[9]_clock_0, XC2_q_b[9]_clock_1, XC2_q_b[9]_clock_enable_0, , , , , );
XC2_q_b[9] = XC2_q_b[9]_PORT_B_data_out[0];


--RC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
RC1L18_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L23 );
RC1L18 = SUM(RC1L18_adder_eqn);

--RC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
RC1L19_adder_eqn = ( RC1_F_pc[7] ) + ( GND ) + ( RC1L23 );
RC1L19 = CARRY(RC1L19_adder_eqn);


--XC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[9]_PORT_A_data_in = RC1L805;
XC1_q_b[9]_PORT_A_data_in_reg = DFFE(XC1_q_b[9]_PORT_A_data_in, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[9]_PORT_A_address_reg = DFFE(XC1_q_b[9]_PORT_A_address, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[9]_PORT_B_address_reg = DFFE(XC1_q_b[9]_PORT_B_address, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[9]_PORT_A_write_enable_reg = DFFE(XC1_q_b[9]_PORT_A_write_enable, XC1_q_b[9]_clock_0, , , );
XC1_q_b[9]_PORT_B_read_enable = VCC;
XC1_q_b[9]_PORT_B_read_enable_reg = DFFE(XC1_q_b[9]_PORT_B_read_enable, XC1_q_b[9]_clock_1, , , );
XC1_q_b[9]_clock_0 = CLOCK_50;
XC1_q_b[9]_clock_1 = CLOCK_50;
XC1_q_b[9]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[9]_PORT_B_data_out = MEMORY(XC1_q_b[9]_PORT_A_data_in_reg, , XC1_q_b[9]_PORT_A_address_reg, XC1_q_b[9]_PORT_B_address_reg, XC1_q_b[9]_PORT_A_write_enable_reg, , , XC1_q_b[9]_PORT_B_read_enable_reg, , , XC1_q_b[9]_clock_0, XC1_q_b[9]_clock_1, XC1_q_b[9]_clock_enable_0, , , , , );
XC1_q_b[9] = XC1_q_b[9]_PORT_B_data_out[0];


--XC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[8]_PORT_A_data_in = RC1L804;
XC2_q_b[8]_PORT_A_data_in_reg = DFFE(XC2_q_b[8]_PORT_A_data_in, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[8]_PORT_A_address_reg = DFFE(XC2_q_b[8]_PORT_A_address, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[8]_PORT_B_address_reg = DFFE(XC2_q_b[8]_PORT_B_address, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[8]_PORT_A_write_enable_reg = DFFE(XC2_q_b[8]_PORT_A_write_enable, XC2_q_b[8]_clock_0, , , );
XC2_q_b[8]_PORT_B_read_enable = VCC;
XC2_q_b[8]_PORT_B_read_enable_reg = DFFE(XC2_q_b[8]_PORT_B_read_enable, XC2_q_b[8]_clock_1, , , );
XC2_q_b[8]_clock_0 = CLOCK_50;
XC2_q_b[8]_clock_1 = CLOCK_50;
XC2_q_b[8]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[8]_PORT_B_data_out = MEMORY(XC2_q_b[8]_PORT_A_data_in_reg, , XC2_q_b[8]_PORT_A_address_reg, XC2_q_b[8]_PORT_B_address_reg, XC2_q_b[8]_PORT_A_write_enable_reg, , , XC2_q_b[8]_PORT_B_read_enable_reg, , , XC2_q_b[8]_clock_0, XC2_q_b[8]_clock_1, XC2_q_b[8]_clock_enable_0, , , , , );
XC2_q_b[8] = XC2_q_b[8]_PORT_B_data_out[0];


--RC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
RC1L22_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L27 );
RC1L22 = SUM(RC1L22_adder_eqn);

--RC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
RC1L23_adder_eqn = ( RC1_F_pc[6] ) + ( GND ) + ( RC1L27 );
RC1L23 = CARRY(RC1L23_adder_eqn);


--XC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[8]_PORT_A_data_in = RC1L804;
XC1_q_b[8]_PORT_A_data_in_reg = DFFE(XC1_q_b[8]_PORT_A_data_in, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[8]_PORT_A_address_reg = DFFE(XC1_q_b[8]_PORT_A_address, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[8]_PORT_B_address_reg = DFFE(XC1_q_b[8]_PORT_B_address, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[8]_PORT_A_write_enable_reg = DFFE(XC1_q_b[8]_PORT_A_write_enable, XC1_q_b[8]_clock_0, , , );
XC1_q_b[8]_PORT_B_read_enable = VCC;
XC1_q_b[8]_PORT_B_read_enable_reg = DFFE(XC1_q_b[8]_PORT_B_read_enable, XC1_q_b[8]_clock_1, , , );
XC1_q_b[8]_clock_0 = CLOCK_50;
XC1_q_b[8]_clock_1 = CLOCK_50;
XC1_q_b[8]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[8]_PORT_B_data_out = MEMORY(XC1_q_b[8]_PORT_A_data_in_reg, , XC1_q_b[8]_PORT_A_address_reg, XC1_q_b[8]_PORT_B_address_reg, XC1_q_b[8]_PORT_A_write_enable_reg, , , XC1_q_b[8]_PORT_B_read_enable_reg, , , XC1_q_b[8]_clock_0, XC1_q_b[8]_clock_1, XC1_q_b[8]_clock_enable_0, , , , , );
XC1_q_b[8] = XC1_q_b[8]_PORT_B_data_out[0];


--RC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
RC1L26_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L3 );
RC1L26 = SUM(RC1L26_adder_eqn);

--RC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
RC1L27_adder_eqn = ( RC1_F_pc[5] ) + ( GND ) + ( RC1L3 );
RC1L27 = CARRY(RC1L27_adder_eqn);


--XC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[7]_PORT_A_data_in = RC1L803;
XC1_q_b[7]_PORT_A_data_in_reg = DFFE(XC1_q_b[7]_PORT_A_data_in, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[7]_PORT_A_address_reg = DFFE(XC1_q_b[7]_PORT_A_address, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[7]_PORT_B_address_reg = DFFE(XC1_q_b[7]_PORT_B_address, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[7]_PORT_A_write_enable_reg = DFFE(XC1_q_b[7]_PORT_A_write_enable, XC1_q_b[7]_clock_0, , , );
XC1_q_b[7]_PORT_B_read_enable = VCC;
XC1_q_b[7]_PORT_B_read_enable_reg = DFFE(XC1_q_b[7]_PORT_B_read_enable, XC1_q_b[7]_clock_1, , , );
XC1_q_b[7]_clock_0 = CLOCK_50;
XC1_q_b[7]_clock_1 = CLOCK_50;
XC1_q_b[7]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[7]_PORT_B_data_out = MEMORY(XC1_q_b[7]_PORT_A_data_in_reg, , XC1_q_b[7]_PORT_A_address_reg, XC1_q_b[7]_PORT_B_address_reg, XC1_q_b[7]_PORT_A_write_enable_reg, , , XC1_q_b[7]_PORT_B_read_enable_reg, , , XC1_q_b[7]_clock_0, XC1_q_b[7]_clock_1, XC1_q_b[7]_clock_enable_0, , , , , );
XC1_q_b[7] = XC1_q_b[7]_PORT_B_data_out[0];


--RC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
RC1L30_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L35 );
RC1L30 = SUM(RC1L30_adder_eqn);

--RC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
RC1L31_adder_eqn = ( RC1_F_pc[3] ) + ( GND ) + ( RC1L35 );
RC1L31 = CARRY(RC1L31_adder_eqn);


--RC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

RC1_D_iw[9] = DFFEAS(RC1L597, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[5]_PORT_A_data_in = RC1L801;
XC1_q_b[5]_PORT_A_data_in_reg = DFFE(XC1_q_b[5]_PORT_A_data_in, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[5]_PORT_A_address_reg = DFFE(XC1_q_b[5]_PORT_A_address, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[5]_PORT_B_address_reg = DFFE(XC1_q_b[5]_PORT_B_address, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[5]_PORT_A_write_enable_reg = DFFE(XC1_q_b[5]_PORT_A_write_enable, XC1_q_b[5]_clock_0, , , );
XC1_q_b[5]_PORT_B_read_enable = VCC;
XC1_q_b[5]_PORT_B_read_enable_reg = DFFE(XC1_q_b[5]_PORT_B_read_enable, XC1_q_b[5]_clock_1, , , );
XC1_q_b[5]_clock_0 = CLOCK_50;
XC1_q_b[5]_clock_1 = CLOCK_50;
XC1_q_b[5]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[5]_PORT_B_data_out = MEMORY(XC1_q_b[5]_PORT_A_data_in_reg, , XC1_q_b[5]_PORT_A_address_reg, XC1_q_b[5]_PORT_B_address_reg, XC1_q_b[5]_PORT_A_write_enable_reg, , , XC1_q_b[5]_PORT_B_read_enable_reg, , , XC1_q_b[5]_clock_0, XC1_q_b[5]_clock_1, XC1_q_b[5]_clock_enable_0, , , , , );
XC1_q_b[5] = XC1_q_b[5]_PORT_B_data_out[0];


--RC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
RC1L34_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L51 );
RC1L34 = SUM(RC1L34_adder_eqn);

--RC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
RC1L35_adder_eqn = ( RC1_F_pc[2] ) + ( GND ) + ( RC1L51 );
RC1L35 = CARRY(RC1L35_adder_eqn);


--RC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

RC1_D_iw[8] = DFFEAS(RC1L596, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[4]_PORT_A_data_in = RC1L800;
XC1_q_b[4]_PORT_A_data_in_reg = DFFE(XC1_q_b[4]_PORT_A_data_in, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[4]_PORT_A_address_reg = DFFE(XC1_q_b[4]_PORT_A_address, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[4]_PORT_B_address_reg = DFFE(XC1_q_b[4]_PORT_B_address, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[4]_PORT_A_write_enable_reg = DFFE(XC1_q_b[4]_PORT_A_write_enable, XC1_q_b[4]_clock_0, , , );
XC1_q_b[4]_PORT_B_read_enable = VCC;
XC1_q_b[4]_PORT_B_read_enable_reg = DFFE(XC1_q_b[4]_PORT_B_read_enable, XC1_q_b[4]_clock_1, , , );
XC1_q_b[4]_clock_0 = CLOCK_50;
XC1_q_b[4]_clock_1 = CLOCK_50;
XC1_q_b[4]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[4]_PORT_B_data_out = MEMORY(XC1_q_b[4]_PORT_A_data_in_reg, , XC1_q_b[4]_PORT_A_address_reg, XC1_q_b[4]_PORT_B_address_reg, XC1_q_b[4]_PORT_A_write_enable_reg, , , XC1_q_b[4]_PORT_B_read_enable_reg, , , XC1_q_b[4]_clock_0, XC1_q_b[4]_clock_1, XC1_q_b[4]_clock_enable_0, , , , , );
XC1_q_b[4] = XC1_q_b[4]_PORT_B_data_out[0];


--XC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[12]_PORT_A_data_in = RC1L808;
XC2_q_b[12]_PORT_A_data_in_reg = DFFE(XC2_q_b[12]_PORT_A_data_in, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[12]_PORT_A_address_reg = DFFE(XC2_q_b[12]_PORT_A_address, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[12]_PORT_B_address_reg = DFFE(XC2_q_b[12]_PORT_B_address, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[12]_PORT_A_write_enable_reg = DFFE(XC2_q_b[12]_PORT_A_write_enable, XC2_q_b[12]_clock_0, , , );
XC2_q_b[12]_PORT_B_read_enable = VCC;
XC2_q_b[12]_PORT_B_read_enable_reg = DFFE(XC2_q_b[12]_PORT_B_read_enable, XC2_q_b[12]_clock_1, , , );
XC2_q_b[12]_clock_0 = CLOCK_50;
XC2_q_b[12]_clock_1 = CLOCK_50;
XC2_q_b[12]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[12]_PORT_B_data_out = MEMORY(XC2_q_b[12]_PORT_A_data_in_reg, , XC2_q_b[12]_PORT_A_address_reg, XC2_q_b[12]_PORT_B_address_reg, XC2_q_b[12]_PORT_A_write_enable_reg, , , XC2_q_b[12]_PORT_B_read_enable_reg, , , XC2_q_b[12]_clock_0, XC2_q_b[12]_clock_1, XC2_q_b[12]_clock_enable_0, , , , , );
XC2_q_b[12] = XC2_q_b[12]_PORT_B_data_out[0];


--RC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
RC1L38_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L11 );
RC1L38 = SUM(RC1L38_adder_eqn);

--RC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
RC1L39_adder_eqn = ( RC1_F_pc[10] ) + ( GND ) + ( RC1L11 );
RC1L39 = CARRY(RC1L39_adder_eqn);


--XC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[12]_PORT_A_data_in = RC1L808;
XC1_q_b[12]_PORT_A_data_in_reg = DFFE(XC1_q_b[12]_PORT_A_data_in, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[12]_PORT_A_address_reg = DFFE(XC1_q_b[12]_PORT_A_address, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[12]_PORT_B_address_reg = DFFE(XC1_q_b[12]_PORT_B_address, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[12]_PORT_A_write_enable_reg = DFFE(XC1_q_b[12]_PORT_A_write_enable, XC1_q_b[12]_clock_0, , , );
XC1_q_b[12]_PORT_B_read_enable = VCC;
XC1_q_b[12]_PORT_B_read_enable_reg = DFFE(XC1_q_b[12]_PORT_B_read_enable, XC1_q_b[12]_clock_1, , , );
XC1_q_b[12]_clock_0 = CLOCK_50;
XC1_q_b[12]_clock_1 = CLOCK_50;
XC1_q_b[12]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[12]_PORT_B_data_out = MEMORY(XC1_q_b[12]_PORT_A_data_in_reg, , XC1_q_b[12]_PORT_A_address_reg, XC1_q_b[12]_PORT_B_address_reg, XC1_q_b[12]_PORT_A_write_enable_reg, , , XC1_q_b[12]_PORT_B_read_enable_reg, , , XC1_q_b[12]_clock_0, XC1_q_b[12]_clock_1, XC1_q_b[12]_clock_enable_0, , , , , );
XC1_q_b[12] = XC1_q_b[12]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

RC1_E_shift_rot_result[16] = DFFEAS(RC1L445, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[16],  ,  , RC1_E_new_inst);


--RC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
RC1L42_adder_eqn = ( RC1_F_pc[13] ) + ( GND ) + ( RC1L47 );
RC1L42 = SUM(RC1L42_adder_eqn);


--XC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[15]_PORT_A_data_in = RC1L811;
XC1_q_b[15]_PORT_A_data_in_reg = DFFE(XC1_q_b[15]_PORT_A_data_in, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[15]_PORT_A_address_reg = DFFE(XC1_q_b[15]_PORT_A_address, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[15]_PORT_B_address_reg = DFFE(XC1_q_b[15]_PORT_B_address, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[15]_PORT_A_write_enable_reg = DFFE(XC1_q_b[15]_PORT_A_write_enable, XC1_q_b[15]_clock_0, , , );
XC1_q_b[15]_PORT_B_read_enable = VCC;
XC1_q_b[15]_PORT_B_read_enable_reg = DFFE(XC1_q_b[15]_PORT_B_read_enable, XC1_q_b[15]_clock_1, , , );
XC1_q_b[15]_clock_0 = CLOCK_50;
XC1_q_b[15]_clock_1 = CLOCK_50;
XC1_q_b[15]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[15]_PORT_B_data_out = MEMORY(XC1_q_b[15]_PORT_A_data_in_reg, , XC1_q_b[15]_PORT_A_address_reg, XC1_q_b[15]_PORT_B_address_reg, XC1_q_b[15]_PORT_A_write_enable_reg, , , XC1_q_b[15]_PORT_B_read_enable_reg, , , XC1_q_b[15]_clock_0, XC1_q_b[15]_clock_1, XC1_q_b[15]_clock_enable_0, , , , , );
XC1_q_b[15] = XC1_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[15]_PORT_A_data_in = RC1L811;
XC2_q_b[15]_PORT_A_data_in_reg = DFFE(XC2_q_b[15]_PORT_A_data_in, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[15]_PORT_A_address_reg = DFFE(XC2_q_b[15]_PORT_A_address, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[15]_PORT_B_address_reg = DFFE(XC2_q_b[15]_PORT_B_address, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[15]_PORT_A_write_enable_reg = DFFE(XC2_q_b[15]_PORT_A_write_enable, XC2_q_b[15]_clock_0, , , );
XC2_q_b[15]_PORT_B_read_enable = VCC;
XC2_q_b[15]_PORT_B_read_enable_reg = DFFE(XC2_q_b[15]_PORT_B_read_enable, XC2_q_b[15]_clock_1, , , );
XC2_q_b[15]_clock_0 = CLOCK_50;
XC2_q_b[15]_clock_1 = CLOCK_50;
XC2_q_b[15]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[15]_PORT_B_data_out = MEMORY(XC2_q_b[15]_PORT_A_data_in_reg, , XC2_q_b[15]_PORT_A_address_reg, XC2_q_b[15]_PORT_B_address_reg, XC2_q_b[15]_PORT_A_write_enable_reg, , , XC2_q_b[15]_PORT_B_read_enable_reg, , , XC2_q_b[15]_clock_0, XC2_q_b[15]_clock_1, XC2_q_b[15]_clock_enable_0, , , , , );
XC2_q_b[15] = XC2_q_b[15]_PORT_B_data_out[0];


--XC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[14]_PORT_A_data_in = RC1L810;
XC2_q_b[14]_PORT_A_data_in_reg = DFFE(XC2_q_b[14]_PORT_A_data_in, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[14]_PORT_A_address_reg = DFFE(XC2_q_b[14]_PORT_A_address, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[14]_PORT_B_address_reg = DFFE(XC2_q_b[14]_PORT_B_address, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[14]_PORT_A_write_enable_reg = DFFE(XC2_q_b[14]_PORT_A_write_enable, XC2_q_b[14]_clock_0, , , );
XC2_q_b[14]_PORT_B_read_enable = VCC;
XC2_q_b[14]_PORT_B_read_enable_reg = DFFE(XC2_q_b[14]_PORT_B_read_enable, XC2_q_b[14]_clock_1, , , );
XC2_q_b[14]_clock_0 = CLOCK_50;
XC2_q_b[14]_clock_1 = CLOCK_50;
XC2_q_b[14]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[14]_PORT_B_data_out = MEMORY(XC2_q_b[14]_PORT_A_data_in_reg, , XC2_q_b[14]_PORT_A_address_reg, XC2_q_b[14]_PORT_B_address_reg, XC2_q_b[14]_PORT_A_write_enable_reg, , , XC2_q_b[14]_PORT_B_read_enable_reg, , , XC2_q_b[14]_clock_0, XC2_q_b[14]_clock_1, XC2_q_b[14]_clock_enable_0, , , , , );
XC2_q_b[14] = XC2_q_b[14]_PORT_B_data_out[0];


--RC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
RC1L46_adder_eqn = ( !RC1_F_pc[12] ) + ( GND ) + ( RC1L7 );
RC1L46 = SUM(RC1L46_adder_eqn);

--RC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
RC1L47_adder_eqn = ( !RC1_F_pc[12] ) + ( GND ) + ( RC1L7 );
RC1L47 = CARRY(RC1L47_adder_eqn);


--XC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[14]_PORT_A_data_in = RC1L810;
XC1_q_b[14]_PORT_A_data_in_reg = DFFE(XC1_q_b[14]_PORT_A_data_in, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[14]_PORT_A_address_reg = DFFE(XC1_q_b[14]_PORT_A_address, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[14]_PORT_B_address_reg = DFFE(XC1_q_b[14]_PORT_B_address, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[14]_PORT_A_write_enable_reg = DFFE(XC1_q_b[14]_PORT_A_write_enable, XC1_q_b[14]_clock_0, , , );
XC1_q_b[14]_PORT_B_read_enable = VCC;
XC1_q_b[14]_PORT_B_read_enable_reg = DFFE(XC1_q_b[14]_PORT_B_read_enable, XC1_q_b[14]_clock_1, , , );
XC1_q_b[14]_clock_0 = CLOCK_50;
XC1_q_b[14]_clock_1 = CLOCK_50;
XC1_q_b[14]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[14]_PORT_B_data_out = MEMORY(XC1_q_b[14]_PORT_A_data_in_reg, , XC1_q_b[14]_PORT_A_address_reg, XC1_q_b[14]_PORT_B_address_reg, XC1_q_b[14]_PORT_A_write_enable_reg, , , XC1_q_b[14]_PORT_B_read_enable_reg, , , XC1_q_b[14]_clock_0, XC1_q_b[14]_clock_1, XC1_q_b[14]_clock_enable_0, , , , , );
XC1_q_b[14] = XC1_q_b[14]_PORT_B_data_out[0];


--RC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

RC1_F_pc[10] = DFFEAS(RC1L644, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

RC1_F_pc[9] = DFFEAS(RC1L643, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

RC1_F_pc[13] = DFFEAS(RC1L647, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

RC1_F_pc[11] = DFFEAS(RC1L645, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
RC1L50_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L55 );
RC1L50 = SUM(RC1L50_adder_eqn);

--RC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
RC1L51_adder_eqn = ( RC1_F_pc[1] ) + ( GND ) + ( RC1L55 );
RC1L51 = CARRY(RC1L51_adder_eqn);


--RC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

RC1_D_iw[7] = DFFEAS(RC1L595, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[3]_PORT_A_data_in = RC1L799;
XC1_q_b[3]_PORT_A_data_in_reg = DFFE(XC1_q_b[3]_PORT_A_data_in, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[3]_PORT_A_address_reg = DFFE(XC1_q_b[3]_PORT_A_address, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[3]_PORT_B_address_reg = DFFE(XC1_q_b[3]_PORT_B_address, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[3]_PORT_A_write_enable_reg = DFFE(XC1_q_b[3]_PORT_A_write_enable, XC1_q_b[3]_clock_0, , , );
XC1_q_b[3]_PORT_B_read_enable = VCC;
XC1_q_b[3]_PORT_B_read_enable_reg = DFFE(XC1_q_b[3]_PORT_B_read_enable, XC1_q_b[3]_clock_1, , , );
XC1_q_b[3]_clock_0 = CLOCK_50;
XC1_q_b[3]_clock_1 = CLOCK_50;
XC1_q_b[3]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[3]_PORT_B_data_out = MEMORY(XC1_q_b[3]_PORT_A_data_in_reg, , XC1_q_b[3]_PORT_A_address_reg, XC1_q_b[3]_PORT_B_address_reg, XC1_q_b[3]_PORT_A_write_enable_reg, , , XC1_q_b[3]_PORT_B_read_enable_reg, , , XC1_q_b[3]_clock_0, XC1_q_b[3]_clock_1, XC1_q_b[3]_clock_enable_0, , , , , );
XC1_q_b[3] = XC1_q_b[3]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

RC1_E_shift_rot_result[1] = DFFEAS(RC1L430, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[1],  ,  , RC1_E_new_inst);


--RC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
RC1L54_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L54 = SUM(RC1L54_adder_eqn);

--RC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
RC1L55_adder_eqn = ( RC1_F_pc[0] ) + ( VCC ) + ( !VCC );
RC1L55 = CARRY(RC1L55_adder_eqn);


--RC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

RC1_D_iw[6] = DFFEAS(RC1L594, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[2]_PORT_A_data_in = RC1L798;
XC1_q_b[2]_PORT_A_data_in_reg = DFFE(XC1_q_b[2]_PORT_A_data_in, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[2]_PORT_A_address_reg = DFFE(XC1_q_b[2]_PORT_A_address, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[2]_PORT_B_address_reg = DFFE(XC1_q_b[2]_PORT_B_address, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[2]_PORT_A_write_enable_reg = DFFE(XC1_q_b[2]_PORT_A_write_enable, XC1_q_b[2]_clock_0, , , );
XC1_q_b[2]_PORT_B_read_enable = VCC;
XC1_q_b[2]_PORT_B_read_enable_reg = DFFE(XC1_q_b[2]_PORT_B_read_enable, XC1_q_b[2]_clock_1, , , );
XC1_q_b[2]_clock_0 = CLOCK_50;
XC1_q_b[2]_clock_1 = CLOCK_50;
XC1_q_b[2]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[2]_PORT_B_data_out = MEMORY(XC1_q_b[2]_PORT_A_data_in_reg, , XC1_q_b[2]_PORT_A_address_reg, XC1_q_b[2]_PORT_B_address_reg, XC1_q_b[2]_PORT_A_write_enable_reg, , , XC1_q_b[2]_PORT_B_read_enable_reg, , , XC1_q_b[2]_clock_0, XC1_q_b[2]_clock_1, XC1_q_b[2]_clock_enable_0, , , , , );
XC1_q_b[2] = XC1_q_b[2]_PORT_B_data_out[0];


--RC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
RC1L114_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1_E_src1[1] ) + ( RC1L123 );
RC1L114 = SUM(RC1L114_adder_eqn);

--RC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
RC1L115_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[1]) ) + ( RC1_E_src1[1] ) + ( RC1L123 );
RC1L115 = CARRY(RC1L115_adder_eqn);


--RC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

RC1_av_ld_byte0_data[1] = DFFEAS(FC1L9, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[1],  ,  , RC1L944);


--RC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

RC1_W_alu_result[1] = DFFEAS(RC1L306, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

RC1_av_ld_byte0_data[2] = DFFEAS(FC1L12, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[2],  ,  , RC1L944);


--RC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

RC1_av_ld_byte0_data[3] = DFFEAS(FC1L14, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[3],  ,  , RC1L944);


--RC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

RC1_av_ld_byte0_data[4] = DFFEAS(FC1L18, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[4],  ,  , RC1L944);


--RC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

RC1_av_ld_byte0_data[5] = DFFEAS(FC1L21, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[5],  ,  , RC1L944);


--RC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

RC1_av_ld_byte0_data[6] = DFFEAS(FC1L24, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[6],  ,  , RC1L944);


--RC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

RC1_av_ld_byte0_data[7] = DFFEAS(FC1L27, CLOCK_50, !CE1_r_sync_rst,  , RC1L847, RC1_av_ld_byte1_data[7],  ,  , RC1L944);


--cntr[23] is cntr[23]
--register power-up is low

cntr[23] = DFFEAS(A1L6, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--CB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

CB1_count[0] = AMPP_FUNCTION(A1L136, CB1L16, !A1L128, !A1L134, CB1L57);


--CB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

CB1_td_shift[10] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, !A1L134, CB1L57);


--CB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

CB1_count[8] = AMPP_FUNCTION(A1L136, CB1_count[7], !A1L128, !A1L134, CB1L57);


--ND1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

ND1_sr[3] = DFFEAS(ND1L59, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

AD1_break_readreg[1] = DFFEAS(MD1_jdo[1], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

KD1_MonDReg[1] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , KD1L50, WD1_q_a[1],  , KD1L61, !MD1_take_action_ocimem_b);


--WD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[0]_PORT_A_data_in = KD1L128;
WD1_q_a[0]_PORT_A_data_in_reg = DFFE(WD1_q_a[0]_PORT_A_data_in, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[0]_PORT_A_address_reg = DFFE(WD1_q_a[0]_PORT_A_address, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_write_enable = KD1L160;
WD1_q_a[0]_PORT_A_write_enable_reg = DFFE(WD1_q_a[0]_PORT_A_write_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_read_enable = !KD1L160;
WD1_q_a[0]_PORT_A_read_enable_reg = DFFE(WD1_q_a[0]_PORT_A_read_enable, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_PORT_A_byte_mask = KD1L123;
WD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[0]_PORT_A_byte_mask, WD1_q_a[0]_clock_0, , , WD1_q_a[0]_clock_enable_0);
WD1_q_a[0]_clock_0 = CLOCK_50;
WD1_q_a[0]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[0]_PORT_A_data_out = MEMORY(WD1_q_a[0]_PORT_A_data_in_reg, , WD1_q_a[0]_PORT_A_address_reg, , WD1_q_a[0]_PORT_A_write_enable_reg, WD1_q_a[0]_PORT_A_read_enable_reg, , , WD1_q_a[0]_PORT_A_byte_mask_reg, , WD1_q_a[0]_clock_0, , WD1_q_a[0]_clock_enable_0, , , , , );
WD1_q_a[0] = WD1_q_a[0]_PORT_A_data_out[0];


--RC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

RC1_E_shift_rot_cnt[4] = DFFEAS(RC1L193, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src2[4],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

RC1_E_shift_rot_cnt[3] = DFFEAS(RC1L194, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src2[3],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

RC1_E_shift_rot_cnt[2] = DFFEAS(RC1L195, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src2[2],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

RC1_E_shift_rot_cnt[1] = DFFEAS(RC1L196, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src2[1],  ,  , RC1_E_new_inst);


--RC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

RC1_E_shift_rot_cnt[0] = DFFEAS(RC1_E_src2[0], CLOCK_50, !CE1_r_sync_rst,  ,  , RC1L390,  ,  , !RC1_E_new_inst);


--XB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

XB1_av_readdata_pre[0] = DFFEAS(S1_ien_AF, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[0],  ,  , S1_read_0);


--XB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

XB2_av_readdata_pre[0] = DFFEAS(YD1_ram_block1a0, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L2Q,  ,  , !Y1L1Q);


--XD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = UB2L24;
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = !X1L2;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = X1L2;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = CLOCK_50;
XD1_q_a[0]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];


--RC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
RC1L118_adder_eqn = ( RC1_E_alu_sub ) + ( GND ) + ( RC1L127 );
RC1L118 = SUM(RC1L118_adder_eqn);


--RC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

RC1_E_src2[16] = DFFEAS(RC1L708, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

RC1_E_src1[16] = DFFEAS(XC1_q_b[16], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

RC1_E_src1[1] = DFFEAS(XC1_q_b[1], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

RC1_E_src2[22] = DFFEAS(RC1L714, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

RC1_E_src1[22] = DFFEAS(XC1_q_b[22], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

RC1_E_src2[21] = DFFEAS(RC1L713, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

RC1_E_src1[21] = DFFEAS(XC1_q_b[21], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

RC1_E_src2[20] = DFFEAS(RC1L712, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

RC1_E_src1[20] = DFFEAS(XC1_q_b[20], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

RC1_E_src2[19] = DFFEAS(RC1L711, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

RC1_E_src1[19] = DFFEAS(XC1_q_b[19], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

RC1_E_src2[18] = DFFEAS(RC1L710, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

RC1_E_src1[18] = DFFEAS(XC1_q_b[18], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

RC1_E_src2[17] = DFFEAS(RC1L709, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

RC1_E_src1[17] = DFFEAS(XC1_q_b[17], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

RC1_E_src2[25] = DFFEAS(RC1L717, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

RC1_E_src1[25] = DFFEAS(XC1_q_b[25], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

RC1_E_src2[23] = DFFEAS(RC1L715, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

RC1_E_src1[23] = DFFEAS(XC1_q_b[23], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

RC1_E_src2[27] = DFFEAS(RC1L719, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

RC1_E_src1[27] = DFFEAS(XC1_q_b[27], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

RC1_E_src2[26] = DFFEAS(RC1L718, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

RC1_E_src1[26] = DFFEAS(XC1_q_b[26], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

RC1_E_src2[29] = DFFEAS(RC1L721, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

RC1_E_src1[29] = DFFEAS(XC1_q_b[29], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

RC1_E_src2[28] = DFFEAS(RC1L720, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

RC1_E_src1[28] = DFFEAS(XC1_q_b[28], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

RC1_E_src2[24] = DFFEAS(RC1L716, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

RC1_E_src1[24] = DFFEAS(XC1_q_b[24], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

RC1_E_src1[0] = DFFEAS(XC1_q_b[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

RC1_E_src1[31] = DFFEAS(XC1_q_b[31], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

RC1_E_src2[30] = DFFEAS(RC1L722, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L724,  );


--RC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

RC1_E_src1[30] = DFFEAS(XC1_q_b[30], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L481,  );


--RC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

RC1_W_estatus_reg = DFFEAS(RC1L782, CLOCK_50, !CE1_r_sync_rst,  , RC1_E_valid_from_R, RC1_W_status_reg_pie,  ,  , RC1_R_ctrl_exception);


--RC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

RC1_E_shift_rot_result[0] = DFFEAS(RC1L429, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[0],  ,  , RC1_E_new_inst);


--RC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
RC1L122_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L131 );
RC1L122 = SUM(RC1L122_adder_eqn);

--RC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
RC1L123_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[0]) ) + ( RC1_E_src1[0] ) + ( RC1L131 );
RC1L123 = CARRY(RC1L123_adder_eqn);


--XD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[22]_PORT_A_data_in = UB2L25;
XD1_q_a[22]_PORT_A_data_in_reg = DFFE(XD1_q_a[22]_PORT_A_data_in, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[22]_PORT_A_address_reg = DFFE(XD1_q_a[22]_PORT_A_address, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_write_enable = !X1L2;
XD1_q_a[22]_PORT_A_write_enable_reg = DFFE(XD1_q_a[22]_PORT_A_write_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_read_enable = X1L2;
XD1_q_a[22]_PORT_A_read_enable_reg = DFFE(XD1_q_a[22]_PORT_A_read_enable, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[22]_PORT_A_byte_mask, XD1_q_a[22]_clock_0, , , XD1_q_a[22]_clock_enable_0);
XD1_q_a[22]_clock_0 = CLOCK_50;
XD1_q_a[22]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[22]_PORT_A_data_out = MEMORY(XD1_q_a[22]_PORT_A_data_in_reg, , XD1_q_a[22]_PORT_A_address_reg, , XD1_q_a[22]_PORT_A_write_enable_reg, XD1_q_a[22]_PORT_A_read_enable_reg, , , XD1_q_a[22]_PORT_A_byte_mask_reg, , XD1_q_a[22]_clock_0, , XD1_q_a[22]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[22]_PORT_A_data_out[0];


--XD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[23]_PORT_A_data_in = UB2L26;
XD1_q_a[23]_PORT_A_data_in_reg = DFFE(XD1_q_a[23]_PORT_A_data_in, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[23]_PORT_A_address_reg = DFFE(XD1_q_a[23]_PORT_A_address, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_write_enable = !X1L2;
XD1_q_a[23]_PORT_A_write_enable_reg = DFFE(XD1_q_a[23]_PORT_A_write_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_read_enable = X1L2;
XD1_q_a[23]_PORT_A_read_enable_reg = DFFE(XD1_q_a[23]_PORT_A_read_enable, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[23]_PORT_A_byte_mask, XD1_q_a[23]_clock_0, , , XD1_q_a[23]_clock_enable_0);
XD1_q_a[23]_clock_0 = CLOCK_50;
XD1_q_a[23]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[23]_PORT_A_data_out = MEMORY(XD1_q_a[23]_PORT_A_data_in_reg, , XD1_q_a[23]_PORT_A_address_reg, , XD1_q_a[23]_PORT_A_write_enable_reg, XD1_q_a[23]_PORT_A_read_enable_reg, , , XD1_q_a[23]_PORT_A_byte_mask_reg, , XD1_q_a[23]_clock_0, , XD1_q_a[23]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[23]_PORT_A_data_out[0];


--XD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[24]_PORT_A_data_in = UB2L27;
XD1_q_a[24]_PORT_A_data_in_reg = DFFE(XD1_q_a[24]_PORT_A_data_in, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[24]_PORT_A_address_reg = DFFE(XD1_q_a[24]_PORT_A_address, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_write_enable = !X1L2;
XD1_q_a[24]_PORT_A_write_enable_reg = DFFE(XD1_q_a[24]_PORT_A_write_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_read_enable = X1L2;
XD1_q_a[24]_PORT_A_read_enable_reg = DFFE(XD1_q_a[24]_PORT_A_read_enable, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[24]_PORT_A_byte_mask, XD1_q_a[24]_clock_0, , , XD1_q_a[24]_clock_enable_0);
XD1_q_a[24]_clock_0 = CLOCK_50;
XD1_q_a[24]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[24]_PORT_A_data_out = MEMORY(XD1_q_a[24]_PORT_A_data_in_reg, , XD1_q_a[24]_PORT_A_address_reg, , XD1_q_a[24]_PORT_A_write_enable_reg, XD1_q_a[24]_PORT_A_read_enable_reg, , , XD1_q_a[24]_PORT_A_byte_mask_reg, , XD1_q_a[24]_clock_0, , XD1_q_a[24]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[24]_PORT_A_data_out[0];


--XD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[25]_PORT_A_data_in = UB2L28;
XD1_q_a[25]_PORT_A_data_in_reg = DFFE(XD1_q_a[25]_PORT_A_data_in, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[25]_PORT_A_address_reg = DFFE(XD1_q_a[25]_PORT_A_address, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_write_enable = !X1L2;
XD1_q_a[25]_PORT_A_write_enable_reg = DFFE(XD1_q_a[25]_PORT_A_write_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_read_enable = X1L2;
XD1_q_a[25]_PORT_A_read_enable_reg = DFFE(XD1_q_a[25]_PORT_A_read_enable, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[25]_PORT_A_byte_mask, XD1_q_a[25]_clock_0, , , XD1_q_a[25]_clock_enable_0);
XD1_q_a[25]_clock_0 = CLOCK_50;
XD1_q_a[25]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[25]_PORT_A_data_out = MEMORY(XD1_q_a[25]_PORT_A_data_in_reg, , XD1_q_a[25]_PORT_A_address_reg, , XD1_q_a[25]_PORT_A_write_enable_reg, XD1_q_a[25]_PORT_A_read_enable_reg, , , XD1_q_a[25]_PORT_A_byte_mask_reg, , XD1_q_a[25]_clock_0, , XD1_q_a[25]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[25]_PORT_A_data_out[0];


--XD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[26]_PORT_A_data_in = UB2L29;
XD1_q_a[26]_PORT_A_data_in_reg = DFFE(XD1_q_a[26]_PORT_A_data_in, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[26]_PORT_A_address_reg = DFFE(XD1_q_a[26]_PORT_A_address, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_write_enable = !X1L2;
XD1_q_a[26]_PORT_A_write_enable_reg = DFFE(XD1_q_a[26]_PORT_A_write_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_read_enable = X1L2;
XD1_q_a[26]_PORT_A_read_enable_reg = DFFE(XD1_q_a[26]_PORT_A_read_enable, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[26]_PORT_A_byte_mask, XD1_q_a[26]_clock_0, , , XD1_q_a[26]_clock_enable_0);
XD1_q_a[26]_clock_0 = CLOCK_50;
XD1_q_a[26]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[26]_PORT_A_data_out = MEMORY(XD1_q_a[26]_PORT_A_data_in_reg, , XD1_q_a[26]_PORT_A_address_reg, , XD1_q_a[26]_PORT_A_write_enable_reg, XD1_q_a[26]_PORT_A_read_enable_reg, , , XD1_q_a[26]_PORT_A_byte_mask_reg, , XD1_q_a[26]_clock_0, , XD1_q_a[26]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[26]_PORT_A_data_out[0];


--XD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[11]_PORT_A_data_in = UB2L30;
XD1_q_a[11]_PORT_A_data_in_reg = DFFE(XD1_q_a[11]_PORT_A_data_in, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[11]_PORT_A_address_reg = DFFE(XD1_q_a[11]_PORT_A_address, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_write_enable = !X1L2;
XD1_q_a[11]_PORT_A_write_enable_reg = DFFE(XD1_q_a[11]_PORT_A_write_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_read_enable = X1L2;
XD1_q_a[11]_PORT_A_read_enable_reg = DFFE(XD1_q_a[11]_PORT_A_read_enable, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[11]_PORT_A_byte_mask, XD1_q_a[11]_clock_0, , , XD1_q_a[11]_clock_enable_0);
XD1_q_a[11]_clock_0 = CLOCK_50;
XD1_q_a[11]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[11]_PORT_A_data_out = MEMORY(XD1_q_a[11]_PORT_A_data_in_reg, , XD1_q_a[11]_PORT_A_address_reg, , XD1_q_a[11]_PORT_A_write_enable_reg, XD1_q_a[11]_PORT_A_read_enable_reg, , , XD1_q_a[11]_PORT_A_byte_mask_reg, , XD1_q_a[11]_clock_0, , XD1_q_a[11]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[11]_PORT_A_data_out[0];


--XD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[12]_PORT_A_data_in = UB2L31;
XD1_q_a[12]_PORT_A_data_in_reg = DFFE(XD1_q_a[12]_PORT_A_data_in, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[12]_PORT_A_address_reg = DFFE(XD1_q_a[12]_PORT_A_address, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_write_enable = !X1L2;
XD1_q_a[12]_PORT_A_write_enable_reg = DFFE(XD1_q_a[12]_PORT_A_write_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_read_enable = X1L2;
XD1_q_a[12]_PORT_A_read_enable_reg = DFFE(XD1_q_a[12]_PORT_A_read_enable, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[12]_PORT_A_byte_mask, XD1_q_a[12]_clock_0, , , XD1_q_a[12]_clock_enable_0);
XD1_q_a[12]_clock_0 = CLOCK_50;
XD1_q_a[12]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[12]_PORT_A_data_out = MEMORY(XD1_q_a[12]_PORT_A_data_in_reg, , XD1_q_a[12]_PORT_A_address_reg, , XD1_q_a[12]_PORT_A_write_enable_reg, XD1_q_a[12]_PORT_A_read_enable_reg, , , XD1_q_a[12]_PORT_A_byte_mask_reg, , XD1_q_a[12]_clock_0, , XD1_q_a[12]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[12]_PORT_A_data_out[0];


--XD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[13]_PORT_A_data_in = UB2L32;
XD1_q_a[13]_PORT_A_data_in_reg = DFFE(XD1_q_a[13]_PORT_A_data_in, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[13]_PORT_A_address_reg = DFFE(XD1_q_a[13]_PORT_A_address, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_write_enable = !X1L2;
XD1_q_a[13]_PORT_A_write_enable_reg = DFFE(XD1_q_a[13]_PORT_A_write_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_read_enable = X1L2;
XD1_q_a[13]_PORT_A_read_enable_reg = DFFE(XD1_q_a[13]_PORT_A_read_enable, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[13]_PORT_A_byte_mask, XD1_q_a[13]_clock_0, , , XD1_q_a[13]_clock_enable_0);
XD1_q_a[13]_clock_0 = CLOCK_50;
XD1_q_a[13]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[13]_PORT_A_data_out = MEMORY(XD1_q_a[13]_PORT_A_data_in_reg, , XD1_q_a[13]_PORT_A_address_reg, , XD1_q_a[13]_PORT_A_write_enable_reg, XD1_q_a[13]_PORT_A_read_enable_reg, , , XD1_q_a[13]_PORT_A_byte_mask_reg, , XD1_q_a[13]_clock_0, , XD1_q_a[13]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[13]_PORT_A_data_out[0];


--XD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[14]_PORT_A_data_in = UB2L33;
XD1_q_a[14]_PORT_A_data_in_reg = DFFE(XD1_q_a[14]_PORT_A_data_in, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[14]_PORT_A_address_reg = DFFE(XD1_q_a[14]_PORT_A_address, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_write_enable = !X1L2;
XD1_q_a[14]_PORT_A_write_enable_reg = DFFE(XD1_q_a[14]_PORT_A_write_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_read_enable = X1L2;
XD1_q_a[14]_PORT_A_read_enable_reg = DFFE(XD1_q_a[14]_PORT_A_read_enable, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[14]_PORT_A_byte_mask, XD1_q_a[14]_clock_0, , , XD1_q_a[14]_clock_enable_0);
XD1_q_a[14]_clock_0 = CLOCK_50;
XD1_q_a[14]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[14]_PORT_A_data_out = MEMORY(XD1_q_a[14]_PORT_A_data_in_reg, , XD1_q_a[14]_PORT_A_address_reg, , XD1_q_a[14]_PORT_A_write_enable_reg, XD1_q_a[14]_PORT_A_read_enable_reg, , , XD1_q_a[14]_PORT_A_byte_mask_reg, , XD1_q_a[14]_clock_0, , XD1_q_a[14]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[14]_PORT_A_data_out[0];


--XD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[15]_PORT_A_data_in = UB2L34;
XD1_q_a[15]_PORT_A_data_in_reg = DFFE(XD1_q_a[15]_PORT_A_data_in, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[15]_PORT_A_address_reg = DFFE(XD1_q_a[15]_PORT_A_address, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_write_enable = !X1L2;
XD1_q_a[15]_PORT_A_write_enable_reg = DFFE(XD1_q_a[15]_PORT_A_write_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_read_enable = X1L2;
XD1_q_a[15]_PORT_A_read_enable_reg = DFFE(XD1_q_a[15]_PORT_A_read_enable, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[15]_PORT_A_byte_mask, XD1_q_a[15]_clock_0, , , XD1_q_a[15]_clock_enable_0);
XD1_q_a[15]_clock_0 = CLOCK_50;
XD1_q_a[15]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[15]_PORT_A_data_out = MEMORY(XD1_q_a[15]_PORT_A_data_in_reg, , XD1_q_a[15]_PORT_A_address_reg, , XD1_q_a[15]_PORT_A_write_enable_reg, XD1_q_a[15]_PORT_A_read_enable_reg, , , XD1_q_a[15]_PORT_A_byte_mask_reg, , XD1_q_a[15]_clock_0, , XD1_q_a[15]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[15]_PORT_A_data_out[0];


--XD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[16]_PORT_A_data_in = UB2L35;
XD1_q_a[16]_PORT_A_data_in_reg = DFFE(XD1_q_a[16]_PORT_A_data_in, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[16]_PORT_A_address_reg = DFFE(XD1_q_a[16]_PORT_A_address, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_write_enable = !X1L2;
XD1_q_a[16]_PORT_A_write_enable_reg = DFFE(XD1_q_a[16]_PORT_A_write_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_read_enable = X1L2;
XD1_q_a[16]_PORT_A_read_enable_reg = DFFE(XD1_q_a[16]_PORT_A_read_enable, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[16]_PORT_A_byte_mask, XD1_q_a[16]_clock_0, , , XD1_q_a[16]_clock_enable_0);
XD1_q_a[16]_clock_0 = CLOCK_50;
XD1_q_a[16]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[16]_PORT_A_data_out = MEMORY(XD1_q_a[16]_PORT_A_data_in_reg, , XD1_q_a[16]_PORT_A_address_reg, , XD1_q_a[16]_PORT_A_write_enable_reg, XD1_q_a[16]_PORT_A_read_enable_reg, , , XD1_q_a[16]_PORT_A_byte_mask_reg, , XD1_q_a[16]_clock_0, , XD1_q_a[16]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[16]_PORT_A_data_out[0];


--XD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[1]_PORT_A_data_in = UB2L36;
XD1_q_a[1]_PORT_A_data_in_reg = DFFE(XD1_q_a[1]_PORT_A_data_in, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[1]_PORT_A_address_reg = DFFE(XD1_q_a[1]_PORT_A_address, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_write_enable = !X1L2;
XD1_q_a[1]_PORT_A_write_enable_reg = DFFE(XD1_q_a[1]_PORT_A_write_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_read_enable = X1L2;
XD1_q_a[1]_PORT_A_read_enable_reg = DFFE(XD1_q_a[1]_PORT_A_read_enable, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[1]_PORT_A_byte_mask, XD1_q_a[1]_clock_0, , , XD1_q_a[1]_clock_enable_0);
XD1_q_a[1]_clock_0 = CLOCK_50;
XD1_q_a[1]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[1]_PORT_A_data_out = MEMORY(XD1_q_a[1]_PORT_A_data_in_reg, , XD1_q_a[1]_PORT_A_address_reg, , XD1_q_a[1]_PORT_A_write_enable_reg, XD1_q_a[1]_PORT_A_read_enable_reg, , , XD1_q_a[1]_PORT_A_byte_mask_reg, , XD1_q_a[1]_clock_0, , XD1_q_a[1]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[1]_PORT_A_data_out[0];


--XD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[2]_PORT_A_data_in = UB2L37;
XD1_q_a[2]_PORT_A_data_in_reg = DFFE(XD1_q_a[2]_PORT_A_data_in, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[2]_PORT_A_address_reg = DFFE(XD1_q_a[2]_PORT_A_address, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_write_enable = !X1L2;
XD1_q_a[2]_PORT_A_write_enable_reg = DFFE(XD1_q_a[2]_PORT_A_write_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_read_enable = X1L2;
XD1_q_a[2]_PORT_A_read_enable_reg = DFFE(XD1_q_a[2]_PORT_A_read_enable, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[2]_PORT_A_byte_mask, XD1_q_a[2]_clock_0, , , XD1_q_a[2]_clock_enable_0);
XD1_q_a[2]_clock_0 = CLOCK_50;
XD1_q_a[2]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[2]_PORT_A_data_out = MEMORY(XD1_q_a[2]_PORT_A_data_in_reg, , XD1_q_a[2]_PORT_A_address_reg, , XD1_q_a[2]_PORT_A_write_enable_reg, XD1_q_a[2]_PORT_A_read_enable_reg, , , XD1_q_a[2]_PORT_A_byte_mask_reg, , XD1_q_a[2]_clock_0, , XD1_q_a[2]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[2]_PORT_A_data_out[0];


--XD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[3]_PORT_A_data_in = UB2L38;
XD1_q_a[3]_PORT_A_data_in_reg = DFFE(XD1_q_a[3]_PORT_A_data_in, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[3]_PORT_A_address_reg = DFFE(XD1_q_a[3]_PORT_A_address, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_write_enable = !X1L2;
XD1_q_a[3]_PORT_A_write_enable_reg = DFFE(XD1_q_a[3]_PORT_A_write_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_read_enable = X1L2;
XD1_q_a[3]_PORT_A_read_enable_reg = DFFE(XD1_q_a[3]_PORT_A_read_enable, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[3]_PORT_A_byte_mask, XD1_q_a[3]_clock_0, , , XD1_q_a[3]_clock_enable_0);
XD1_q_a[3]_clock_0 = CLOCK_50;
XD1_q_a[3]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[3]_PORT_A_data_out = MEMORY(XD1_q_a[3]_PORT_A_data_in_reg, , XD1_q_a[3]_PORT_A_address_reg, , XD1_q_a[3]_PORT_A_write_enable_reg, XD1_q_a[3]_PORT_A_read_enable_reg, , , XD1_q_a[3]_PORT_A_byte_mask_reg, , XD1_q_a[3]_clock_0, , XD1_q_a[3]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[3]_PORT_A_data_out[0];


--XD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[4]_PORT_A_data_in = UB2L39;
XD1_q_a[4]_PORT_A_data_in_reg = DFFE(XD1_q_a[4]_PORT_A_data_in, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[4]_PORT_A_address_reg = DFFE(XD1_q_a[4]_PORT_A_address, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_write_enable = !X1L2;
XD1_q_a[4]_PORT_A_write_enable_reg = DFFE(XD1_q_a[4]_PORT_A_write_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_read_enable = X1L2;
XD1_q_a[4]_PORT_A_read_enable_reg = DFFE(XD1_q_a[4]_PORT_A_read_enable, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[4]_PORT_A_byte_mask, XD1_q_a[4]_clock_0, , , XD1_q_a[4]_clock_enable_0);
XD1_q_a[4]_clock_0 = CLOCK_50;
XD1_q_a[4]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[4]_PORT_A_data_out = MEMORY(XD1_q_a[4]_PORT_A_data_in_reg, , XD1_q_a[4]_PORT_A_address_reg, , XD1_q_a[4]_PORT_A_write_enable_reg, XD1_q_a[4]_PORT_A_read_enable_reg, , , XD1_q_a[4]_PORT_A_byte_mask_reg, , XD1_q_a[4]_clock_0, , XD1_q_a[4]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[4]_PORT_A_data_out[0];


--XD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[5]_PORT_A_data_in = UB2L40;
XD1_q_a[5]_PORT_A_data_in_reg = DFFE(XD1_q_a[5]_PORT_A_data_in, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[5]_PORT_A_address_reg = DFFE(XD1_q_a[5]_PORT_A_address, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_write_enable = !X1L2;
XD1_q_a[5]_PORT_A_write_enable_reg = DFFE(XD1_q_a[5]_PORT_A_write_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_read_enable = X1L2;
XD1_q_a[5]_PORT_A_read_enable_reg = DFFE(XD1_q_a[5]_PORT_A_read_enable, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[5]_PORT_A_byte_mask, XD1_q_a[5]_clock_0, , , XD1_q_a[5]_clock_enable_0);
XD1_q_a[5]_clock_0 = CLOCK_50;
XD1_q_a[5]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[5]_PORT_A_data_out = MEMORY(XD1_q_a[5]_PORT_A_data_in_reg, , XD1_q_a[5]_PORT_A_address_reg, , XD1_q_a[5]_PORT_A_write_enable_reg, XD1_q_a[5]_PORT_A_read_enable_reg, , , XD1_q_a[5]_PORT_A_byte_mask_reg, , XD1_q_a[5]_clock_0, , XD1_q_a[5]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[5]_PORT_A_data_out[0];


--XD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[10]_PORT_A_data_in = UB2L41;
XD1_q_a[10]_PORT_A_data_in_reg = DFFE(XD1_q_a[10]_PORT_A_data_in, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[10]_PORT_A_address_reg = DFFE(XD1_q_a[10]_PORT_A_address, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_write_enable = !X1L2;
XD1_q_a[10]_PORT_A_write_enable_reg = DFFE(XD1_q_a[10]_PORT_A_write_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_read_enable = X1L2;
XD1_q_a[10]_PORT_A_read_enable_reg = DFFE(XD1_q_a[10]_PORT_A_read_enable, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[10]_PORT_A_byte_mask, XD1_q_a[10]_clock_0, , , XD1_q_a[10]_clock_enable_0);
XD1_q_a[10]_clock_0 = CLOCK_50;
XD1_q_a[10]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[10]_PORT_A_data_out = MEMORY(XD1_q_a[10]_PORT_A_data_in_reg, , XD1_q_a[10]_PORT_A_address_reg, , XD1_q_a[10]_PORT_A_write_enable_reg, XD1_q_a[10]_PORT_A_read_enable_reg, , , XD1_q_a[10]_PORT_A_byte_mask_reg, , XD1_q_a[10]_clock_0, , XD1_q_a[10]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[10]_PORT_A_data_out[0];


--RC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

RC1_F_pc[4] = DFFEAS(RC1L638, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

RC1_D_iw[27] = DFFEAS(RC1L615, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

RC1_D_iw[28] = DFFEAS(RC1L616, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

RC1_D_iw[29] = DFFEAS(RC1L617, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

RC1_D_iw[30] = DFFEAS(RC1L618, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--RC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

RC1_D_iw[31] = DFFEAS(RC1L619, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  , RC1L994,  );


--XD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[17]_PORT_A_data_in = UB2L42;
XD1_q_a[17]_PORT_A_data_in_reg = DFFE(XD1_q_a[17]_PORT_A_data_in, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[17]_PORT_A_address_reg = DFFE(XD1_q_a[17]_PORT_A_address, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_write_enable = !X1L2;
XD1_q_a[17]_PORT_A_write_enable_reg = DFFE(XD1_q_a[17]_PORT_A_write_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_read_enable = X1L2;
XD1_q_a[17]_PORT_A_read_enable_reg = DFFE(XD1_q_a[17]_PORT_A_read_enable, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[17]_PORT_A_byte_mask, XD1_q_a[17]_clock_0, , , XD1_q_a[17]_clock_enable_0);
XD1_q_a[17]_clock_0 = CLOCK_50;
XD1_q_a[17]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[17]_PORT_A_data_out = MEMORY(XD1_q_a[17]_PORT_A_data_in_reg, , XD1_q_a[17]_PORT_A_address_reg, , XD1_q_a[17]_PORT_A_write_enable_reg, XD1_q_a[17]_PORT_A_read_enable_reg, , , XD1_q_a[17]_PORT_A_byte_mask_reg, , XD1_q_a[17]_clock_0, , XD1_q_a[17]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[17]_PORT_A_data_out[0];


--XD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[19]_PORT_A_data_in = UB2L43;
XD1_q_a[19]_PORT_A_data_in_reg = DFFE(XD1_q_a[19]_PORT_A_data_in, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[19]_PORT_A_address_reg = DFFE(XD1_q_a[19]_PORT_A_address, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_write_enable = !X1L2;
XD1_q_a[19]_PORT_A_write_enable_reg = DFFE(XD1_q_a[19]_PORT_A_write_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_read_enable = X1L2;
XD1_q_a[19]_PORT_A_read_enable_reg = DFFE(XD1_q_a[19]_PORT_A_read_enable, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[19]_PORT_A_byte_mask, XD1_q_a[19]_clock_0, , , XD1_q_a[19]_clock_enable_0);
XD1_q_a[19]_clock_0 = CLOCK_50;
XD1_q_a[19]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[19]_PORT_A_data_out = MEMORY(XD1_q_a[19]_PORT_A_data_in_reg, , XD1_q_a[19]_PORT_A_address_reg, , XD1_q_a[19]_PORT_A_write_enable_reg, XD1_q_a[19]_PORT_A_read_enable_reg, , , XD1_q_a[19]_PORT_A_byte_mask_reg, , XD1_q_a[19]_clock_0, , XD1_q_a[19]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[19]_PORT_A_data_out[0];


--RC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

RC1_F_pc[8] = DFFEAS(RC1L642, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

RC1_F_pc[7] = DFFEAS(RC1L641, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

RC1_F_pc[6] = DFFEAS(RC1L640, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

RC1_F_pc[5] = DFFEAS(RC1L639, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--RC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

RC1_F_pc[3] = DFFEAS(RC1L648, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid, VCC,  ,  , RC1_R_ctrl_exception);


--XD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[9]_PORT_A_data_in = UB2L44;
XD1_q_a[9]_PORT_A_data_in_reg = DFFE(XD1_q_a[9]_PORT_A_data_in, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[9]_PORT_A_address_reg = DFFE(XD1_q_a[9]_PORT_A_address, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_write_enable = !X1L2;
XD1_q_a[9]_PORT_A_write_enable_reg = DFFE(XD1_q_a[9]_PORT_A_write_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_read_enable = X1L2;
XD1_q_a[9]_PORT_A_read_enable_reg = DFFE(XD1_q_a[9]_PORT_A_read_enable, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[9]_PORT_A_byte_mask, XD1_q_a[9]_clock_0, , , XD1_q_a[9]_clock_enable_0);
XD1_q_a[9]_clock_0 = CLOCK_50;
XD1_q_a[9]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[9]_PORT_A_data_out = MEMORY(XD1_q_a[9]_PORT_A_data_in_reg, , XD1_q_a[9]_PORT_A_address_reg, , XD1_q_a[9]_PORT_A_write_enable_reg, XD1_q_a[9]_PORT_A_read_enable_reg, , , XD1_q_a[9]_PORT_A_byte_mask_reg, , XD1_q_a[9]_clock_0, , XD1_q_a[9]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[9]_PORT_A_data_out[0];


--RC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

RC1_F_pc[2] = DFFEAS(RC1L637, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = UB2L45;
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = !X1L2;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = X1L2;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = UB2_src_data[33];
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = CLOCK_50;
XD1_q_a[8]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];


--XD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[18]_PORT_A_data_in = UB2L46;
XD1_q_a[18]_PORT_A_data_in_reg = DFFE(XD1_q_a[18]_PORT_A_data_in, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[18]_PORT_A_address_reg = DFFE(XD1_q_a[18]_PORT_A_address, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_write_enable = !X1L2;
XD1_q_a[18]_PORT_A_write_enable_reg = DFFE(XD1_q_a[18]_PORT_A_write_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_read_enable = X1L2;
XD1_q_a[18]_PORT_A_read_enable_reg = DFFE(XD1_q_a[18]_PORT_A_read_enable, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[18]_PORT_A_byte_mask, XD1_q_a[18]_clock_0, , , XD1_q_a[18]_clock_enable_0);
XD1_q_a[18]_clock_0 = CLOCK_50;
XD1_q_a[18]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[18]_PORT_A_data_out = MEMORY(XD1_q_a[18]_PORT_A_data_in_reg, , XD1_q_a[18]_PORT_A_address_reg, , XD1_q_a[18]_PORT_A_write_enable_reg, XD1_q_a[18]_PORT_A_read_enable_reg, , , XD1_q_a[18]_PORT_A_byte_mask_reg, , XD1_q_a[18]_clock_0, , XD1_q_a[18]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[18]_PORT_A_data_out[0];


--RC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

RC1_E_shift_rot_result[17] = DFFEAS(RC1L446, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[17],  ,  , RC1_E_new_inst);


--XD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[21]_PORT_A_data_in = UB2L47;
XD1_q_a[21]_PORT_A_data_in_reg = DFFE(XD1_q_a[21]_PORT_A_data_in, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[21]_PORT_A_address_reg = DFFE(XD1_q_a[21]_PORT_A_address, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_write_enable = !X1L2;
XD1_q_a[21]_PORT_A_write_enable_reg = DFFE(XD1_q_a[21]_PORT_A_write_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_read_enable = X1L2;
XD1_q_a[21]_PORT_A_read_enable_reg = DFFE(XD1_q_a[21]_PORT_A_read_enable, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[21]_PORT_A_byte_mask, XD1_q_a[21]_clock_0, , , XD1_q_a[21]_clock_enable_0);
XD1_q_a[21]_clock_0 = CLOCK_50;
XD1_q_a[21]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[21]_PORT_A_data_out = MEMORY(XD1_q_a[21]_PORT_A_data_in_reg, , XD1_q_a[21]_PORT_A_address_reg, , XD1_q_a[21]_PORT_A_write_enable_reg, XD1_q_a[21]_PORT_A_read_enable_reg, , , XD1_q_a[21]_PORT_A_byte_mask_reg, , XD1_q_a[21]_clock_0, , XD1_q_a[21]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[21]_PORT_A_data_out[0];


--XD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[20]_PORT_A_data_in = UB2L48;
XD1_q_a[20]_PORT_A_data_in_reg = DFFE(XD1_q_a[20]_PORT_A_data_in, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[20]_PORT_A_address_reg = DFFE(XD1_q_a[20]_PORT_A_address, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_write_enable = !X1L2;
XD1_q_a[20]_PORT_A_write_enable_reg = DFFE(XD1_q_a[20]_PORT_A_write_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_read_enable = X1L2;
XD1_q_a[20]_PORT_A_read_enable_reg = DFFE(XD1_q_a[20]_PORT_A_read_enable, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_PORT_A_byte_mask = UB2_src_data[34];
XD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[20]_PORT_A_byte_mask, XD1_q_a[20]_clock_0, , , XD1_q_a[20]_clock_enable_0);
XD1_q_a[20]_clock_0 = CLOCK_50;
XD1_q_a[20]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[20]_PORT_A_data_out = MEMORY(XD1_q_a[20]_PORT_A_data_in_reg, , XD1_q_a[20]_PORT_A_address_reg, , XD1_q_a[20]_PORT_A_write_enable_reg, XD1_q_a[20]_PORT_A_read_enable_reg, , , XD1_q_a[20]_PORT_A_byte_mask_reg, , XD1_q_a[20]_clock_0, , XD1_q_a[20]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[20]_PORT_A_data_out[0];


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
KD1L2_adder_eqn = ( KD1_MonAReg[10] ) + ( VCC ) + ( KD1L8 );
KD1L2 = SUM(KD1L2_adder_eqn);


--RC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

RC1_F_pc[1] = DFFEAS(RC1L636, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[7]_PORT_A_data_in = UB2L49;
XD1_q_a[7]_PORT_A_data_in_reg = DFFE(XD1_q_a[7]_PORT_A_data_in, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[7]_PORT_A_address_reg = DFFE(XD1_q_a[7]_PORT_A_address, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_write_enable = !X1L2;
XD1_q_a[7]_PORT_A_write_enable_reg = DFFE(XD1_q_a[7]_PORT_A_write_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_read_enable = X1L2;
XD1_q_a[7]_PORT_A_read_enable_reg = DFFE(XD1_q_a[7]_PORT_A_read_enable, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[7]_PORT_A_byte_mask, XD1_q_a[7]_clock_0, , , XD1_q_a[7]_clock_enable_0);
XD1_q_a[7]_clock_0 = CLOCK_50;
XD1_q_a[7]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[7]_PORT_A_data_out = MEMORY(XD1_q_a[7]_PORT_A_data_in_reg, , XD1_q_a[7]_PORT_A_address_reg, , XD1_q_a[7]_PORT_A_write_enable_reg, XD1_q_a[7]_PORT_A_read_enable_reg, , , XD1_q_a[7]_PORT_A_byte_mask_reg, , XD1_q_a[7]_clock_0, , XD1_q_a[7]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[7]_PORT_A_data_out[0];


--RC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

RC1_F_pc[0] = DFFEAS(RC1L635, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  , RC1_R_ctrl_exception,  );


--XD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[6]_PORT_A_data_in = UB2L50;
XD1_q_a[6]_PORT_A_data_in_reg = DFFE(XD1_q_a[6]_PORT_A_data_in, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[6]_PORT_A_address_reg = DFFE(XD1_q_a[6]_PORT_A_address, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_write_enable = !X1L2;
XD1_q_a[6]_PORT_A_write_enable_reg = DFFE(XD1_q_a[6]_PORT_A_write_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_read_enable = X1L2;
XD1_q_a[6]_PORT_A_read_enable_reg = DFFE(XD1_q_a[6]_PORT_A_read_enable, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_PORT_A_byte_mask = UB2_src_data[32];
XD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[6]_PORT_A_byte_mask, XD1_q_a[6]_clock_0, , , XD1_q_a[6]_clock_enable_0);
XD1_q_a[6]_clock_0 = CLOCK_50;
XD1_q_a[6]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[6]_PORT_A_data_out = MEMORY(XD1_q_a[6]_PORT_A_data_in_reg, , XD1_q_a[6]_PORT_A_address_reg, , XD1_q_a[6]_PORT_A_write_enable_reg, XD1_q_a[6]_PORT_A_read_enable_reg, , , XD1_q_a[6]_PORT_A_byte_mask_reg, , XD1_q_a[6]_clock_0, , XD1_q_a[6]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[6]_PORT_A_data_out[0];


--XB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

XB1_av_readdata_pre[1] = DFFEAS(S1_ien_AE, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[1],  ,  , S1_read_0);


--XB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[1]
--register power-up is low

XB2_av_readdata_pre[1] = DFFEAS(YD1_ram_block1a1, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L3Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

XB1_av_readdata_pre[2] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[2],  ,  , S1_read_0);


--XB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[2]
--register power-up is low

XB2_av_readdata_pre[2] = DFFEAS(YD1_ram_block1a2, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L4Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

XB1_av_readdata_pre[3] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[3],  ,  , S1_read_0);


--XB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[3]
--register power-up is low

XB2_av_readdata_pre[3] = DFFEAS(YD1_ram_block1a3, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L5Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

XB1_av_readdata_pre[4] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[4],  ,  , S1_read_0);


--XB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[4]
--register power-up is low

XB2_av_readdata_pre[4] = DFFEAS(YD1_ram_block1a4, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L6Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

XB1_av_readdata_pre[5] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[5],  ,  , S1_read_0);


--XB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[5]
--register power-up is low

XB2_av_readdata_pre[5] = DFFEAS(YD1_ram_block1a5, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L7Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

XB1_av_readdata_pre[6] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[6],  ,  , S1_read_0);


--XB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[6]
--register power-up is low

XB2_av_readdata_pre[6] = DFFEAS(YD1_ram_block1a6, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L8Q,  ,  , !Y1L1Q);


--XB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

XB1_av_readdata_pre[7] = DFFEAS(A1L197, CLOCK_50, !CE1_r_sync_rst,  ,  , MB2_q_b[7],  ,  , S1_read_0);


--XB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[7]
--register power-up is low

XB2_av_readdata_pre[7] = DFFEAS(YD1_ram_block1a7, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L9Q,  ,  , !Y1L1Q);


--cntr[22] is cntr[22]
--register power-up is low

cntr[22] = DFFEAS(A1L10, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--MB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[7]_PORT_A_data_in = RC1_d_writedata[7];
MB1_q_b[7]_PORT_A_data_in_reg = DFFE(MB1_q_b[7]_PORT_A_data_in, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[7]_PORT_A_address_reg = DFFE(MB1_q_b[7]_PORT_A_address, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[7]_PORT_B_address_reg = DFFE(MB1_q_b[7]_PORT_B_address, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[7]_PORT_A_write_enable_reg = DFFE(MB1_q_b[7]_PORT_A_write_enable, MB1_q_b[7]_clock_0, , , );
MB1_q_b[7]_PORT_B_read_enable = VCC;
MB1_q_b[7]_PORT_B_read_enable_reg = DFFE(MB1_q_b[7]_PORT_B_read_enable, MB1_q_b[7]_clock_1, , , MB1_q_b[7]_clock_enable_1);
MB1_q_b[7]_clock_0 = CLOCK_50;
MB1_q_b[7]_clock_1 = CLOCK_50;
MB1_q_b[7]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[7]_clock_enable_1 = S1L83;
MB1_q_b[7]_PORT_B_data_out = MEMORY(MB1_q_b[7]_PORT_A_data_in_reg, , MB1_q_b[7]_PORT_A_address_reg, MB1_q_b[7]_PORT_B_address_reg, MB1_q_b[7]_PORT_A_write_enable_reg, , , MB1_q_b[7]_PORT_B_read_enable_reg, , , MB1_q_b[7]_clock_0, MB1_q_b[7]_clock_1, MB1_q_b[7]_clock_enable_0, MB1_q_b[7]_clock_enable_1, , , , );
MB1_q_b[7] = MB1_q_b[7]_PORT_B_data_out[0];


--CB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

CB1_count[7] = AMPP_FUNCTION(A1L136, CB1_count[6], !A1L128, !A1L134, CB1L57);


--ND1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

ND1_sr[4] = DFFEAS(ND1L60, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

AD1_break_readreg[2] = DFFEAS(MD1_jdo[2], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

KD1_MonDReg[2] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , KD1L50, WD1_q_a[2],  , KD1L61, !MD1_take_action_ocimem_b);


--WD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[1]_PORT_A_data_in = KD1L129;
WD1_q_a[1]_PORT_A_data_in_reg = DFFE(WD1_q_a[1]_PORT_A_data_in, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[1]_PORT_A_address_reg = DFFE(WD1_q_a[1]_PORT_A_address, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_write_enable = KD1L160;
WD1_q_a[1]_PORT_A_write_enable_reg = DFFE(WD1_q_a[1]_PORT_A_write_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_read_enable = !KD1L160;
WD1_q_a[1]_PORT_A_read_enable_reg = DFFE(WD1_q_a[1]_PORT_A_read_enable, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_PORT_A_byte_mask = KD1L123;
WD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[1]_PORT_A_byte_mask, WD1_q_a[1]_clock_0, , , WD1_q_a[1]_clock_enable_0);
WD1_q_a[1]_clock_0 = CLOCK_50;
WD1_q_a[1]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[1]_PORT_A_data_out = MEMORY(WD1_q_a[1]_PORT_A_data_in_reg, , WD1_q_a[1]_PORT_A_address_reg, , WD1_q_a[1]_PORT_A_write_enable_reg, WD1_q_a[1]_PORT_A_read_enable_reg, , , WD1_q_a[1]_PORT_A_byte_mask_reg, , WD1_q_a[1]_clock_0, , WD1_q_a[1]_clock_enable_0, , , , , );
WD1_q_a[1] = WD1_q_a[1]_PORT_A_data_out[0];


--KD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

KD1_MonAReg[2] = DFFEAS(KD1L11, CLOCK_50,  ,  , MD1L49, MD1_jdo[26],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

KD1_MonAReg[3] = DFFEAS(KD1L15, CLOCK_50,  ,  , MD1L49, MD1_jdo[27],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

KD1_MonAReg[4] = DFFEAS(KD1L19, CLOCK_50,  ,  , MD1L49, MD1_jdo[28],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

KD1_MonAReg[5] = DFFEAS(KD1L23, CLOCK_50,  ,  , MD1L49, MD1_jdo[29],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

KD1_MonAReg[6] = DFFEAS(KD1L27, CLOCK_50,  ,  , MD1L49, MD1_jdo[30],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

KD1_MonAReg[7] = DFFEAS(KD1L31, CLOCK_50,  ,  , MD1L49, MD1_jdo[31],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

KD1_MonAReg[8] = DFFEAS(KD1L35, CLOCK_50,  ,  , MD1L49, MD1_jdo[32],  ,  , MD1_take_action_ocimem_a);


--KD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

KD1_MonAReg[9] = DFFEAS(KD1L7, CLOCK_50,  ,  , MD1L49, MD1_jdo[33],  ,  , MD1_take_action_ocimem_a);


--MB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[0]_PORT_A_data_in = CB1_wdata[0];
MB2_q_b[0]_PORT_A_data_in_reg = DFFE(MB2_q_b[0]_PORT_A_data_in, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[0]_PORT_A_address_reg = DFFE(MB2_q_b[0]_PORT_A_address, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[0]_PORT_B_address_reg = DFFE(MB2_q_b[0]_PORT_B_address, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[0]_PORT_A_write_enable_reg = DFFE(MB2_q_b[0]_PORT_A_write_enable, MB2_q_b[0]_clock_0, , , );
MB2_q_b[0]_PORT_B_read_enable = VCC;
MB2_q_b[0]_PORT_B_read_enable_reg = DFFE(MB2_q_b[0]_PORT_B_read_enable, MB2_q_b[0]_clock_1, , , MB2_q_b[0]_clock_enable_1);
MB2_q_b[0]_clock_0 = CLOCK_50;
MB2_q_b[0]_clock_1 = CLOCK_50;
MB2_q_b[0]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[0]_clock_enable_1 = S1L73;
MB2_q_b[0]_PORT_B_data_out = MEMORY(MB2_q_b[0]_PORT_A_data_in_reg, , MB2_q_b[0]_PORT_A_address_reg, MB2_q_b[0]_PORT_B_address_reg, MB2_q_b[0]_PORT_A_write_enable_reg, , , MB2_q_b[0]_PORT_B_read_enable_reg, , , MB2_q_b[0]_clock_0, MB2_q_b[0]_clock_1, MB2_q_b[0]_clock_enable_0, MB2_q_b[0]_clock_enable_1, , , , );
MB2_q_b[0] = MB2_q_b[0]_PORT_B_data_out[0];


--YD1_ram_block1a0 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a0_PORT_A_data_in = RC1_d_writedata[0];
YD1_ram_block1a0_PORT_A_data_in_reg = DFFE(YD1_ram_block1a0_PORT_A_data_in, YD1_ram_block1a0_clock_0, , , );
YD1_ram_block1a0_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a0_PORT_A_address_reg = DFFE(YD1_ram_block1a0_PORT_A_address, YD1_ram_block1a0_clock_0, , , );
YD1_ram_block1a0_PORT_A_write_enable = Y1L10;
YD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a0_PORT_A_write_enable, YD1_ram_block1a0_clock_0, , , );
YD1_ram_block1a0_PORT_A_read_enable = VCC;
YD1_ram_block1a0_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a0_PORT_A_read_enable, YD1_ram_block1a0_clock_0, , , );
YD1_ram_block1a0_clock_0 = CLOCK_50;
YD1_ram_block1a0_PORT_A_data_out = MEMORY(YD1_ram_block1a0_PORT_A_data_in_reg, , YD1_ram_block1a0_PORT_A_address_reg, , YD1_ram_block1a0_PORT_A_write_enable_reg, YD1_ram_block1a0_PORT_A_read_enable_reg, , , , , YD1_ram_block1a0_clock_0, , , , , , , );
YD1_ram_block1a0 = YD1_ram_block1a0_PORT_A_data_out[0];


--XB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[8]
--register power-up is low

XB2_av_readdata_pre[8] = DFFEAS(ZD1_ram_block1a0, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L13Q,  ,  , !Y1L12Q);


--RC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
RC1L126_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_alu_sub $ (RC1_E_src2[31])) ) + ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( RC1L135 );
RC1L126 = SUM(RC1L126_adder_eqn);

--RC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
RC1L127_adder_eqn = ( !RC1_E_invert_arith_src_msb $ (!RC1_E_alu_sub $ (RC1_E_src2[31])) ) + ( !RC1_E_invert_arith_src_msb $ (!RC1_E_src1[31]) ) + ( RC1L135 );
RC1L127 = CARRY(RC1L127_adder_eqn);


--XC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[16]_PORT_A_data_in = RC1L812;
XC2_q_b[16]_PORT_A_data_in_reg = DFFE(XC2_q_b[16]_PORT_A_data_in, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[16]_PORT_A_address_reg = DFFE(XC2_q_b[16]_PORT_A_address, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[16]_PORT_B_address_reg = DFFE(XC2_q_b[16]_PORT_B_address, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[16]_PORT_A_write_enable_reg = DFFE(XC2_q_b[16]_PORT_A_write_enable, XC2_q_b[16]_clock_0, , , );
XC2_q_b[16]_PORT_B_read_enable = VCC;
XC2_q_b[16]_PORT_B_read_enable_reg = DFFE(XC2_q_b[16]_PORT_B_read_enable, XC2_q_b[16]_clock_1, , , );
XC2_q_b[16]_clock_0 = CLOCK_50;
XC2_q_b[16]_clock_1 = CLOCK_50;
XC2_q_b[16]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[16]_PORT_B_data_out = MEMORY(XC2_q_b[16]_PORT_A_data_in_reg, , XC2_q_b[16]_PORT_A_address_reg, XC2_q_b[16]_PORT_B_address_reg, XC2_q_b[16]_PORT_A_write_enable_reg, , , XC2_q_b[16]_PORT_B_read_enable_reg, , , XC2_q_b[16]_clock_0, XC2_q_b[16]_clock_1, XC2_q_b[16]_clock_enable_0, , , , , );
XC2_q_b[16] = XC2_q_b[16]_PORT_B_data_out[0];


--XC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[16]_PORT_A_data_in = RC1L812;
XC1_q_b[16]_PORT_A_data_in_reg = DFFE(XC1_q_b[16]_PORT_A_data_in, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[16]_PORT_A_address_reg = DFFE(XC1_q_b[16]_PORT_A_address, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[16]_PORT_B_address_reg = DFFE(XC1_q_b[16]_PORT_B_address, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[16]_PORT_A_write_enable_reg = DFFE(XC1_q_b[16]_PORT_A_write_enable, XC1_q_b[16]_clock_0, , , );
XC1_q_b[16]_PORT_B_read_enable = VCC;
XC1_q_b[16]_PORT_B_read_enable_reg = DFFE(XC1_q_b[16]_PORT_B_read_enable, XC1_q_b[16]_clock_1, , , );
XC1_q_b[16]_clock_0 = CLOCK_50;
XC1_q_b[16]_clock_1 = CLOCK_50;
XC1_q_b[16]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[16]_PORT_B_data_out = MEMORY(XC1_q_b[16]_PORT_A_data_in_reg, , XC1_q_b[16]_PORT_A_address_reg, XC1_q_b[16]_PORT_B_address_reg, XC1_q_b[16]_PORT_A_write_enable_reg, , , XC1_q_b[16]_PORT_B_read_enable_reg, , , XC1_q_b[16]_clock_0, XC1_q_b[16]_clock_1, XC1_q_b[16]_clock_enable_0, , , , , );
XC1_q_b[16] = XC1_q_b[16]_PORT_B_data_out[0];


--XC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[1]_PORT_A_data_in = RC1L797;
XC1_q_b[1]_PORT_A_data_in_reg = DFFE(XC1_q_b[1]_PORT_A_data_in, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[1]_PORT_A_address_reg = DFFE(XC1_q_b[1]_PORT_A_address, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[1]_PORT_B_address_reg = DFFE(XC1_q_b[1]_PORT_B_address, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[1]_PORT_A_write_enable_reg = DFFE(XC1_q_b[1]_PORT_A_write_enable, XC1_q_b[1]_clock_0, , , );
XC1_q_b[1]_PORT_B_read_enable = VCC;
XC1_q_b[1]_PORT_B_read_enable_reg = DFFE(XC1_q_b[1]_PORT_B_read_enable, XC1_q_b[1]_clock_1, , , );
XC1_q_b[1]_clock_0 = CLOCK_50;
XC1_q_b[1]_clock_1 = CLOCK_50;
XC1_q_b[1]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[1]_PORT_B_data_out = MEMORY(XC1_q_b[1]_PORT_A_data_in_reg, , XC1_q_b[1]_PORT_A_address_reg, XC1_q_b[1]_PORT_B_address_reg, XC1_q_b[1]_PORT_A_write_enable_reg, , , XC1_q_b[1]_PORT_B_read_enable_reg, , , XC1_q_b[1]_clock_0, XC1_q_b[1]_clock_1, XC1_q_b[1]_clock_enable_0, , , , , );
XC1_q_b[1] = XC1_q_b[1]_PORT_B_data_out[0];


--XC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[22]_PORT_A_data_in = RC1L818;
XC2_q_b[22]_PORT_A_data_in_reg = DFFE(XC2_q_b[22]_PORT_A_data_in, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[22]_PORT_A_address_reg = DFFE(XC2_q_b[22]_PORT_A_address, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[22]_PORT_B_address_reg = DFFE(XC2_q_b[22]_PORT_B_address, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[22]_PORT_A_write_enable_reg = DFFE(XC2_q_b[22]_PORT_A_write_enable, XC2_q_b[22]_clock_0, , , );
XC2_q_b[22]_PORT_B_read_enable = VCC;
XC2_q_b[22]_PORT_B_read_enable_reg = DFFE(XC2_q_b[22]_PORT_B_read_enable, XC2_q_b[22]_clock_1, , , );
XC2_q_b[22]_clock_0 = CLOCK_50;
XC2_q_b[22]_clock_1 = CLOCK_50;
XC2_q_b[22]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[22]_PORT_B_data_out = MEMORY(XC2_q_b[22]_PORT_A_data_in_reg, , XC2_q_b[22]_PORT_A_address_reg, XC2_q_b[22]_PORT_B_address_reg, XC2_q_b[22]_PORT_A_write_enable_reg, , , XC2_q_b[22]_PORT_B_read_enable_reg, , , XC2_q_b[22]_clock_0, XC2_q_b[22]_clock_1, XC2_q_b[22]_clock_enable_0, , , , , );
XC2_q_b[22] = XC2_q_b[22]_PORT_B_data_out[0];


--XC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[22]_PORT_A_data_in = RC1L818;
XC1_q_b[22]_PORT_A_data_in_reg = DFFE(XC1_q_b[22]_PORT_A_data_in, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[22]_PORT_A_address_reg = DFFE(XC1_q_b[22]_PORT_A_address, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[22]_PORT_B_address_reg = DFFE(XC1_q_b[22]_PORT_B_address, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[22]_PORT_A_write_enable_reg = DFFE(XC1_q_b[22]_PORT_A_write_enable, XC1_q_b[22]_clock_0, , , );
XC1_q_b[22]_PORT_B_read_enable = VCC;
XC1_q_b[22]_PORT_B_read_enable_reg = DFFE(XC1_q_b[22]_PORT_B_read_enable, XC1_q_b[22]_clock_1, , , );
XC1_q_b[22]_clock_0 = CLOCK_50;
XC1_q_b[22]_clock_1 = CLOCK_50;
XC1_q_b[22]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[22]_PORT_B_data_out = MEMORY(XC1_q_b[22]_PORT_A_data_in_reg, , XC1_q_b[22]_PORT_A_address_reg, XC1_q_b[22]_PORT_B_address_reg, XC1_q_b[22]_PORT_A_write_enable_reg, , , XC1_q_b[22]_PORT_B_read_enable_reg, , , XC1_q_b[22]_clock_0, XC1_q_b[22]_clock_1, XC1_q_b[22]_clock_enable_0, , , , , );
XC1_q_b[22] = XC1_q_b[22]_PORT_B_data_out[0];


--XC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[21]_PORT_A_data_in = RC1L817;
XC2_q_b[21]_PORT_A_data_in_reg = DFFE(XC2_q_b[21]_PORT_A_data_in, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[21]_PORT_A_address_reg = DFFE(XC2_q_b[21]_PORT_A_address, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[21]_PORT_B_address_reg = DFFE(XC2_q_b[21]_PORT_B_address, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[21]_PORT_A_write_enable_reg = DFFE(XC2_q_b[21]_PORT_A_write_enable, XC2_q_b[21]_clock_0, , , );
XC2_q_b[21]_PORT_B_read_enable = VCC;
XC2_q_b[21]_PORT_B_read_enable_reg = DFFE(XC2_q_b[21]_PORT_B_read_enable, XC2_q_b[21]_clock_1, , , );
XC2_q_b[21]_clock_0 = CLOCK_50;
XC2_q_b[21]_clock_1 = CLOCK_50;
XC2_q_b[21]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[21]_PORT_B_data_out = MEMORY(XC2_q_b[21]_PORT_A_data_in_reg, , XC2_q_b[21]_PORT_A_address_reg, XC2_q_b[21]_PORT_B_address_reg, XC2_q_b[21]_PORT_A_write_enable_reg, , , XC2_q_b[21]_PORT_B_read_enable_reg, , , XC2_q_b[21]_clock_0, XC2_q_b[21]_clock_1, XC2_q_b[21]_clock_enable_0, , , , , );
XC2_q_b[21] = XC2_q_b[21]_PORT_B_data_out[0];


--XC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[21]_PORT_A_data_in = RC1L817;
XC1_q_b[21]_PORT_A_data_in_reg = DFFE(XC1_q_b[21]_PORT_A_data_in, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[21]_PORT_A_address_reg = DFFE(XC1_q_b[21]_PORT_A_address, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[21]_PORT_B_address_reg = DFFE(XC1_q_b[21]_PORT_B_address, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[21]_PORT_A_write_enable_reg = DFFE(XC1_q_b[21]_PORT_A_write_enable, XC1_q_b[21]_clock_0, , , );
XC1_q_b[21]_PORT_B_read_enable = VCC;
XC1_q_b[21]_PORT_B_read_enable_reg = DFFE(XC1_q_b[21]_PORT_B_read_enable, XC1_q_b[21]_clock_1, , , );
XC1_q_b[21]_clock_0 = CLOCK_50;
XC1_q_b[21]_clock_1 = CLOCK_50;
XC1_q_b[21]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[21]_PORT_B_data_out = MEMORY(XC1_q_b[21]_PORT_A_data_in_reg, , XC1_q_b[21]_PORT_A_address_reg, XC1_q_b[21]_PORT_B_address_reg, XC1_q_b[21]_PORT_A_write_enable_reg, , , XC1_q_b[21]_PORT_B_read_enable_reg, , , XC1_q_b[21]_clock_0, XC1_q_b[21]_clock_1, XC1_q_b[21]_clock_enable_0, , , , , );
XC1_q_b[21] = XC1_q_b[21]_PORT_B_data_out[0];


--XC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[20]_PORT_A_data_in = RC1L816;
XC2_q_b[20]_PORT_A_data_in_reg = DFFE(XC2_q_b[20]_PORT_A_data_in, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[20]_PORT_A_address_reg = DFFE(XC2_q_b[20]_PORT_A_address, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[20]_PORT_B_address_reg = DFFE(XC2_q_b[20]_PORT_B_address, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[20]_PORT_A_write_enable_reg = DFFE(XC2_q_b[20]_PORT_A_write_enable, XC2_q_b[20]_clock_0, , , );
XC2_q_b[20]_PORT_B_read_enable = VCC;
XC2_q_b[20]_PORT_B_read_enable_reg = DFFE(XC2_q_b[20]_PORT_B_read_enable, XC2_q_b[20]_clock_1, , , );
XC2_q_b[20]_clock_0 = CLOCK_50;
XC2_q_b[20]_clock_1 = CLOCK_50;
XC2_q_b[20]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[20]_PORT_B_data_out = MEMORY(XC2_q_b[20]_PORT_A_data_in_reg, , XC2_q_b[20]_PORT_A_address_reg, XC2_q_b[20]_PORT_B_address_reg, XC2_q_b[20]_PORT_A_write_enable_reg, , , XC2_q_b[20]_PORT_B_read_enable_reg, , , XC2_q_b[20]_clock_0, XC2_q_b[20]_clock_1, XC2_q_b[20]_clock_enable_0, , , , , );
XC2_q_b[20] = XC2_q_b[20]_PORT_B_data_out[0];


--XC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[20]_PORT_A_data_in = RC1L816;
XC1_q_b[20]_PORT_A_data_in_reg = DFFE(XC1_q_b[20]_PORT_A_data_in, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[20]_PORT_A_address_reg = DFFE(XC1_q_b[20]_PORT_A_address, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[20]_PORT_B_address_reg = DFFE(XC1_q_b[20]_PORT_B_address, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[20]_PORT_A_write_enable_reg = DFFE(XC1_q_b[20]_PORT_A_write_enable, XC1_q_b[20]_clock_0, , , );
XC1_q_b[20]_PORT_B_read_enable = VCC;
XC1_q_b[20]_PORT_B_read_enable_reg = DFFE(XC1_q_b[20]_PORT_B_read_enable, XC1_q_b[20]_clock_1, , , );
XC1_q_b[20]_clock_0 = CLOCK_50;
XC1_q_b[20]_clock_1 = CLOCK_50;
XC1_q_b[20]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[20]_PORT_B_data_out = MEMORY(XC1_q_b[20]_PORT_A_data_in_reg, , XC1_q_b[20]_PORT_A_address_reg, XC1_q_b[20]_PORT_B_address_reg, XC1_q_b[20]_PORT_A_write_enable_reg, , , XC1_q_b[20]_PORT_B_read_enable_reg, , , XC1_q_b[20]_clock_0, XC1_q_b[20]_clock_1, XC1_q_b[20]_clock_enable_0, , , , , );
XC1_q_b[20] = XC1_q_b[20]_PORT_B_data_out[0];


--XC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[19]_PORT_A_data_in = RC1L815;
XC2_q_b[19]_PORT_A_data_in_reg = DFFE(XC2_q_b[19]_PORT_A_data_in, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[19]_PORT_A_address_reg = DFFE(XC2_q_b[19]_PORT_A_address, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[19]_PORT_B_address_reg = DFFE(XC2_q_b[19]_PORT_B_address, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[19]_PORT_A_write_enable_reg = DFFE(XC2_q_b[19]_PORT_A_write_enable, XC2_q_b[19]_clock_0, , , );
XC2_q_b[19]_PORT_B_read_enable = VCC;
XC2_q_b[19]_PORT_B_read_enable_reg = DFFE(XC2_q_b[19]_PORT_B_read_enable, XC2_q_b[19]_clock_1, , , );
XC2_q_b[19]_clock_0 = CLOCK_50;
XC2_q_b[19]_clock_1 = CLOCK_50;
XC2_q_b[19]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[19]_PORT_B_data_out = MEMORY(XC2_q_b[19]_PORT_A_data_in_reg, , XC2_q_b[19]_PORT_A_address_reg, XC2_q_b[19]_PORT_B_address_reg, XC2_q_b[19]_PORT_A_write_enable_reg, , , XC2_q_b[19]_PORT_B_read_enable_reg, , , XC2_q_b[19]_clock_0, XC2_q_b[19]_clock_1, XC2_q_b[19]_clock_enable_0, , , , , );
XC2_q_b[19] = XC2_q_b[19]_PORT_B_data_out[0];


--XC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[19]_PORT_A_data_in = RC1L815;
XC1_q_b[19]_PORT_A_data_in_reg = DFFE(XC1_q_b[19]_PORT_A_data_in, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[19]_PORT_A_address_reg = DFFE(XC1_q_b[19]_PORT_A_address, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[19]_PORT_B_address_reg = DFFE(XC1_q_b[19]_PORT_B_address, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[19]_PORT_A_write_enable_reg = DFFE(XC1_q_b[19]_PORT_A_write_enable, XC1_q_b[19]_clock_0, , , );
XC1_q_b[19]_PORT_B_read_enable = VCC;
XC1_q_b[19]_PORT_B_read_enable_reg = DFFE(XC1_q_b[19]_PORT_B_read_enable, XC1_q_b[19]_clock_1, , , );
XC1_q_b[19]_clock_0 = CLOCK_50;
XC1_q_b[19]_clock_1 = CLOCK_50;
XC1_q_b[19]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[19]_PORT_B_data_out = MEMORY(XC1_q_b[19]_PORT_A_data_in_reg, , XC1_q_b[19]_PORT_A_address_reg, XC1_q_b[19]_PORT_B_address_reg, XC1_q_b[19]_PORT_A_write_enable_reg, , , XC1_q_b[19]_PORT_B_read_enable_reg, , , XC1_q_b[19]_clock_0, XC1_q_b[19]_clock_1, XC1_q_b[19]_clock_enable_0, , , , , );
XC1_q_b[19] = XC1_q_b[19]_PORT_B_data_out[0];


--XC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[18]_PORT_A_data_in = RC1L814;
XC2_q_b[18]_PORT_A_data_in_reg = DFFE(XC2_q_b[18]_PORT_A_data_in, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[18]_PORT_A_address_reg = DFFE(XC2_q_b[18]_PORT_A_address, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[18]_PORT_B_address_reg = DFFE(XC2_q_b[18]_PORT_B_address, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[18]_PORT_A_write_enable_reg = DFFE(XC2_q_b[18]_PORT_A_write_enable, XC2_q_b[18]_clock_0, , , );
XC2_q_b[18]_PORT_B_read_enable = VCC;
XC2_q_b[18]_PORT_B_read_enable_reg = DFFE(XC2_q_b[18]_PORT_B_read_enable, XC2_q_b[18]_clock_1, , , );
XC2_q_b[18]_clock_0 = CLOCK_50;
XC2_q_b[18]_clock_1 = CLOCK_50;
XC2_q_b[18]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[18]_PORT_B_data_out = MEMORY(XC2_q_b[18]_PORT_A_data_in_reg, , XC2_q_b[18]_PORT_A_address_reg, XC2_q_b[18]_PORT_B_address_reg, XC2_q_b[18]_PORT_A_write_enable_reg, , , XC2_q_b[18]_PORT_B_read_enable_reg, , , XC2_q_b[18]_clock_0, XC2_q_b[18]_clock_1, XC2_q_b[18]_clock_enable_0, , , , , );
XC2_q_b[18] = XC2_q_b[18]_PORT_B_data_out[0];


--XC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[18]_PORT_A_data_in = RC1L814;
XC1_q_b[18]_PORT_A_data_in_reg = DFFE(XC1_q_b[18]_PORT_A_data_in, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[18]_PORT_A_address_reg = DFFE(XC1_q_b[18]_PORT_A_address, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[18]_PORT_B_address_reg = DFFE(XC1_q_b[18]_PORT_B_address, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[18]_PORT_A_write_enable_reg = DFFE(XC1_q_b[18]_PORT_A_write_enable, XC1_q_b[18]_clock_0, , , );
XC1_q_b[18]_PORT_B_read_enable = VCC;
XC1_q_b[18]_PORT_B_read_enable_reg = DFFE(XC1_q_b[18]_PORT_B_read_enable, XC1_q_b[18]_clock_1, , , );
XC1_q_b[18]_clock_0 = CLOCK_50;
XC1_q_b[18]_clock_1 = CLOCK_50;
XC1_q_b[18]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[18]_PORT_B_data_out = MEMORY(XC1_q_b[18]_PORT_A_data_in_reg, , XC1_q_b[18]_PORT_A_address_reg, XC1_q_b[18]_PORT_B_address_reg, XC1_q_b[18]_PORT_A_write_enable_reg, , , XC1_q_b[18]_PORT_B_read_enable_reg, , , XC1_q_b[18]_clock_0, XC1_q_b[18]_clock_1, XC1_q_b[18]_clock_enable_0, , , , , );
XC1_q_b[18] = XC1_q_b[18]_PORT_B_data_out[0];


--XC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[17]_PORT_A_data_in = RC1L813;
XC2_q_b[17]_PORT_A_data_in_reg = DFFE(XC2_q_b[17]_PORT_A_data_in, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[17]_PORT_A_address_reg = DFFE(XC2_q_b[17]_PORT_A_address, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[17]_PORT_B_address_reg = DFFE(XC2_q_b[17]_PORT_B_address, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[17]_PORT_A_write_enable_reg = DFFE(XC2_q_b[17]_PORT_A_write_enable, XC2_q_b[17]_clock_0, , , );
XC2_q_b[17]_PORT_B_read_enable = VCC;
XC2_q_b[17]_PORT_B_read_enable_reg = DFFE(XC2_q_b[17]_PORT_B_read_enable, XC2_q_b[17]_clock_1, , , );
XC2_q_b[17]_clock_0 = CLOCK_50;
XC2_q_b[17]_clock_1 = CLOCK_50;
XC2_q_b[17]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[17]_PORT_B_data_out = MEMORY(XC2_q_b[17]_PORT_A_data_in_reg, , XC2_q_b[17]_PORT_A_address_reg, XC2_q_b[17]_PORT_B_address_reg, XC2_q_b[17]_PORT_A_write_enable_reg, , , XC2_q_b[17]_PORT_B_read_enable_reg, , , XC2_q_b[17]_clock_0, XC2_q_b[17]_clock_1, XC2_q_b[17]_clock_enable_0, , , , , );
XC2_q_b[17] = XC2_q_b[17]_PORT_B_data_out[0];


--XC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[17]_PORT_A_data_in = RC1L813;
XC1_q_b[17]_PORT_A_data_in_reg = DFFE(XC1_q_b[17]_PORT_A_data_in, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[17]_PORT_A_address_reg = DFFE(XC1_q_b[17]_PORT_A_address, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[17]_PORT_B_address_reg = DFFE(XC1_q_b[17]_PORT_B_address, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[17]_PORT_A_write_enable_reg = DFFE(XC1_q_b[17]_PORT_A_write_enable, XC1_q_b[17]_clock_0, , , );
XC1_q_b[17]_PORT_B_read_enable = VCC;
XC1_q_b[17]_PORT_B_read_enable_reg = DFFE(XC1_q_b[17]_PORT_B_read_enable, XC1_q_b[17]_clock_1, , , );
XC1_q_b[17]_clock_0 = CLOCK_50;
XC1_q_b[17]_clock_1 = CLOCK_50;
XC1_q_b[17]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[17]_PORT_B_data_out = MEMORY(XC1_q_b[17]_PORT_A_data_in_reg, , XC1_q_b[17]_PORT_A_address_reg, XC1_q_b[17]_PORT_B_address_reg, XC1_q_b[17]_PORT_A_write_enable_reg, , , XC1_q_b[17]_PORT_B_read_enable_reg, , , XC1_q_b[17]_clock_0, XC1_q_b[17]_clock_1, XC1_q_b[17]_clock_enable_0, , , , , );
XC1_q_b[17] = XC1_q_b[17]_PORT_B_data_out[0];


--XC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[25]_PORT_A_data_in = RC1L821;
XC2_q_b[25]_PORT_A_data_in_reg = DFFE(XC2_q_b[25]_PORT_A_data_in, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[25]_PORT_A_address_reg = DFFE(XC2_q_b[25]_PORT_A_address, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[25]_PORT_B_address_reg = DFFE(XC2_q_b[25]_PORT_B_address, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[25]_PORT_A_write_enable_reg = DFFE(XC2_q_b[25]_PORT_A_write_enable, XC2_q_b[25]_clock_0, , , );
XC2_q_b[25]_PORT_B_read_enable = VCC;
XC2_q_b[25]_PORT_B_read_enable_reg = DFFE(XC2_q_b[25]_PORT_B_read_enable, XC2_q_b[25]_clock_1, , , );
XC2_q_b[25]_clock_0 = CLOCK_50;
XC2_q_b[25]_clock_1 = CLOCK_50;
XC2_q_b[25]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[25]_PORT_B_data_out = MEMORY(XC2_q_b[25]_PORT_A_data_in_reg, , XC2_q_b[25]_PORT_A_address_reg, XC2_q_b[25]_PORT_B_address_reg, XC2_q_b[25]_PORT_A_write_enable_reg, , , XC2_q_b[25]_PORT_B_read_enable_reg, , , XC2_q_b[25]_clock_0, XC2_q_b[25]_clock_1, XC2_q_b[25]_clock_enable_0, , , , , );
XC2_q_b[25] = XC2_q_b[25]_PORT_B_data_out[0];


--XC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[25]_PORT_A_data_in = RC1L821;
XC1_q_b[25]_PORT_A_data_in_reg = DFFE(XC1_q_b[25]_PORT_A_data_in, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[25]_PORT_A_address_reg = DFFE(XC1_q_b[25]_PORT_A_address, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[25]_PORT_B_address_reg = DFFE(XC1_q_b[25]_PORT_B_address, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[25]_PORT_A_write_enable_reg = DFFE(XC1_q_b[25]_PORT_A_write_enable, XC1_q_b[25]_clock_0, , , );
XC1_q_b[25]_PORT_B_read_enable = VCC;
XC1_q_b[25]_PORT_B_read_enable_reg = DFFE(XC1_q_b[25]_PORT_B_read_enable, XC1_q_b[25]_clock_1, , , );
XC1_q_b[25]_clock_0 = CLOCK_50;
XC1_q_b[25]_clock_1 = CLOCK_50;
XC1_q_b[25]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[25]_PORT_B_data_out = MEMORY(XC1_q_b[25]_PORT_A_data_in_reg, , XC1_q_b[25]_PORT_A_address_reg, XC1_q_b[25]_PORT_B_address_reg, XC1_q_b[25]_PORT_A_write_enable_reg, , , XC1_q_b[25]_PORT_B_read_enable_reg, , , XC1_q_b[25]_clock_0, XC1_q_b[25]_clock_1, XC1_q_b[25]_clock_enable_0, , , , , );
XC1_q_b[25] = XC1_q_b[25]_PORT_B_data_out[0];


--XC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[23]_PORT_A_data_in = RC1L819;
XC2_q_b[23]_PORT_A_data_in_reg = DFFE(XC2_q_b[23]_PORT_A_data_in, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[23]_PORT_A_address_reg = DFFE(XC2_q_b[23]_PORT_A_address, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[23]_PORT_B_address_reg = DFFE(XC2_q_b[23]_PORT_B_address, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[23]_PORT_A_write_enable_reg = DFFE(XC2_q_b[23]_PORT_A_write_enable, XC2_q_b[23]_clock_0, , , );
XC2_q_b[23]_PORT_B_read_enable = VCC;
XC2_q_b[23]_PORT_B_read_enable_reg = DFFE(XC2_q_b[23]_PORT_B_read_enable, XC2_q_b[23]_clock_1, , , );
XC2_q_b[23]_clock_0 = CLOCK_50;
XC2_q_b[23]_clock_1 = CLOCK_50;
XC2_q_b[23]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[23]_PORT_B_data_out = MEMORY(XC2_q_b[23]_PORT_A_data_in_reg, , XC2_q_b[23]_PORT_A_address_reg, XC2_q_b[23]_PORT_B_address_reg, XC2_q_b[23]_PORT_A_write_enable_reg, , , XC2_q_b[23]_PORT_B_read_enable_reg, , , XC2_q_b[23]_clock_0, XC2_q_b[23]_clock_1, XC2_q_b[23]_clock_enable_0, , , , , );
XC2_q_b[23] = XC2_q_b[23]_PORT_B_data_out[0];


--XC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[23]_PORT_A_data_in = RC1L819;
XC1_q_b[23]_PORT_A_data_in_reg = DFFE(XC1_q_b[23]_PORT_A_data_in, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[23]_PORT_A_address_reg = DFFE(XC1_q_b[23]_PORT_A_address, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[23]_PORT_B_address_reg = DFFE(XC1_q_b[23]_PORT_B_address, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[23]_PORT_A_write_enable_reg = DFFE(XC1_q_b[23]_PORT_A_write_enable, XC1_q_b[23]_clock_0, , , );
XC1_q_b[23]_PORT_B_read_enable = VCC;
XC1_q_b[23]_PORT_B_read_enable_reg = DFFE(XC1_q_b[23]_PORT_B_read_enable, XC1_q_b[23]_clock_1, , , );
XC1_q_b[23]_clock_0 = CLOCK_50;
XC1_q_b[23]_clock_1 = CLOCK_50;
XC1_q_b[23]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[23]_PORT_B_data_out = MEMORY(XC1_q_b[23]_PORT_A_data_in_reg, , XC1_q_b[23]_PORT_A_address_reg, XC1_q_b[23]_PORT_B_address_reg, XC1_q_b[23]_PORT_A_write_enable_reg, , , XC1_q_b[23]_PORT_B_read_enable_reg, , , XC1_q_b[23]_clock_0, XC1_q_b[23]_clock_1, XC1_q_b[23]_clock_enable_0, , , , , );
XC1_q_b[23] = XC1_q_b[23]_PORT_B_data_out[0];


--XC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[27]_PORT_A_data_in = RC1L823;
XC2_q_b[27]_PORT_A_data_in_reg = DFFE(XC2_q_b[27]_PORT_A_data_in, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[27]_PORT_A_address_reg = DFFE(XC2_q_b[27]_PORT_A_address, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[27]_PORT_B_address_reg = DFFE(XC2_q_b[27]_PORT_B_address, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[27]_PORT_A_write_enable_reg = DFFE(XC2_q_b[27]_PORT_A_write_enable, XC2_q_b[27]_clock_0, , , );
XC2_q_b[27]_PORT_B_read_enable = VCC;
XC2_q_b[27]_PORT_B_read_enable_reg = DFFE(XC2_q_b[27]_PORT_B_read_enable, XC2_q_b[27]_clock_1, , , );
XC2_q_b[27]_clock_0 = CLOCK_50;
XC2_q_b[27]_clock_1 = CLOCK_50;
XC2_q_b[27]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[27]_PORT_B_data_out = MEMORY(XC2_q_b[27]_PORT_A_data_in_reg, , XC2_q_b[27]_PORT_A_address_reg, XC2_q_b[27]_PORT_B_address_reg, XC2_q_b[27]_PORT_A_write_enable_reg, , , XC2_q_b[27]_PORT_B_read_enable_reg, , , XC2_q_b[27]_clock_0, XC2_q_b[27]_clock_1, XC2_q_b[27]_clock_enable_0, , , , , );
XC2_q_b[27] = XC2_q_b[27]_PORT_B_data_out[0];


--XC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[27]_PORT_A_data_in = RC1L823;
XC1_q_b[27]_PORT_A_data_in_reg = DFFE(XC1_q_b[27]_PORT_A_data_in, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[27]_PORT_A_address_reg = DFFE(XC1_q_b[27]_PORT_A_address, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[27]_PORT_B_address_reg = DFFE(XC1_q_b[27]_PORT_B_address, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[27]_PORT_A_write_enable_reg = DFFE(XC1_q_b[27]_PORT_A_write_enable, XC1_q_b[27]_clock_0, , , );
XC1_q_b[27]_PORT_B_read_enable = VCC;
XC1_q_b[27]_PORT_B_read_enable_reg = DFFE(XC1_q_b[27]_PORT_B_read_enable, XC1_q_b[27]_clock_1, , , );
XC1_q_b[27]_clock_0 = CLOCK_50;
XC1_q_b[27]_clock_1 = CLOCK_50;
XC1_q_b[27]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[27]_PORT_B_data_out = MEMORY(XC1_q_b[27]_PORT_A_data_in_reg, , XC1_q_b[27]_PORT_A_address_reg, XC1_q_b[27]_PORT_B_address_reg, XC1_q_b[27]_PORT_A_write_enable_reg, , , XC1_q_b[27]_PORT_B_read_enable_reg, , , XC1_q_b[27]_clock_0, XC1_q_b[27]_clock_1, XC1_q_b[27]_clock_enable_0, , , , , );
XC1_q_b[27] = XC1_q_b[27]_PORT_B_data_out[0];


--XC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[26]_PORT_A_data_in = RC1L822;
XC2_q_b[26]_PORT_A_data_in_reg = DFFE(XC2_q_b[26]_PORT_A_data_in, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[26]_PORT_A_address_reg = DFFE(XC2_q_b[26]_PORT_A_address, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[26]_PORT_B_address_reg = DFFE(XC2_q_b[26]_PORT_B_address, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[26]_PORT_A_write_enable_reg = DFFE(XC2_q_b[26]_PORT_A_write_enable, XC2_q_b[26]_clock_0, , , );
XC2_q_b[26]_PORT_B_read_enable = VCC;
XC2_q_b[26]_PORT_B_read_enable_reg = DFFE(XC2_q_b[26]_PORT_B_read_enable, XC2_q_b[26]_clock_1, , , );
XC2_q_b[26]_clock_0 = CLOCK_50;
XC2_q_b[26]_clock_1 = CLOCK_50;
XC2_q_b[26]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[26]_PORT_B_data_out = MEMORY(XC2_q_b[26]_PORT_A_data_in_reg, , XC2_q_b[26]_PORT_A_address_reg, XC2_q_b[26]_PORT_B_address_reg, XC2_q_b[26]_PORT_A_write_enable_reg, , , XC2_q_b[26]_PORT_B_read_enable_reg, , , XC2_q_b[26]_clock_0, XC2_q_b[26]_clock_1, XC2_q_b[26]_clock_enable_0, , , , , );
XC2_q_b[26] = XC2_q_b[26]_PORT_B_data_out[0];


--XC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[26]_PORT_A_data_in = RC1L822;
XC1_q_b[26]_PORT_A_data_in_reg = DFFE(XC1_q_b[26]_PORT_A_data_in, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[26]_PORT_A_address_reg = DFFE(XC1_q_b[26]_PORT_A_address, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[26]_PORT_B_address_reg = DFFE(XC1_q_b[26]_PORT_B_address, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[26]_PORT_A_write_enable_reg = DFFE(XC1_q_b[26]_PORT_A_write_enable, XC1_q_b[26]_clock_0, , , );
XC1_q_b[26]_PORT_B_read_enable = VCC;
XC1_q_b[26]_PORT_B_read_enable_reg = DFFE(XC1_q_b[26]_PORT_B_read_enable, XC1_q_b[26]_clock_1, , , );
XC1_q_b[26]_clock_0 = CLOCK_50;
XC1_q_b[26]_clock_1 = CLOCK_50;
XC1_q_b[26]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[26]_PORT_B_data_out = MEMORY(XC1_q_b[26]_PORT_A_data_in_reg, , XC1_q_b[26]_PORT_A_address_reg, XC1_q_b[26]_PORT_B_address_reg, XC1_q_b[26]_PORT_A_write_enable_reg, , , XC1_q_b[26]_PORT_B_read_enable_reg, , , XC1_q_b[26]_clock_0, XC1_q_b[26]_clock_1, XC1_q_b[26]_clock_enable_0, , , , , );
XC1_q_b[26] = XC1_q_b[26]_PORT_B_data_out[0];


--XC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[29]_PORT_A_data_in = RC1L825;
XC2_q_b[29]_PORT_A_data_in_reg = DFFE(XC2_q_b[29]_PORT_A_data_in, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[29]_PORT_A_address_reg = DFFE(XC2_q_b[29]_PORT_A_address, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[29]_PORT_B_address_reg = DFFE(XC2_q_b[29]_PORT_B_address, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[29]_PORT_A_write_enable_reg = DFFE(XC2_q_b[29]_PORT_A_write_enable, XC2_q_b[29]_clock_0, , , );
XC2_q_b[29]_PORT_B_read_enable = VCC;
XC2_q_b[29]_PORT_B_read_enable_reg = DFFE(XC2_q_b[29]_PORT_B_read_enable, XC2_q_b[29]_clock_1, , , );
XC2_q_b[29]_clock_0 = CLOCK_50;
XC2_q_b[29]_clock_1 = CLOCK_50;
XC2_q_b[29]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[29]_PORT_B_data_out = MEMORY(XC2_q_b[29]_PORT_A_data_in_reg, , XC2_q_b[29]_PORT_A_address_reg, XC2_q_b[29]_PORT_B_address_reg, XC2_q_b[29]_PORT_A_write_enable_reg, , , XC2_q_b[29]_PORT_B_read_enable_reg, , , XC2_q_b[29]_clock_0, XC2_q_b[29]_clock_1, XC2_q_b[29]_clock_enable_0, , , , , );
XC2_q_b[29] = XC2_q_b[29]_PORT_B_data_out[0];


--XC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[29]_PORT_A_data_in = RC1L825;
XC1_q_b[29]_PORT_A_data_in_reg = DFFE(XC1_q_b[29]_PORT_A_data_in, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[29]_PORT_A_address_reg = DFFE(XC1_q_b[29]_PORT_A_address, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[29]_PORT_B_address_reg = DFFE(XC1_q_b[29]_PORT_B_address, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[29]_PORT_A_write_enable_reg = DFFE(XC1_q_b[29]_PORT_A_write_enable, XC1_q_b[29]_clock_0, , , );
XC1_q_b[29]_PORT_B_read_enable = VCC;
XC1_q_b[29]_PORT_B_read_enable_reg = DFFE(XC1_q_b[29]_PORT_B_read_enable, XC1_q_b[29]_clock_1, , , );
XC1_q_b[29]_clock_0 = CLOCK_50;
XC1_q_b[29]_clock_1 = CLOCK_50;
XC1_q_b[29]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[29]_PORT_B_data_out = MEMORY(XC1_q_b[29]_PORT_A_data_in_reg, , XC1_q_b[29]_PORT_A_address_reg, XC1_q_b[29]_PORT_B_address_reg, XC1_q_b[29]_PORT_A_write_enable_reg, , , XC1_q_b[29]_PORT_B_read_enable_reg, , , XC1_q_b[29]_clock_0, XC1_q_b[29]_clock_1, XC1_q_b[29]_clock_enable_0, , , , , );
XC1_q_b[29] = XC1_q_b[29]_PORT_B_data_out[0];


--XC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[28]_PORT_A_data_in = RC1L824;
XC2_q_b[28]_PORT_A_data_in_reg = DFFE(XC2_q_b[28]_PORT_A_data_in, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[28]_PORT_A_address_reg = DFFE(XC2_q_b[28]_PORT_A_address, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[28]_PORT_B_address_reg = DFFE(XC2_q_b[28]_PORT_B_address, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[28]_PORT_A_write_enable_reg = DFFE(XC2_q_b[28]_PORT_A_write_enable, XC2_q_b[28]_clock_0, , , );
XC2_q_b[28]_PORT_B_read_enable = VCC;
XC2_q_b[28]_PORT_B_read_enable_reg = DFFE(XC2_q_b[28]_PORT_B_read_enable, XC2_q_b[28]_clock_1, , , );
XC2_q_b[28]_clock_0 = CLOCK_50;
XC2_q_b[28]_clock_1 = CLOCK_50;
XC2_q_b[28]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[28]_PORT_B_data_out = MEMORY(XC2_q_b[28]_PORT_A_data_in_reg, , XC2_q_b[28]_PORT_A_address_reg, XC2_q_b[28]_PORT_B_address_reg, XC2_q_b[28]_PORT_A_write_enable_reg, , , XC2_q_b[28]_PORT_B_read_enable_reg, , , XC2_q_b[28]_clock_0, XC2_q_b[28]_clock_1, XC2_q_b[28]_clock_enable_0, , , , , );
XC2_q_b[28] = XC2_q_b[28]_PORT_B_data_out[0];


--XC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[28]_PORT_A_data_in = RC1L824;
XC1_q_b[28]_PORT_A_data_in_reg = DFFE(XC1_q_b[28]_PORT_A_data_in, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[28]_PORT_A_address_reg = DFFE(XC1_q_b[28]_PORT_A_address, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[28]_PORT_B_address_reg = DFFE(XC1_q_b[28]_PORT_B_address, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[28]_PORT_A_write_enable_reg = DFFE(XC1_q_b[28]_PORT_A_write_enable, XC1_q_b[28]_clock_0, , , );
XC1_q_b[28]_PORT_B_read_enable = VCC;
XC1_q_b[28]_PORT_B_read_enable_reg = DFFE(XC1_q_b[28]_PORT_B_read_enable, XC1_q_b[28]_clock_1, , , );
XC1_q_b[28]_clock_0 = CLOCK_50;
XC1_q_b[28]_clock_1 = CLOCK_50;
XC1_q_b[28]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[28]_PORT_B_data_out = MEMORY(XC1_q_b[28]_PORT_A_data_in_reg, , XC1_q_b[28]_PORT_A_address_reg, XC1_q_b[28]_PORT_B_address_reg, XC1_q_b[28]_PORT_A_write_enable_reg, , , XC1_q_b[28]_PORT_B_read_enable_reg, , , XC1_q_b[28]_clock_0, XC1_q_b[28]_clock_1, XC1_q_b[28]_clock_enable_0, , , , , );
XC1_q_b[28] = XC1_q_b[28]_PORT_B_data_out[0];


--XC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[24]_PORT_A_data_in = RC1L820;
XC2_q_b[24]_PORT_A_data_in_reg = DFFE(XC2_q_b[24]_PORT_A_data_in, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[24]_PORT_A_address_reg = DFFE(XC2_q_b[24]_PORT_A_address, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[24]_PORT_B_address_reg = DFFE(XC2_q_b[24]_PORT_B_address, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[24]_PORT_A_write_enable_reg = DFFE(XC2_q_b[24]_PORT_A_write_enable, XC2_q_b[24]_clock_0, , , );
XC2_q_b[24]_PORT_B_read_enable = VCC;
XC2_q_b[24]_PORT_B_read_enable_reg = DFFE(XC2_q_b[24]_PORT_B_read_enable, XC2_q_b[24]_clock_1, , , );
XC2_q_b[24]_clock_0 = CLOCK_50;
XC2_q_b[24]_clock_1 = CLOCK_50;
XC2_q_b[24]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[24]_PORT_B_data_out = MEMORY(XC2_q_b[24]_PORT_A_data_in_reg, , XC2_q_b[24]_PORT_A_address_reg, XC2_q_b[24]_PORT_B_address_reg, XC2_q_b[24]_PORT_A_write_enable_reg, , , XC2_q_b[24]_PORT_B_read_enable_reg, , , XC2_q_b[24]_clock_0, XC2_q_b[24]_clock_1, XC2_q_b[24]_clock_enable_0, , , , , );
XC2_q_b[24] = XC2_q_b[24]_PORT_B_data_out[0];


--XC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[24]_PORT_A_data_in = RC1L820;
XC1_q_b[24]_PORT_A_data_in_reg = DFFE(XC1_q_b[24]_PORT_A_data_in, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[24]_PORT_A_address_reg = DFFE(XC1_q_b[24]_PORT_A_address, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[24]_PORT_B_address_reg = DFFE(XC1_q_b[24]_PORT_B_address, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[24]_PORT_A_write_enable_reg = DFFE(XC1_q_b[24]_PORT_A_write_enable, XC1_q_b[24]_clock_0, , , );
XC1_q_b[24]_PORT_B_read_enable = VCC;
XC1_q_b[24]_PORT_B_read_enable_reg = DFFE(XC1_q_b[24]_PORT_B_read_enable, XC1_q_b[24]_clock_1, , , );
XC1_q_b[24]_clock_0 = CLOCK_50;
XC1_q_b[24]_clock_1 = CLOCK_50;
XC1_q_b[24]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[24]_PORT_B_data_out = MEMORY(XC1_q_b[24]_PORT_A_data_in_reg, , XC1_q_b[24]_PORT_A_address_reg, XC1_q_b[24]_PORT_B_address_reg, XC1_q_b[24]_PORT_A_write_enable_reg, , , XC1_q_b[24]_PORT_B_read_enable_reg, , , XC1_q_b[24]_clock_0, XC1_q_b[24]_clock_1, XC1_q_b[24]_clock_enable_0, , , , , );
XC1_q_b[24] = XC1_q_b[24]_PORT_B_data_out[0];


--XC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[0]_PORT_A_data_in = RC1L793;
XC1_q_b[0]_PORT_A_data_in_reg = DFFE(XC1_q_b[0]_PORT_A_data_in, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[0]_PORT_A_address_reg = DFFE(XC1_q_b[0]_PORT_A_address, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[0]_PORT_B_address_reg = DFFE(XC1_q_b[0]_PORT_B_address, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[0]_PORT_A_write_enable_reg = DFFE(XC1_q_b[0]_PORT_A_write_enable, XC1_q_b[0]_clock_0, , , );
XC1_q_b[0]_PORT_B_read_enable = VCC;
XC1_q_b[0]_PORT_B_read_enable_reg = DFFE(XC1_q_b[0]_PORT_B_read_enable, XC1_q_b[0]_clock_1, , , );
XC1_q_b[0]_clock_0 = CLOCK_50;
XC1_q_b[0]_clock_1 = CLOCK_50;
XC1_q_b[0]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[0]_PORT_B_data_out = MEMORY(XC1_q_b[0]_PORT_A_data_in_reg, , XC1_q_b[0]_PORT_A_address_reg, XC1_q_b[0]_PORT_B_address_reg, XC1_q_b[0]_PORT_A_write_enable_reg, , , XC1_q_b[0]_PORT_B_read_enable_reg, , , XC1_q_b[0]_clock_0, XC1_q_b[0]_clock_1, XC1_q_b[0]_clock_enable_0, , , , , );
XC1_q_b[0] = XC1_q_b[0]_PORT_B_data_out[0];


--XC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[31]_PORT_A_data_in = RC1L827;
XC2_q_b[31]_PORT_A_data_in_reg = DFFE(XC2_q_b[31]_PORT_A_data_in, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[31]_PORT_A_address_reg = DFFE(XC2_q_b[31]_PORT_A_address, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[31]_PORT_B_address_reg = DFFE(XC2_q_b[31]_PORT_B_address, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[31]_PORT_A_write_enable_reg = DFFE(XC2_q_b[31]_PORT_A_write_enable, XC2_q_b[31]_clock_0, , , );
XC2_q_b[31]_PORT_B_read_enable = VCC;
XC2_q_b[31]_PORT_B_read_enable_reg = DFFE(XC2_q_b[31]_PORT_B_read_enable, XC2_q_b[31]_clock_1, , , );
XC2_q_b[31]_clock_0 = CLOCK_50;
XC2_q_b[31]_clock_1 = CLOCK_50;
XC2_q_b[31]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[31]_PORT_B_data_out = MEMORY(XC2_q_b[31]_PORT_A_data_in_reg, , XC2_q_b[31]_PORT_A_address_reg, XC2_q_b[31]_PORT_B_address_reg, XC2_q_b[31]_PORT_A_write_enable_reg, , , XC2_q_b[31]_PORT_B_read_enable_reg, , , XC2_q_b[31]_clock_0, XC2_q_b[31]_clock_1, XC2_q_b[31]_clock_enable_0, , , , , );
XC2_q_b[31] = XC2_q_b[31]_PORT_B_data_out[0];


--XC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[31]_PORT_A_data_in = RC1L827;
XC1_q_b[31]_PORT_A_data_in_reg = DFFE(XC1_q_b[31]_PORT_A_data_in, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[31]_PORT_A_address_reg = DFFE(XC1_q_b[31]_PORT_A_address, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[31]_PORT_B_address_reg = DFFE(XC1_q_b[31]_PORT_B_address, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[31]_PORT_A_write_enable_reg = DFFE(XC1_q_b[31]_PORT_A_write_enable, XC1_q_b[31]_clock_0, , , );
XC1_q_b[31]_PORT_B_read_enable = VCC;
XC1_q_b[31]_PORT_B_read_enable_reg = DFFE(XC1_q_b[31]_PORT_B_read_enable, XC1_q_b[31]_clock_1, , , );
XC1_q_b[31]_clock_0 = CLOCK_50;
XC1_q_b[31]_clock_1 = CLOCK_50;
XC1_q_b[31]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[31]_PORT_B_data_out = MEMORY(XC1_q_b[31]_PORT_A_data_in_reg, , XC1_q_b[31]_PORT_A_address_reg, XC1_q_b[31]_PORT_B_address_reg, XC1_q_b[31]_PORT_A_write_enable_reg, , , XC1_q_b[31]_PORT_B_read_enable_reg, , , XC1_q_b[31]_clock_0, XC1_q_b[31]_clock_1, XC1_q_b[31]_clock_enable_0, , , , , );
XC1_q_b[31] = XC1_q_b[31]_PORT_B_data_out[0];


--XC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC2_q_b[30]_PORT_A_data_in = RC1L826;
XC2_q_b[30]_PORT_A_data_in_reg = DFFE(XC2_q_b[30]_PORT_A_data_in, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC2_q_b[30]_PORT_A_address_reg = DFFE(XC2_q_b[30]_PORT_A_address, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_address = BUS(RC1_D_iw[22], RC1_D_iw[23], RC1_D_iw[24], RC1_D_iw[25], RC1_D_iw[26]);
XC2_q_b[30]_PORT_B_address_reg = DFFE(XC2_q_b[30]_PORT_B_address, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_PORT_A_write_enable = RC1_W_rf_wren;
XC2_q_b[30]_PORT_A_write_enable_reg = DFFE(XC2_q_b[30]_PORT_A_write_enable, XC2_q_b[30]_clock_0, , , );
XC2_q_b[30]_PORT_B_read_enable = VCC;
XC2_q_b[30]_PORT_B_read_enable_reg = DFFE(XC2_q_b[30]_PORT_B_read_enable, XC2_q_b[30]_clock_1, , , );
XC2_q_b[30]_clock_0 = CLOCK_50;
XC2_q_b[30]_clock_1 = CLOCK_50;
XC2_q_b[30]_clock_enable_0 = RC1_W_rf_wren;
XC2_q_b[30]_PORT_B_data_out = MEMORY(XC2_q_b[30]_PORT_A_data_in_reg, , XC2_q_b[30]_PORT_A_address_reg, XC2_q_b[30]_PORT_B_address_reg, XC2_q_b[30]_PORT_A_write_enable_reg, , , XC2_q_b[30]_PORT_B_read_enable_reg, , , XC2_q_b[30]_clock_0, XC2_q_b[30]_clock_1, XC2_q_b[30]_clock_enable_0, , , , , );
XC2_q_b[30] = XC2_q_b[30]_PORT_B_data_out[0];


--XC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
XC1_q_b[30]_PORT_A_data_in = RC1L826;
XC1_q_b[30]_PORT_A_data_in_reg = DFFE(XC1_q_b[30]_PORT_A_data_in, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_A_address = BUS(RC1_R_dst_regnum[0], RC1_R_dst_regnum[1], RC1_R_dst_regnum[2], RC1_R_dst_regnum[3], RC1_R_dst_regnum[4]);
XC1_q_b[30]_PORT_A_address_reg = DFFE(XC1_q_b[30]_PORT_A_address, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_address = BUS(RC1_D_iw[27], RC1_D_iw[28], RC1_D_iw[29], RC1_D_iw[30], RC1_D_iw[31]);
XC1_q_b[30]_PORT_B_address_reg = DFFE(XC1_q_b[30]_PORT_B_address, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_PORT_A_write_enable = RC1_W_rf_wren;
XC1_q_b[30]_PORT_A_write_enable_reg = DFFE(XC1_q_b[30]_PORT_A_write_enable, XC1_q_b[30]_clock_0, , , );
XC1_q_b[30]_PORT_B_read_enable = VCC;
XC1_q_b[30]_PORT_B_read_enable_reg = DFFE(XC1_q_b[30]_PORT_B_read_enable, XC1_q_b[30]_clock_1, , , );
XC1_q_b[30]_clock_0 = CLOCK_50;
XC1_q_b[30]_clock_1 = CLOCK_50;
XC1_q_b[30]_clock_enable_0 = RC1_W_rf_wren;
XC1_q_b[30]_PORT_B_data_out = MEMORY(XC1_q_b[30]_PORT_A_data_in_reg, , XC1_q_b[30]_PORT_A_address_reg, XC1_q_b[30]_PORT_B_address_reg, XC1_q_b[30]_PORT_A_write_enable_reg, , , XC1_q_b[30]_PORT_B_read_enable_reg, , , XC1_q_b[30]_clock_0, XC1_q_b[30]_clock_1, XC1_q_b[30]_clock_enable_0, , , , , );
XC1_q_b[30] = XC1_q_b[30]_PORT_B_data_out[0];


--RC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

RC1_E_shift_rot_result[31] = DFFEAS(RC1L460, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[31],  ,  , RC1_E_new_inst);


--RC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
RC1L131_adder_eqn = ( RC1_E_alu_sub ) + ( VCC ) + ( !VCC );
RC1L131 = CARRY(RC1L131_adder_eqn);


--UC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

UC1_readdata[22] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[22],  ,  , !UC1_address[8]);


--RC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

RC1_d_writedata[22] = DFFEAS(XC2_q_b[6], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[22],  ,  , RC1L529);


--UC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

UC1_readdata[23] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[23],  ,  , !UC1_address[8]);


--RC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

RC1_d_writedata[23] = DFFEAS(XC2_q_b[7], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[23],  ,  , RC1L529);


--UC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

UC1_readdata[24] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[24],  ,  , !UC1_address[8]);


--UC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

UC1_readdata[25] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[25],  ,  , !UC1_address[8]);


--UC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

UC1_readdata[26] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[26],  ,  , !UC1_address[8]);


--UC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

UC1_readdata[11] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[11],  ,  , !UC1_address[8]);


--RC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

RC1_d_writedata[11] = DFFEAS(XC2_q_b[3], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[11],  ,  , RC1L230);


--UC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

UC1_readdata[12] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[12],  ,  , !UC1_address[8]);


--RC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

RC1_d_writedata[12] = DFFEAS(XC2_q_b[4], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[12],  ,  , RC1L230);


--UC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

UC1_readdata[13] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[13],  ,  , !UC1_address[8]);


--RC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

RC1_d_writedata[13] = DFFEAS(XC2_q_b[5], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[13],  ,  , RC1L230);


--UC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

UC1_readdata[14] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[14],  ,  , !UC1_address[8]);


--RC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

RC1_d_writedata[14] = DFFEAS(XC2_q_b[6], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[14],  ,  , RC1L230);


--UC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

UC1_readdata[15] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[15],  ,  , !UC1_address[8]);


--RC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

RC1_d_writedata[15] = DFFEAS(XC2_q_b[7], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[15],  ,  , RC1L230);


--UC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

UC1_readdata[16] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[16],  ,  , !UC1_address[8]);


--RC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

RC1_d_writedata[16] = DFFEAS(XC2_q_b[0], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[16],  ,  , RC1L529);


--UC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

UC1_readdata[2] = DFFEAS(UC1L53, CLOCK_50,  ,  ,  , WD1_q_a[2],  ,  , !UC1_address[8]);


--UC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

UC1_readdata[3] = DFFEAS(UC1L54, CLOCK_50,  ,  ,  , WD1_q_a[3],  ,  , !UC1_address[8]);


--UC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

UC1_readdata[4] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[4],  ,  , !UC1_address[8]);


--UC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

UC1_readdata[5] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[5],  ,  , !UC1_address[8]);


--UC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

UC1_readdata[10] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[10],  ,  , !UC1_address[8]);


--RC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

RC1_d_writedata[10] = DFFEAS(XC2_q_b[2], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[10],  ,  , RC1L230);


--XD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[27]_PORT_A_data_in = UB2L51;
XD1_q_a[27]_PORT_A_data_in_reg = DFFE(XD1_q_a[27]_PORT_A_data_in, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[27]_PORT_A_address_reg = DFFE(XD1_q_a[27]_PORT_A_address, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_write_enable = !X1L2;
XD1_q_a[27]_PORT_A_write_enable_reg = DFFE(XD1_q_a[27]_PORT_A_write_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_read_enable = X1L2;
XD1_q_a[27]_PORT_A_read_enable_reg = DFFE(XD1_q_a[27]_PORT_A_read_enable, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[27]_PORT_A_byte_mask, XD1_q_a[27]_clock_0, , , XD1_q_a[27]_clock_enable_0);
XD1_q_a[27]_clock_0 = CLOCK_50;
XD1_q_a[27]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[27]_PORT_A_data_out = MEMORY(XD1_q_a[27]_PORT_A_data_in_reg, , XD1_q_a[27]_PORT_A_address_reg, , XD1_q_a[27]_PORT_A_write_enable_reg, XD1_q_a[27]_PORT_A_read_enable_reg, , , XD1_q_a[27]_PORT_A_byte_mask_reg, , XD1_q_a[27]_clock_0, , XD1_q_a[27]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[27]_PORT_A_data_out[0];


--XD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[28]_PORT_A_data_in = UB2L52;
XD1_q_a[28]_PORT_A_data_in_reg = DFFE(XD1_q_a[28]_PORT_A_data_in, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[28]_PORT_A_address_reg = DFFE(XD1_q_a[28]_PORT_A_address, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_write_enable = !X1L2;
XD1_q_a[28]_PORT_A_write_enable_reg = DFFE(XD1_q_a[28]_PORT_A_write_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_read_enable = X1L2;
XD1_q_a[28]_PORT_A_read_enable_reg = DFFE(XD1_q_a[28]_PORT_A_read_enable, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[28]_PORT_A_byte_mask, XD1_q_a[28]_clock_0, , , XD1_q_a[28]_clock_enable_0);
XD1_q_a[28]_clock_0 = CLOCK_50;
XD1_q_a[28]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[28]_PORT_A_data_out = MEMORY(XD1_q_a[28]_PORT_A_data_in_reg, , XD1_q_a[28]_PORT_A_address_reg, , XD1_q_a[28]_PORT_A_write_enable_reg, XD1_q_a[28]_PORT_A_read_enable_reg, , , XD1_q_a[28]_PORT_A_byte_mask_reg, , XD1_q_a[28]_clock_0, , XD1_q_a[28]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[28]_PORT_A_data_out[0];


--XD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[29]_PORT_A_data_in = UB2L53;
XD1_q_a[29]_PORT_A_data_in_reg = DFFE(XD1_q_a[29]_PORT_A_data_in, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[29]_PORT_A_address_reg = DFFE(XD1_q_a[29]_PORT_A_address, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_write_enable = !X1L2;
XD1_q_a[29]_PORT_A_write_enable_reg = DFFE(XD1_q_a[29]_PORT_A_write_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_read_enable = X1L2;
XD1_q_a[29]_PORT_A_read_enable_reg = DFFE(XD1_q_a[29]_PORT_A_read_enable, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[29]_PORT_A_byte_mask, XD1_q_a[29]_clock_0, , , XD1_q_a[29]_clock_enable_0);
XD1_q_a[29]_clock_0 = CLOCK_50;
XD1_q_a[29]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[29]_PORT_A_data_out = MEMORY(XD1_q_a[29]_PORT_A_data_in_reg, , XD1_q_a[29]_PORT_A_address_reg, , XD1_q_a[29]_PORT_A_write_enable_reg, XD1_q_a[29]_PORT_A_read_enable_reg, , , XD1_q_a[29]_PORT_A_byte_mask_reg, , XD1_q_a[29]_clock_0, , XD1_q_a[29]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[29]_PORT_A_data_out[0];


--XD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[30]_PORT_A_data_in = UB2L54;
XD1_q_a[30]_PORT_A_data_in_reg = DFFE(XD1_q_a[30]_PORT_A_data_in, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[30]_PORT_A_address_reg = DFFE(XD1_q_a[30]_PORT_A_address, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_write_enable = !X1L2;
XD1_q_a[30]_PORT_A_write_enable_reg = DFFE(XD1_q_a[30]_PORT_A_write_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_read_enable = X1L2;
XD1_q_a[30]_PORT_A_read_enable_reg = DFFE(XD1_q_a[30]_PORT_A_read_enable, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[30]_PORT_A_byte_mask, XD1_q_a[30]_clock_0, , , XD1_q_a[30]_clock_enable_0);
XD1_q_a[30]_clock_0 = CLOCK_50;
XD1_q_a[30]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[30]_PORT_A_data_out = MEMORY(XD1_q_a[30]_PORT_A_data_in_reg, , XD1_q_a[30]_PORT_A_address_reg, , XD1_q_a[30]_PORT_A_write_enable_reg, XD1_q_a[30]_PORT_A_read_enable_reg, , , XD1_q_a[30]_PORT_A_byte_mask_reg, , XD1_q_a[30]_clock_0, , XD1_q_a[30]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[30]_PORT_A_data_out[0];


--XD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[31]_PORT_A_data_in = UB2L55;
XD1_q_a[31]_PORT_A_data_in_reg = DFFE(XD1_q_a[31]_PORT_A_data_in, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_address = BUS(UB2_src_data[38], UB2_src_data[39], UB2_src_data[40], UB2_src_data[41], UB2_src_data[42], UB2_src_data[43], UB2_src_data[44], UB2_src_data[45], UB2_src_data[46], UB2_src_data[47], UB2_src_data[48], UB2_src_data[49]);
XD1_q_a[31]_PORT_A_address_reg = DFFE(XD1_q_a[31]_PORT_A_address, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_write_enable = !X1L2;
XD1_q_a[31]_PORT_A_write_enable_reg = DFFE(XD1_q_a[31]_PORT_A_write_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_read_enable = X1L2;
XD1_q_a[31]_PORT_A_read_enable_reg = DFFE(XD1_q_a[31]_PORT_A_read_enable, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_PORT_A_byte_mask = UB2_src_data[35];
XD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[31]_PORT_A_byte_mask, XD1_q_a[31]_clock_0, , , XD1_q_a[31]_clock_enable_0);
XD1_q_a[31]_clock_0 = CLOCK_50;
XD1_q_a[31]_clock_enable_0 = !CE1_r_early_rst;
XD1_q_a[31]_PORT_A_data_out = MEMORY(XD1_q_a[31]_PORT_A_data_in_reg, , XD1_q_a[31]_PORT_A_address_reg, , XD1_q_a[31]_PORT_A_write_enable_reg, XD1_q_a[31]_PORT_A_read_enable_reg, , , XD1_q_a[31]_PORT_A_byte_mask_reg, , XD1_q_a[31]_clock_0, , XD1_q_a[31]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[31]_PORT_A_data_out[0];


--UC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

UC1_readdata[17] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[17],  ,  , !UC1_address[8]);


--RC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

RC1_d_writedata[17] = DFFEAS(XC2_q_b[1], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[17],  ,  , RC1L529);


--XB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[13]
--register power-up is low

XB2_av_readdata_pre[13] = DFFEAS(ZD1_ram_block1a5, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L18Q,  ,  , !Y1L12Q);


--UC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

UC1_readdata[19] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[19],  ,  , !UC1_address[8]);


--RC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

RC1_d_writedata[19] = DFFEAS(XC2_q_b[3], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[19],  ,  , RC1L529);


--XB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[11]
--register power-up is low

XB2_av_readdata_pre[11] = DFFEAS(ZD1_ram_block1a3, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L16Q,  ,  , !Y1L12Q);


--XB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[10]
--register power-up is low

XB2_av_readdata_pre[10] = DFFEAS(ZD1_ram_block1a2, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L15Q,  ,  , !Y1L12Q);


--XB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[9]
--register power-up is low

XB2_av_readdata_pre[9] = DFFEAS(ZD1_ram_block1a1, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L14Q,  ,  , !Y1L12Q);


--UC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

UC1_readdata[9] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[9],  ,  , !UC1_address[8]);


--RC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

RC1_d_writedata[9] = DFFEAS(XC2_q_b[1], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[9],  ,  , RC1L230);


--UC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

UC1_readdata[8] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[8],  ,  , !UC1_address[8]);


--RC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

RC1_d_writedata[8] = DFFEAS(XC2_q_b[0], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[8],  ,  , RC1L230);


--UC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

UC1_readdata[18] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[18],  ,  , !UC1_address[8]);


--RC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

RC1_d_writedata[18] = DFFEAS(XC2_q_b[2], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[18],  ,  , RC1L529);


--XB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[12]
--register power-up is low

XB2_av_readdata_pre[12] = DFFEAS(ZD1_ram_block1a4, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L17Q,  ,  , !Y1L12Q);


--RC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

RC1_E_shift_rot_result[18] = DFFEAS(RC1L447, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[18],  ,  , RC1_E_new_inst);


--XB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[15]
--register power-up is low

XB2_av_readdata_pre[15] = DFFEAS(ZD1_ram_block1a7, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L20Q,  ,  , !Y1L12Q);


--UC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

UC1_readdata[21] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[21],  ,  , !UC1_address[8]);


--RC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

RC1_d_writedata[21] = DFFEAS(XC2_q_b[5], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[21],  ,  , RC1L529);


--UC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

UC1_readdata[20] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[20],  ,  , !UC1_address[8]);


--RC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

RC1_d_writedata[20] = DFFEAS(XC2_q_b[4], CLOCK_50, !CE1_r_sync_rst,  ,  , XC2_q_b[20],  ,  , RC1L529);


--XB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[14]
--register power-up is low

XB2_av_readdata_pre[14] = DFFEAS(ZD1_ram_block1a6, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L19Q,  ,  , !Y1L12Q);


--ND1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

ND1_sr[17] = DFFEAS(ND1L64, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--KD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

KD1_MonAReg[10] = DFFEAS(KD1L3, CLOCK_50,  ,  , MD1L49, MD1_jdo[17],  ,  , MD1_take_action_ocimem_a);


--KD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
KD1L7_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L7 = SUM(KD1L7_adder_eqn);

--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
KD1L8_adder_eqn = ( KD1_MonAReg[9] ) + ( GND ) + ( KD1L36 );
KD1L8 = CARRY(KD1L8_adder_eqn);


--UC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

UC1_readdata[7] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[7],  ,  , !UC1_address[8]);


--UC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

UC1_readdata[6] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[6],  ,  , !UC1_address[8]);


--MB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[1]_PORT_A_data_in = CB1_wdata[1];
MB2_q_b[1]_PORT_A_data_in_reg = DFFE(MB2_q_b[1]_PORT_A_data_in, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[1]_PORT_A_address_reg = DFFE(MB2_q_b[1]_PORT_A_address, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[1]_PORT_B_address_reg = DFFE(MB2_q_b[1]_PORT_B_address, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[1]_PORT_A_write_enable_reg = DFFE(MB2_q_b[1]_PORT_A_write_enable, MB2_q_b[1]_clock_0, , , );
MB2_q_b[1]_PORT_B_read_enable = VCC;
MB2_q_b[1]_PORT_B_read_enable_reg = DFFE(MB2_q_b[1]_PORT_B_read_enable, MB2_q_b[1]_clock_1, , , MB2_q_b[1]_clock_enable_1);
MB2_q_b[1]_clock_0 = CLOCK_50;
MB2_q_b[1]_clock_1 = CLOCK_50;
MB2_q_b[1]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[1]_clock_enable_1 = S1L73;
MB2_q_b[1]_PORT_B_data_out = MEMORY(MB2_q_b[1]_PORT_A_data_in_reg, , MB2_q_b[1]_PORT_A_address_reg, MB2_q_b[1]_PORT_B_address_reg, MB2_q_b[1]_PORT_A_write_enable_reg, , , MB2_q_b[1]_PORT_B_read_enable_reg, , , MB2_q_b[1]_clock_0, MB2_q_b[1]_clock_1, MB2_q_b[1]_clock_enable_0, MB2_q_b[1]_clock_enable_1, , , , );
MB2_q_b[1] = MB2_q_b[1]_PORT_B_data_out[0];


--YD1_ram_block1a1 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a1_PORT_A_data_in = RC1_d_writedata[1];
YD1_ram_block1a1_PORT_A_data_in_reg = DFFE(YD1_ram_block1a1_PORT_A_data_in, YD1_ram_block1a1_clock_0, , , );
YD1_ram_block1a1_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a1_PORT_A_address_reg = DFFE(YD1_ram_block1a1_PORT_A_address, YD1_ram_block1a1_clock_0, , , );
YD1_ram_block1a1_PORT_A_write_enable = Y1L10;
YD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a1_PORT_A_write_enable, YD1_ram_block1a1_clock_0, , , );
YD1_ram_block1a1_PORT_A_read_enable = VCC;
YD1_ram_block1a1_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a1_PORT_A_read_enable, YD1_ram_block1a1_clock_0, , , );
YD1_ram_block1a1_clock_0 = CLOCK_50;
YD1_ram_block1a1_PORT_A_data_out = MEMORY(YD1_ram_block1a1_PORT_A_data_in_reg, , YD1_ram_block1a1_PORT_A_address_reg, , YD1_ram_block1a1_PORT_A_write_enable_reg, YD1_ram_block1a1_PORT_A_read_enable_reg, , , , , YD1_ram_block1a1_clock_0, , , , , , , );
YD1_ram_block1a1 = YD1_ram_block1a1_PORT_A_data_out[0];


--MB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[2]_PORT_A_data_in = CB1_wdata[2];
MB2_q_b[2]_PORT_A_data_in_reg = DFFE(MB2_q_b[2]_PORT_A_data_in, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[2]_PORT_A_address_reg = DFFE(MB2_q_b[2]_PORT_A_address, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[2]_PORT_B_address_reg = DFFE(MB2_q_b[2]_PORT_B_address, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[2]_PORT_A_write_enable_reg = DFFE(MB2_q_b[2]_PORT_A_write_enable, MB2_q_b[2]_clock_0, , , );
MB2_q_b[2]_PORT_B_read_enable = VCC;
MB2_q_b[2]_PORT_B_read_enable_reg = DFFE(MB2_q_b[2]_PORT_B_read_enable, MB2_q_b[2]_clock_1, , , MB2_q_b[2]_clock_enable_1);
MB2_q_b[2]_clock_0 = CLOCK_50;
MB2_q_b[2]_clock_1 = CLOCK_50;
MB2_q_b[2]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[2]_clock_enable_1 = S1L73;
MB2_q_b[2]_PORT_B_data_out = MEMORY(MB2_q_b[2]_PORT_A_data_in_reg, , MB2_q_b[2]_PORT_A_address_reg, MB2_q_b[2]_PORT_B_address_reg, MB2_q_b[2]_PORT_A_write_enable_reg, , , MB2_q_b[2]_PORT_B_read_enable_reg, , , MB2_q_b[2]_clock_0, MB2_q_b[2]_clock_1, MB2_q_b[2]_clock_enable_0, MB2_q_b[2]_clock_enable_1, , , , );
MB2_q_b[2] = MB2_q_b[2]_PORT_B_data_out[0];


--YD1_ram_block1a2 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a2_PORT_A_data_in = RC1_d_writedata[2];
YD1_ram_block1a2_PORT_A_data_in_reg = DFFE(YD1_ram_block1a2_PORT_A_data_in, YD1_ram_block1a2_clock_0, , , );
YD1_ram_block1a2_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a2_PORT_A_address_reg = DFFE(YD1_ram_block1a2_PORT_A_address, YD1_ram_block1a2_clock_0, , , );
YD1_ram_block1a2_PORT_A_write_enable = Y1L10;
YD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a2_PORT_A_write_enable, YD1_ram_block1a2_clock_0, , , );
YD1_ram_block1a2_PORT_A_read_enable = VCC;
YD1_ram_block1a2_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a2_PORT_A_read_enable, YD1_ram_block1a2_clock_0, , , );
YD1_ram_block1a2_clock_0 = CLOCK_50;
YD1_ram_block1a2_PORT_A_data_out = MEMORY(YD1_ram_block1a2_PORT_A_data_in_reg, , YD1_ram_block1a2_PORT_A_address_reg, , YD1_ram_block1a2_PORT_A_write_enable_reg, YD1_ram_block1a2_PORT_A_read_enable_reg, , , , , YD1_ram_block1a2_clock_0, , , , , , , );
YD1_ram_block1a2 = YD1_ram_block1a2_PORT_A_data_out[0];


--MB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[3]_PORT_A_data_in = CB1_wdata[3];
MB2_q_b[3]_PORT_A_data_in_reg = DFFE(MB2_q_b[3]_PORT_A_data_in, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[3]_PORT_A_address_reg = DFFE(MB2_q_b[3]_PORT_A_address, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[3]_PORT_B_address_reg = DFFE(MB2_q_b[3]_PORT_B_address, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[3]_PORT_A_write_enable_reg = DFFE(MB2_q_b[3]_PORT_A_write_enable, MB2_q_b[3]_clock_0, , , );
MB2_q_b[3]_PORT_B_read_enable = VCC;
MB2_q_b[3]_PORT_B_read_enable_reg = DFFE(MB2_q_b[3]_PORT_B_read_enable, MB2_q_b[3]_clock_1, , , MB2_q_b[3]_clock_enable_1);
MB2_q_b[3]_clock_0 = CLOCK_50;
MB2_q_b[3]_clock_1 = CLOCK_50;
MB2_q_b[3]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[3]_clock_enable_1 = S1L73;
MB2_q_b[3]_PORT_B_data_out = MEMORY(MB2_q_b[3]_PORT_A_data_in_reg, , MB2_q_b[3]_PORT_A_address_reg, MB2_q_b[3]_PORT_B_address_reg, MB2_q_b[3]_PORT_A_write_enable_reg, , , MB2_q_b[3]_PORT_B_read_enable_reg, , , MB2_q_b[3]_clock_0, MB2_q_b[3]_clock_1, MB2_q_b[3]_clock_enable_0, MB2_q_b[3]_clock_enable_1, , , , );
MB2_q_b[3] = MB2_q_b[3]_PORT_B_data_out[0];


--YD1_ram_block1a3 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a3_PORT_A_data_in = RC1_d_writedata[3];
YD1_ram_block1a3_PORT_A_data_in_reg = DFFE(YD1_ram_block1a3_PORT_A_data_in, YD1_ram_block1a3_clock_0, , , );
YD1_ram_block1a3_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a3_PORT_A_address_reg = DFFE(YD1_ram_block1a3_PORT_A_address, YD1_ram_block1a3_clock_0, , , );
YD1_ram_block1a3_PORT_A_write_enable = Y1L10;
YD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a3_PORT_A_write_enable, YD1_ram_block1a3_clock_0, , , );
YD1_ram_block1a3_PORT_A_read_enable = VCC;
YD1_ram_block1a3_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a3_PORT_A_read_enable, YD1_ram_block1a3_clock_0, , , );
YD1_ram_block1a3_clock_0 = CLOCK_50;
YD1_ram_block1a3_PORT_A_data_out = MEMORY(YD1_ram_block1a3_PORT_A_data_in_reg, , YD1_ram_block1a3_PORT_A_address_reg, , YD1_ram_block1a3_PORT_A_write_enable_reg, YD1_ram_block1a3_PORT_A_read_enable_reg, , , , , YD1_ram_block1a3_clock_0, , , , , , , );
YD1_ram_block1a3 = YD1_ram_block1a3_PORT_A_data_out[0];


--MB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[4]_PORT_A_data_in = CB1_wdata[4];
MB2_q_b[4]_PORT_A_data_in_reg = DFFE(MB2_q_b[4]_PORT_A_data_in, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[4]_PORT_A_address_reg = DFFE(MB2_q_b[4]_PORT_A_address, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[4]_PORT_B_address_reg = DFFE(MB2_q_b[4]_PORT_B_address, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[4]_PORT_A_write_enable_reg = DFFE(MB2_q_b[4]_PORT_A_write_enable, MB2_q_b[4]_clock_0, , , );
MB2_q_b[4]_PORT_B_read_enable = VCC;
MB2_q_b[4]_PORT_B_read_enable_reg = DFFE(MB2_q_b[4]_PORT_B_read_enable, MB2_q_b[4]_clock_1, , , MB2_q_b[4]_clock_enable_1);
MB2_q_b[4]_clock_0 = CLOCK_50;
MB2_q_b[4]_clock_1 = CLOCK_50;
MB2_q_b[4]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[4]_clock_enable_1 = S1L73;
MB2_q_b[4]_PORT_B_data_out = MEMORY(MB2_q_b[4]_PORT_A_data_in_reg, , MB2_q_b[4]_PORT_A_address_reg, MB2_q_b[4]_PORT_B_address_reg, MB2_q_b[4]_PORT_A_write_enable_reg, , , MB2_q_b[4]_PORT_B_read_enable_reg, , , MB2_q_b[4]_clock_0, MB2_q_b[4]_clock_1, MB2_q_b[4]_clock_enable_0, MB2_q_b[4]_clock_enable_1, , , , );
MB2_q_b[4] = MB2_q_b[4]_PORT_B_data_out[0];


--YD1_ram_block1a4 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a4_PORT_A_data_in = RC1_d_writedata[4];
YD1_ram_block1a4_PORT_A_data_in_reg = DFFE(YD1_ram_block1a4_PORT_A_data_in, YD1_ram_block1a4_clock_0, , , );
YD1_ram_block1a4_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a4_PORT_A_address_reg = DFFE(YD1_ram_block1a4_PORT_A_address, YD1_ram_block1a4_clock_0, , , );
YD1_ram_block1a4_PORT_A_write_enable = Y1L10;
YD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a4_PORT_A_write_enable, YD1_ram_block1a4_clock_0, , , );
YD1_ram_block1a4_PORT_A_read_enable = VCC;
YD1_ram_block1a4_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a4_PORT_A_read_enable, YD1_ram_block1a4_clock_0, , , );
YD1_ram_block1a4_clock_0 = CLOCK_50;
YD1_ram_block1a4_PORT_A_data_out = MEMORY(YD1_ram_block1a4_PORT_A_data_in_reg, , YD1_ram_block1a4_PORT_A_address_reg, , YD1_ram_block1a4_PORT_A_write_enable_reg, YD1_ram_block1a4_PORT_A_read_enable_reg, , , , , YD1_ram_block1a4_clock_0, , , , , , , );
YD1_ram_block1a4 = YD1_ram_block1a4_PORT_A_data_out[0];


--MB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[5]_PORT_A_data_in = CB1_wdata[5];
MB2_q_b[5]_PORT_A_data_in_reg = DFFE(MB2_q_b[5]_PORT_A_data_in, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[5]_PORT_A_address_reg = DFFE(MB2_q_b[5]_PORT_A_address, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[5]_PORT_B_address_reg = DFFE(MB2_q_b[5]_PORT_B_address, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[5]_PORT_A_write_enable_reg = DFFE(MB2_q_b[5]_PORT_A_write_enable, MB2_q_b[5]_clock_0, , , );
MB2_q_b[5]_PORT_B_read_enable = VCC;
MB2_q_b[5]_PORT_B_read_enable_reg = DFFE(MB2_q_b[5]_PORT_B_read_enable, MB2_q_b[5]_clock_1, , , MB2_q_b[5]_clock_enable_1);
MB2_q_b[5]_clock_0 = CLOCK_50;
MB2_q_b[5]_clock_1 = CLOCK_50;
MB2_q_b[5]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[5]_clock_enable_1 = S1L73;
MB2_q_b[5]_PORT_B_data_out = MEMORY(MB2_q_b[5]_PORT_A_data_in_reg, , MB2_q_b[5]_PORT_A_address_reg, MB2_q_b[5]_PORT_B_address_reg, MB2_q_b[5]_PORT_A_write_enable_reg, , , MB2_q_b[5]_PORT_B_read_enable_reg, , , MB2_q_b[5]_clock_0, MB2_q_b[5]_clock_1, MB2_q_b[5]_clock_enable_0, MB2_q_b[5]_clock_enable_1, , , , );
MB2_q_b[5] = MB2_q_b[5]_PORT_B_data_out[0];


--YD1_ram_block1a5 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a5_PORT_A_data_in = RC1_d_writedata[5];
YD1_ram_block1a5_PORT_A_data_in_reg = DFFE(YD1_ram_block1a5_PORT_A_data_in, YD1_ram_block1a5_clock_0, , , );
YD1_ram_block1a5_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a5_PORT_A_address_reg = DFFE(YD1_ram_block1a5_PORT_A_address, YD1_ram_block1a5_clock_0, , , );
YD1_ram_block1a5_PORT_A_write_enable = Y1L10;
YD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a5_PORT_A_write_enable, YD1_ram_block1a5_clock_0, , , );
YD1_ram_block1a5_PORT_A_read_enable = VCC;
YD1_ram_block1a5_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a5_PORT_A_read_enable, YD1_ram_block1a5_clock_0, , , );
YD1_ram_block1a5_clock_0 = CLOCK_50;
YD1_ram_block1a5_PORT_A_data_out = MEMORY(YD1_ram_block1a5_PORT_A_data_in_reg, , YD1_ram_block1a5_PORT_A_address_reg, , YD1_ram_block1a5_PORT_A_write_enable_reg, YD1_ram_block1a5_PORT_A_read_enable_reg, , , , , YD1_ram_block1a5_clock_0, , , , , , , );
YD1_ram_block1a5 = YD1_ram_block1a5_PORT_A_data_out[0];


--MB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[6]_PORT_A_data_in = CB1_wdata[6];
MB2_q_b[6]_PORT_A_data_in_reg = DFFE(MB2_q_b[6]_PORT_A_data_in, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[6]_PORT_A_address_reg = DFFE(MB2_q_b[6]_PORT_A_address, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[6]_PORT_B_address_reg = DFFE(MB2_q_b[6]_PORT_B_address, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[6]_PORT_A_write_enable_reg = DFFE(MB2_q_b[6]_PORT_A_write_enable, MB2_q_b[6]_clock_0, , , );
MB2_q_b[6]_PORT_B_read_enable = VCC;
MB2_q_b[6]_PORT_B_read_enable_reg = DFFE(MB2_q_b[6]_PORT_B_read_enable, MB2_q_b[6]_clock_1, , , MB2_q_b[6]_clock_enable_1);
MB2_q_b[6]_clock_0 = CLOCK_50;
MB2_q_b[6]_clock_1 = CLOCK_50;
MB2_q_b[6]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[6]_clock_enable_1 = S1L73;
MB2_q_b[6]_PORT_B_data_out = MEMORY(MB2_q_b[6]_PORT_A_data_in_reg, , MB2_q_b[6]_PORT_A_address_reg, MB2_q_b[6]_PORT_B_address_reg, MB2_q_b[6]_PORT_A_write_enable_reg, , , MB2_q_b[6]_PORT_B_read_enable_reg, , , MB2_q_b[6]_clock_0, MB2_q_b[6]_clock_1, MB2_q_b[6]_clock_enable_0, MB2_q_b[6]_clock_enable_1, , , , );
MB2_q_b[6] = MB2_q_b[6]_PORT_B_data_out[0];


--YD1_ram_block1a6 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a6_PORT_A_data_in = RC1_d_writedata[6];
YD1_ram_block1a6_PORT_A_data_in_reg = DFFE(YD1_ram_block1a6_PORT_A_data_in, YD1_ram_block1a6_clock_0, , , );
YD1_ram_block1a6_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a6_PORT_A_address_reg = DFFE(YD1_ram_block1a6_PORT_A_address, YD1_ram_block1a6_clock_0, , , );
YD1_ram_block1a6_PORT_A_write_enable = Y1L10;
YD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a6_PORT_A_write_enable, YD1_ram_block1a6_clock_0, , , );
YD1_ram_block1a6_PORT_A_read_enable = VCC;
YD1_ram_block1a6_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a6_PORT_A_read_enable, YD1_ram_block1a6_clock_0, , , );
YD1_ram_block1a6_clock_0 = CLOCK_50;
YD1_ram_block1a6_PORT_A_data_out = MEMORY(YD1_ram_block1a6_PORT_A_data_in_reg, , YD1_ram_block1a6_PORT_A_address_reg, , YD1_ram_block1a6_PORT_A_write_enable_reg, YD1_ram_block1a6_PORT_A_read_enable_reg, , , , , YD1_ram_block1a6_clock_0, , , , , , , );
YD1_ram_block1a6 = YD1_ram_block1a6_PORT_A_data_out[0];


--MB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB2_q_b[7]_PORT_A_data_in = CB1_wdata[7];
MB2_q_b[7]_PORT_A_data_in_reg = DFFE(MB2_q_b[7]_PORT_A_data_in, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_A_address = BUS(NB4_counter_reg_bit[0], NB4_counter_reg_bit[1], NB4_counter_reg_bit[2], NB4_counter_reg_bit[3], NB4_counter_reg_bit[4], NB4_counter_reg_bit[5]);
MB2_q_b[7]_PORT_A_address_reg = DFFE(MB2_q_b[7]_PORT_A_address, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_address = BUS(NB3_counter_reg_bit[0], NB3_counter_reg_bit[1], NB3_counter_reg_bit[2], NB3_counter_reg_bit[3], NB3_counter_reg_bit[4], NB3_counter_reg_bit[5]);
MB2_q_b[7]_PORT_B_address_reg = DFFE(MB2_q_b[7]_PORT_B_address, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_PORT_A_write_enable = S1_wr_rfifo;
MB2_q_b[7]_PORT_A_write_enable_reg = DFFE(MB2_q_b[7]_PORT_A_write_enable, MB2_q_b[7]_clock_0, , , );
MB2_q_b[7]_PORT_B_read_enable = VCC;
MB2_q_b[7]_PORT_B_read_enable_reg = DFFE(MB2_q_b[7]_PORT_B_read_enable, MB2_q_b[7]_clock_1, , , MB2_q_b[7]_clock_enable_1);
MB2_q_b[7]_clock_0 = CLOCK_50;
MB2_q_b[7]_clock_1 = CLOCK_50;
MB2_q_b[7]_clock_enable_0 = S1_wr_rfifo;
MB2_q_b[7]_clock_enable_1 = S1L73;
MB2_q_b[7]_PORT_B_data_out = MEMORY(MB2_q_b[7]_PORT_A_data_in_reg, , MB2_q_b[7]_PORT_A_address_reg, MB2_q_b[7]_PORT_B_address_reg, MB2_q_b[7]_PORT_A_write_enable_reg, , , MB2_q_b[7]_PORT_B_read_enable_reg, , , MB2_q_b[7]_clock_0, MB2_q_b[7]_clock_1, MB2_q_b[7]_clock_enable_0, MB2_q_b[7]_clock_enable_1, , , , );
MB2_q_b[7] = MB2_q_b[7]_PORT_B_data_out[0];


--YD1_ram_block1a7 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_0_rtl_0|altsyncram_ebf1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
YD1_ram_block1a7_PORT_A_data_in = RC1_d_writedata[7];
YD1_ram_block1a7_PORT_A_data_in_reg = DFFE(YD1_ram_block1a7_PORT_A_data_in, YD1_ram_block1a7_clock_0, , , );
YD1_ram_block1a7_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
YD1_ram_block1a7_PORT_A_address_reg = DFFE(YD1_ram_block1a7_PORT_A_address, YD1_ram_block1a7_clock_0, , , );
YD1_ram_block1a7_PORT_A_write_enable = Y1L10;
YD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(YD1_ram_block1a7_PORT_A_write_enable, YD1_ram_block1a7_clock_0, , , );
YD1_ram_block1a7_PORT_A_read_enable = VCC;
YD1_ram_block1a7_PORT_A_read_enable_reg = DFFE(YD1_ram_block1a7_PORT_A_read_enable, YD1_ram_block1a7_clock_0, , , );
YD1_ram_block1a7_clock_0 = CLOCK_50;
YD1_ram_block1a7_PORT_A_data_out = MEMORY(YD1_ram_block1a7_PORT_A_data_in_reg, , YD1_ram_block1a7_PORT_A_address_reg, , YD1_ram_block1a7_PORT_A_write_enable_reg, YD1_ram_block1a7_PORT_A_read_enable_reg, , , , , YD1_ram_block1a7_clock_0, , , , , , , );
YD1_ram_block1a7 = YD1_ram_block1a7_PORT_A_data_out[0];


--cntr[21] is cntr[21]
--register power-up is low

cntr[21] = DFFEAS(A1L14, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--MB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[0]_PORT_A_data_in = RC1_d_writedata[0];
MB1_q_b[0]_PORT_A_data_in_reg = DFFE(MB1_q_b[0]_PORT_A_data_in, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[0]_PORT_A_address_reg = DFFE(MB1_q_b[0]_PORT_A_address, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[0]_PORT_B_address_reg = DFFE(MB1_q_b[0]_PORT_B_address, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[0]_PORT_A_write_enable_reg = DFFE(MB1_q_b[0]_PORT_A_write_enable, MB1_q_b[0]_clock_0, , , );
MB1_q_b[0]_PORT_B_read_enable = VCC;
MB1_q_b[0]_PORT_B_read_enable_reg = DFFE(MB1_q_b[0]_PORT_B_read_enable, MB1_q_b[0]_clock_1, , , MB1_q_b[0]_clock_enable_1);
MB1_q_b[0]_clock_0 = CLOCK_50;
MB1_q_b[0]_clock_1 = CLOCK_50;
MB1_q_b[0]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[0]_clock_enable_1 = S1L83;
MB1_q_b[0]_PORT_B_data_out = MEMORY(MB1_q_b[0]_PORT_A_data_in_reg, , MB1_q_b[0]_PORT_A_address_reg, MB1_q_b[0]_PORT_B_address_reg, MB1_q_b[0]_PORT_A_write_enable_reg, , , MB1_q_b[0]_PORT_B_read_enable_reg, , , MB1_q_b[0]_clock_0, MB1_q_b[0]_clock_1, MB1_q_b[0]_clock_enable_0, MB1_q_b[0]_clock_enable_1, , , , );
MB1_q_b[0] = MB1_q_b[0]_PORT_B_data_out[0];


--CB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

CB1_count[6] = AMPP_FUNCTION(A1L136, CB1_count[5], !A1L128, !A1L134, CB1L57);


--ND1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

ND1_sr[25] = DFFEAS(ND1L66, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

ND1_sr[5] = DFFEAS(ND1L67, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

AD1_break_readreg[3] = DFFEAS(MD1_jdo[3], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

KD1_MonDReg[3] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , KD1L50, WD1_q_a[3],  , KD1L61, !MD1_take_action_ocimem_b);


--WD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[2]_PORT_A_data_in = KD1L130;
WD1_q_a[2]_PORT_A_data_in_reg = DFFE(WD1_q_a[2]_PORT_A_data_in, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[2]_PORT_A_address_reg = DFFE(WD1_q_a[2]_PORT_A_address, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_write_enable = KD1L160;
WD1_q_a[2]_PORT_A_write_enable_reg = DFFE(WD1_q_a[2]_PORT_A_write_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_read_enable = !KD1L160;
WD1_q_a[2]_PORT_A_read_enable_reg = DFFE(WD1_q_a[2]_PORT_A_read_enable, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_PORT_A_byte_mask = KD1L123;
WD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[2]_PORT_A_byte_mask, WD1_q_a[2]_clock_0, , , WD1_q_a[2]_clock_enable_0);
WD1_q_a[2]_clock_0 = CLOCK_50;
WD1_q_a[2]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[2]_PORT_A_data_out = MEMORY(WD1_q_a[2]_PORT_A_data_in_reg, , WD1_q_a[2]_PORT_A_address_reg, , WD1_q_a[2]_PORT_A_write_enable_reg, WD1_q_a[2]_PORT_A_read_enable_reg, , , WD1_q_a[2]_PORT_A_byte_mask_reg, , WD1_q_a[2]_clock_0, , WD1_q_a[2]_clock_enable_0, , , , , );
WD1_q_a[2] = WD1_q_a[2]_PORT_A_data_out[0];


--KD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
KD1L11_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L11 = SUM(KD1L11_adder_eqn);

--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
KD1L12_adder_eqn = ( KD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KD1L12 = CARRY(KD1L12_adder_eqn);


--KD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
KD1L15_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L15 = SUM(KD1L15_adder_eqn);

--KD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
KD1L16_adder_eqn = ( KD1_MonAReg[3] ) + ( GND ) + ( KD1L12 );
KD1L16 = CARRY(KD1L16_adder_eqn);


--KD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
KD1L19_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L19 = SUM(KD1L19_adder_eqn);

--KD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
KD1L20_adder_eqn = ( KD1_MonAReg[4] ) + ( GND ) + ( KD1L16 );
KD1L20 = CARRY(KD1L20_adder_eqn);


--KD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
KD1L23_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L20 );
KD1L23 = SUM(KD1L23_adder_eqn);

--KD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
KD1L24_adder_eqn = ( KD1_MonAReg[5] ) + ( GND ) + ( KD1L20 );
KD1L24 = CARRY(KD1L24_adder_eqn);


--KD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
KD1L27_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L27 = SUM(KD1L27_adder_eqn);

--KD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
KD1L28_adder_eqn = ( KD1_MonAReg[6] ) + ( GND ) + ( KD1L24 );
KD1L28 = CARRY(KD1L28_adder_eqn);


--KD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
KD1L31_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L31 = SUM(KD1L31_adder_eqn);

--KD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
KD1L32_adder_eqn = ( KD1_MonAReg[7] ) + ( GND ) + ( KD1L28 );
KD1L32 = CARRY(KD1L32_adder_eqn);


--KD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
KD1L35_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L35 = SUM(KD1L35_adder_eqn);

--KD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
KD1L36_adder_eqn = ( KD1_MonAReg[8] ) + ( GND ) + ( KD1L32 );
KD1L36 = CARRY(KD1L36_adder_eqn);


--ZD1_ram_block1a0 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a0_PORT_A_data_in = RC1_d_writedata[8];
ZD1_ram_block1a0_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a0_PORT_A_data_in, ZD1_ram_block1a0_clock_0, , , );
ZD1_ram_block1a0_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a0_PORT_A_address_reg = DFFE(ZD1_ram_block1a0_PORT_A_address, ZD1_ram_block1a0_clock_0, , , );
ZD1_ram_block1a0_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a0_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a0_PORT_A_write_enable, ZD1_ram_block1a0_clock_0, , , );
ZD1_ram_block1a0_PORT_A_read_enable = VCC;
ZD1_ram_block1a0_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a0_PORT_A_read_enable, ZD1_ram_block1a0_clock_0, , , );
ZD1_ram_block1a0_clock_0 = CLOCK_50;
ZD1_ram_block1a0_PORT_A_data_out = MEMORY(ZD1_ram_block1a0_PORT_A_data_in_reg, , ZD1_ram_block1a0_PORT_A_address_reg, , ZD1_ram_block1a0_PORT_A_write_enable_reg, ZD1_ram_block1a0_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a0_clock_0, , , , , , , );
ZD1_ram_block1a0 = ZD1_ram_block1a0_PORT_A_data_out[0];


--XB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

XB1_av_readdata_pre[16] = DFFEAS(S1L30, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[0],  ,  , S1_read_0);


--XB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[16]
--register power-up is low

XB2_av_readdata_pre[16] = DFFEAS(AE1_ram_block1a0, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L24Q,  ,  , !Y1L23Q);


--RC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

RC1_av_ld_byte3_data[0] = DFFEAS(FC1L28, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
RC1L134_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1_E_src1[30] ) + ( RC1L139 );
RC1L134 = SUM(RC1L134_adder_eqn);

--RC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
RC1L135_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[30]) ) + ( RC1_E_src1[30] ) + ( RC1L139 );
RC1L135 = CARRY(RC1L135_adder_eqn);


--RC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

RC1_W_alu_result[16] = DFFEAS(RC1L321, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

RC1_W_alu_result[22] = DFFEAS(RC1L327, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

RC1_W_alu_result[21] = DFFEAS(RC1L326, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

RC1_W_alu_result[20] = DFFEAS(RC1L325, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

RC1_W_alu_result[19] = DFFEAS(RC1L324, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

RC1_W_alu_result[18] = DFFEAS(RC1L323, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

RC1_W_alu_result[17] = DFFEAS(RC1L322, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

RC1_av_ld_byte3_data[1] = DFFEAS(FC1L29, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

RC1_W_alu_result[25] = DFFEAS(RC1L330, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

RC1_W_alu_result[23] = DFFEAS(RC1L328, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

RC1_av_ld_byte3_data[3] = DFFEAS(FC1L30, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

RC1_W_alu_result[27] = DFFEAS(RC1L332, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

RC1_av_ld_byte3_data[2] = DFFEAS(FC1L31, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

RC1_W_alu_result[26] = DFFEAS(RC1L331, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

RC1_av_ld_byte3_data[5] = DFFEAS(FC1L33, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

RC1_W_alu_result[29] = DFFEAS(RC1L334, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

RC1_av_ld_byte3_data[4] = DFFEAS(FC1L34, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

RC1_W_alu_result[28] = DFFEAS(RC1L333, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

RC1_W_alu_result[24] = DFFEAS(RC1L329, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

RC1_av_ld_byte3_data[7] = DFFEAS(FC1L35, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

RC1_W_alu_result[31] = DFFEAS(RC1L336, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

RC1_av_ld_byte3_data[6] = DFFEAS(FC1L37, CLOCK_50, !CE1_r_sync_rst,  , !RC1L944, RC1L835,  ,  , RC1_av_ld_aligning_data);


--RC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

RC1_W_alu_result[30] = DFFEAS(RC1L335, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  , RC1L337,  );


--RC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

RC1_E_shift_rot_result[30] = DFFEAS(RC1L459, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[30],  ,  , RC1_E_new_inst);


--S1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
S1L2_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( S1L19 );
S1L2 = SUM(S1L2_adder_eqn);

--S1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
S1L3_adder_eqn = ( !PB2_counter_reg_bit[4] ) + ( GND ) + ( S1L19 );
S1L3 = CARRY(S1L3_adder_eqn);


--S1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
S1L6_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( S1L3 );
S1L6 = SUM(S1L6_adder_eqn);

--S1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
S1L7_adder_eqn = ( !PB2_counter_reg_bit[5] ) + ( GND ) + ( S1L3 );
S1L7 = CARRY(S1L7_adder_eqn);


--S1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
S1L10_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( S1L7 );
S1L10 = SUM(S1L10_adder_eqn);

--S1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
S1L11_adder_eqn = ( !LB2_b_full ) + ( VCC ) + ( S1L7 );
S1L11 = CARRY(S1L11_adder_eqn);


--S1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
S1L14_adder_eqn = ( VCC ) + ( GND ) + ( S1L11 );
S1L14 = SUM(S1L14_adder_eqn);


--S1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
S1L18_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( S1L27 );
S1L18 = SUM(S1L18_adder_eqn);

--S1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
S1L19_adder_eqn = ( !PB2_counter_reg_bit[3] ) + ( GND ) + ( S1L27 );
S1L19 = CARRY(S1L19_adder_eqn);


--S1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
S1L22_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
S1L22 = SUM(S1L22_adder_eqn);

--S1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
S1L23_adder_eqn = ( !PB2_counter_reg_bit[0] ) + ( !PB2_counter_reg_bit[1] ) + ( !VCC );
S1L23 = CARRY(S1L23_adder_eqn);


--S1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
S1L26_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( S1L23 );
S1L26 = SUM(S1L26_adder_eqn);

--S1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
S1L27_adder_eqn = ( !PB2_counter_reg_bit[2] ) + ( GND ) + ( S1L23 );
S1L27 = CARRY(S1L27_adder_eqn);


--WD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[22]_PORT_A_data_in = KD1L150;
WD1_q_a[22]_PORT_A_data_in_reg = DFFE(WD1_q_a[22]_PORT_A_data_in, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[22]_PORT_A_address_reg = DFFE(WD1_q_a[22]_PORT_A_address, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_write_enable = KD1L160;
WD1_q_a[22]_PORT_A_write_enable_reg = DFFE(WD1_q_a[22]_PORT_A_write_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_read_enable = !KD1L160;
WD1_q_a[22]_PORT_A_read_enable_reg = DFFE(WD1_q_a[22]_PORT_A_read_enable, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_PORT_A_byte_mask = KD1L125;
WD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[22]_PORT_A_byte_mask, WD1_q_a[22]_clock_0, , , WD1_q_a[22]_clock_enable_0);
WD1_q_a[22]_clock_0 = CLOCK_50;
WD1_q_a[22]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[22]_PORT_A_data_out = MEMORY(WD1_q_a[22]_PORT_A_data_in_reg, , WD1_q_a[22]_PORT_A_address_reg, , WD1_q_a[22]_PORT_A_write_enable_reg, WD1_q_a[22]_PORT_A_read_enable_reg, , , WD1_q_a[22]_PORT_A_byte_mask_reg, , WD1_q_a[22]_clock_0, , WD1_q_a[22]_clock_enable_0, , , , , );
WD1_q_a[22] = WD1_q_a[22]_PORT_A_data_out[0];


--ND1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

ND1_sr[21] = DFFEAS(ND1L68, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

ND1_sr[20] = DFFEAS(ND1L69, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--WD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[23]_PORT_A_data_in = KD1L151;
WD1_q_a[23]_PORT_A_data_in_reg = DFFE(WD1_q_a[23]_PORT_A_data_in, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[23]_PORT_A_address_reg = DFFE(WD1_q_a[23]_PORT_A_address, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_write_enable = KD1L160;
WD1_q_a[23]_PORT_A_write_enable_reg = DFFE(WD1_q_a[23]_PORT_A_write_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_read_enable = !KD1L160;
WD1_q_a[23]_PORT_A_read_enable_reg = DFFE(WD1_q_a[23]_PORT_A_read_enable, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_PORT_A_byte_mask = KD1L125;
WD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[23]_PORT_A_byte_mask, WD1_q_a[23]_clock_0, , , WD1_q_a[23]_clock_enable_0);
WD1_q_a[23]_clock_0 = CLOCK_50;
WD1_q_a[23]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[23]_PORT_A_data_out = MEMORY(WD1_q_a[23]_PORT_A_data_in_reg, , WD1_q_a[23]_PORT_A_address_reg, , WD1_q_a[23]_PORT_A_write_enable_reg, WD1_q_a[23]_PORT_A_read_enable_reg, , , WD1_q_a[23]_PORT_A_byte_mask_reg, , WD1_q_a[23]_clock_0, , WD1_q_a[23]_clock_enable_0, , , , , );
WD1_q_a[23] = WD1_q_a[23]_PORT_A_data_out[0];


--WD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[24]_PORT_A_data_in = KD1L152;
WD1_q_a[24]_PORT_A_data_in_reg = DFFE(WD1_q_a[24]_PORT_A_data_in, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[24]_PORT_A_address_reg = DFFE(WD1_q_a[24]_PORT_A_address, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_write_enable = KD1L160;
WD1_q_a[24]_PORT_A_write_enable_reg = DFFE(WD1_q_a[24]_PORT_A_write_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_read_enable = !KD1L160;
WD1_q_a[24]_PORT_A_read_enable_reg = DFFE(WD1_q_a[24]_PORT_A_read_enable, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_PORT_A_byte_mask = KD1L126;
WD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[24]_PORT_A_byte_mask, WD1_q_a[24]_clock_0, , , WD1_q_a[24]_clock_enable_0);
WD1_q_a[24]_clock_0 = CLOCK_50;
WD1_q_a[24]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[24]_PORT_A_data_out = MEMORY(WD1_q_a[24]_PORT_A_data_in_reg, , WD1_q_a[24]_PORT_A_address_reg, , WD1_q_a[24]_PORT_A_write_enable_reg, WD1_q_a[24]_PORT_A_read_enable_reg, , , WD1_q_a[24]_PORT_A_byte_mask_reg, , WD1_q_a[24]_clock_0, , WD1_q_a[24]_clock_enable_0, , , , , );
WD1_q_a[24] = WD1_q_a[24]_PORT_A_data_out[0];


--WD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[25]_PORT_A_data_in = KD1L153;
WD1_q_a[25]_PORT_A_data_in_reg = DFFE(WD1_q_a[25]_PORT_A_data_in, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[25]_PORT_A_address_reg = DFFE(WD1_q_a[25]_PORT_A_address, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_write_enable = KD1L160;
WD1_q_a[25]_PORT_A_write_enable_reg = DFFE(WD1_q_a[25]_PORT_A_write_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_read_enable = !KD1L160;
WD1_q_a[25]_PORT_A_read_enable_reg = DFFE(WD1_q_a[25]_PORT_A_read_enable, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_PORT_A_byte_mask = KD1L126;
WD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[25]_PORT_A_byte_mask, WD1_q_a[25]_clock_0, , , WD1_q_a[25]_clock_enable_0);
WD1_q_a[25]_clock_0 = CLOCK_50;
WD1_q_a[25]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[25]_PORT_A_data_out = MEMORY(WD1_q_a[25]_PORT_A_data_in_reg, , WD1_q_a[25]_PORT_A_address_reg, , WD1_q_a[25]_PORT_A_write_enable_reg, WD1_q_a[25]_PORT_A_read_enable_reg, , , WD1_q_a[25]_PORT_A_byte_mask_reg, , WD1_q_a[25]_clock_0, , WD1_q_a[25]_clock_enable_0, , , , , );
WD1_q_a[25] = WD1_q_a[25]_PORT_A_data_out[0];


--WD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[26]_PORT_A_data_in = KD1L154;
WD1_q_a[26]_PORT_A_data_in_reg = DFFE(WD1_q_a[26]_PORT_A_data_in, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[26]_PORT_A_address_reg = DFFE(WD1_q_a[26]_PORT_A_address, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_write_enable = KD1L160;
WD1_q_a[26]_PORT_A_write_enable_reg = DFFE(WD1_q_a[26]_PORT_A_write_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_read_enable = !KD1L160;
WD1_q_a[26]_PORT_A_read_enable_reg = DFFE(WD1_q_a[26]_PORT_A_read_enable, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_PORT_A_byte_mask = KD1L126;
WD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[26]_PORT_A_byte_mask, WD1_q_a[26]_clock_0, , , WD1_q_a[26]_clock_enable_0);
WD1_q_a[26]_clock_0 = CLOCK_50;
WD1_q_a[26]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[26]_PORT_A_data_out = MEMORY(WD1_q_a[26]_PORT_A_data_in_reg, , WD1_q_a[26]_PORT_A_address_reg, , WD1_q_a[26]_PORT_A_write_enable_reg, WD1_q_a[26]_PORT_A_read_enable_reg, , , WD1_q_a[26]_PORT_A_byte_mask_reg, , WD1_q_a[26]_clock_0, , WD1_q_a[26]_clock_enable_0, , , , , );
WD1_q_a[26] = WD1_q_a[26]_PORT_A_data_out[0];


--WD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[11]_PORT_A_data_in = KD1L139;
WD1_q_a[11]_PORT_A_data_in_reg = DFFE(WD1_q_a[11]_PORT_A_data_in, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[11]_PORT_A_address_reg = DFFE(WD1_q_a[11]_PORT_A_address, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_write_enable = KD1L160;
WD1_q_a[11]_PORT_A_write_enable_reg = DFFE(WD1_q_a[11]_PORT_A_write_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_read_enable = !KD1L160;
WD1_q_a[11]_PORT_A_read_enable_reg = DFFE(WD1_q_a[11]_PORT_A_read_enable, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_PORT_A_byte_mask = KD1L124;
WD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[11]_PORT_A_byte_mask, WD1_q_a[11]_clock_0, , , WD1_q_a[11]_clock_enable_0);
WD1_q_a[11]_clock_0 = CLOCK_50;
WD1_q_a[11]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[11]_PORT_A_data_out = MEMORY(WD1_q_a[11]_PORT_A_data_in_reg, , WD1_q_a[11]_PORT_A_address_reg, , WD1_q_a[11]_PORT_A_write_enable_reg, WD1_q_a[11]_PORT_A_read_enable_reg, , , WD1_q_a[11]_PORT_A_byte_mask_reg, , WD1_q_a[11]_clock_0, , WD1_q_a[11]_clock_enable_0, , , , , );
WD1_q_a[11] = WD1_q_a[11]_PORT_A_data_out[0];


--WD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[12]_PORT_A_data_in = KD1L140;
WD1_q_a[12]_PORT_A_data_in_reg = DFFE(WD1_q_a[12]_PORT_A_data_in, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[12]_PORT_A_address_reg = DFFE(WD1_q_a[12]_PORT_A_address, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_write_enable = KD1L160;
WD1_q_a[12]_PORT_A_write_enable_reg = DFFE(WD1_q_a[12]_PORT_A_write_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_read_enable = !KD1L160;
WD1_q_a[12]_PORT_A_read_enable_reg = DFFE(WD1_q_a[12]_PORT_A_read_enable, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_PORT_A_byte_mask = KD1L124;
WD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[12]_PORT_A_byte_mask, WD1_q_a[12]_clock_0, , , WD1_q_a[12]_clock_enable_0);
WD1_q_a[12]_clock_0 = CLOCK_50;
WD1_q_a[12]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[12]_PORT_A_data_out = MEMORY(WD1_q_a[12]_PORT_A_data_in_reg, , WD1_q_a[12]_PORT_A_address_reg, , WD1_q_a[12]_PORT_A_write_enable_reg, WD1_q_a[12]_PORT_A_read_enable_reg, , , WD1_q_a[12]_PORT_A_byte_mask_reg, , WD1_q_a[12]_clock_0, , WD1_q_a[12]_clock_enable_0, , , , , );
WD1_q_a[12] = WD1_q_a[12]_PORT_A_data_out[0];


--WD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[13]_PORT_A_data_in = KD1L141;
WD1_q_a[13]_PORT_A_data_in_reg = DFFE(WD1_q_a[13]_PORT_A_data_in, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[13]_PORT_A_address_reg = DFFE(WD1_q_a[13]_PORT_A_address, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_write_enable = KD1L160;
WD1_q_a[13]_PORT_A_write_enable_reg = DFFE(WD1_q_a[13]_PORT_A_write_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_read_enable = !KD1L160;
WD1_q_a[13]_PORT_A_read_enable_reg = DFFE(WD1_q_a[13]_PORT_A_read_enable, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_PORT_A_byte_mask = KD1L124;
WD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[13]_PORT_A_byte_mask, WD1_q_a[13]_clock_0, , , WD1_q_a[13]_clock_enable_0);
WD1_q_a[13]_clock_0 = CLOCK_50;
WD1_q_a[13]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[13]_PORT_A_data_out = MEMORY(WD1_q_a[13]_PORT_A_data_in_reg, , WD1_q_a[13]_PORT_A_address_reg, , WD1_q_a[13]_PORT_A_write_enable_reg, WD1_q_a[13]_PORT_A_read_enable_reg, , , WD1_q_a[13]_PORT_A_byte_mask_reg, , WD1_q_a[13]_clock_0, , WD1_q_a[13]_clock_enable_0, , , , , );
WD1_q_a[13] = WD1_q_a[13]_PORT_A_data_out[0];


--WD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[14]_PORT_A_data_in = KD1L142;
WD1_q_a[14]_PORT_A_data_in_reg = DFFE(WD1_q_a[14]_PORT_A_data_in, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[14]_PORT_A_address_reg = DFFE(WD1_q_a[14]_PORT_A_address, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_write_enable = KD1L160;
WD1_q_a[14]_PORT_A_write_enable_reg = DFFE(WD1_q_a[14]_PORT_A_write_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_read_enable = !KD1L160;
WD1_q_a[14]_PORT_A_read_enable_reg = DFFE(WD1_q_a[14]_PORT_A_read_enable, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_PORT_A_byte_mask = KD1L124;
WD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[14]_PORT_A_byte_mask, WD1_q_a[14]_clock_0, , , WD1_q_a[14]_clock_enable_0);
WD1_q_a[14]_clock_0 = CLOCK_50;
WD1_q_a[14]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[14]_PORT_A_data_out = MEMORY(WD1_q_a[14]_PORT_A_data_in_reg, , WD1_q_a[14]_PORT_A_address_reg, , WD1_q_a[14]_PORT_A_write_enable_reg, WD1_q_a[14]_PORT_A_read_enable_reg, , , WD1_q_a[14]_PORT_A_byte_mask_reg, , WD1_q_a[14]_clock_0, , WD1_q_a[14]_clock_enable_0, , , , , );
WD1_q_a[14] = WD1_q_a[14]_PORT_A_data_out[0];


--WD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[15]_PORT_A_data_in = KD1L143;
WD1_q_a[15]_PORT_A_data_in_reg = DFFE(WD1_q_a[15]_PORT_A_data_in, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[15]_PORT_A_address_reg = DFFE(WD1_q_a[15]_PORT_A_address, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_write_enable = KD1L160;
WD1_q_a[15]_PORT_A_write_enable_reg = DFFE(WD1_q_a[15]_PORT_A_write_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_read_enable = !KD1L160;
WD1_q_a[15]_PORT_A_read_enable_reg = DFFE(WD1_q_a[15]_PORT_A_read_enable, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_PORT_A_byte_mask = KD1L124;
WD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[15]_PORT_A_byte_mask, WD1_q_a[15]_clock_0, , , WD1_q_a[15]_clock_enable_0);
WD1_q_a[15]_clock_0 = CLOCK_50;
WD1_q_a[15]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[15]_PORT_A_data_out = MEMORY(WD1_q_a[15]_PORT_A_data_in_reg, , WD1_q_a[15]_PORT_A_address_reg, , WD1_q_a[15]_PORT_A_write_enable_reg, WD1_q_a[15]_PORT_A_read_enable_reg, , , WD1_q_a[15]_PORT_A_byte_mask_reg, , WD1_q_a[15]_clock_0, , WD1_q_a[15]_clock_enable_0, , , , , );
WD1_q_a[15] = WD1_q_a[15]_PORT_A_data_out[0];


--WD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[16]_PORT_A_data_in = KD1L144;
WD1_q_a[16]_PORT_A_data_in_reg = DFFE(WD1_q_a[16]_PORT_A_data_in, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[16]_PORT_A_address_reg = DFFE(WD1_q_a[16]_PORT_A_address, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_write_enable = KD1L160;
WD1_q_a[16]_PORT_A_write_enable_reg = DFFE(WD1_q_a[16]_PORT_A_write_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_read_enable = !KD1L160;
WD1_q_a[16]_PORT_A_read_enable_reg = DFFE(WD1_q_a[16]_PORT_A_read_enable, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_PORT_A_byte_mask = KD1L125;
WD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[16]_PORT_A_byte_mask, WD1_q_a[16]_clock_0, , , WD1_q_a[16]_clock_enable_0);
WD1_q_a[16]_clock_0 = CLOCK_50;
WD1_q_a[16]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[16]_PORT_A_data_out = MEMORY(WD1_q_a[16]_PORT_A_data_in_reg, , WD1_q_a[16]_PORT_A_address_reg, , WD1_q_a[16]_PORT_A_write_enable_reg, WD1_q_a[16]_PORT_A_read_enable_reg, , , WD1_q_a[16]_PORT_A_byte_mask_reg, , WD1_q_a[16]_clock_0, , WD1_q_a[16]_clock_enable_0, , , , , );
WD1_q_a[16] = WD1_q_a[16]_PORT_A_data_out[0];


--WD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[3]_PORT_A_data_in = KD1L131;
WD1_q_a[3]_PORT_A_data_in_reg = DFFE(WD1_q_a[3]_PORT_A_data_in, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[3]_PORT_A_address_reg = DFFE(WD1_q_a[3]_PORT_A_address, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_write_enable = KD1L160;
WD1_q_a[3]_PORT_A_write_enable_reg = DFFE(WD1_q_a[3]_PORT_A_write_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_read_enable = !KD1L160;
WD1_q_a[3]_PORT_A_read_enable_reg = DFFE(WD1_q_a[3]_PORT_A_read_enable, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_PORT_A_byte_mask = KD1L123;
WD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[3]_PORT_A_byte_mask, WD1_q_a[3]_clock_0, , , WD1_q_a[3]_clock_enable_0);
WD1_q_a[3]_clock_0 = CLOCK_50;
WD1_q_a[3]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[3]_PORT_A_data_out = MEMORY(WD1_q_a[3]_PORT_A_data_in_reg, , WD1_q_a[3]_PORT_A_address_reg, , WD1_q_a[3]_PORT_A_write_enable_reg, WD1_q_a[3]_PORT_A_read_enable_reg, , , WD1_q_a[3]_PORT_A_byte_mask_reg, , WD1_q_a[3]_clock_0, , WD1_q_a[3]_clock_enable_0, , , , , );
WD1_q_a[3] = WD1_q_a[3]_PORT_A_data_out[0];


--WD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[4]_PORT_A_data_in = KD1L132;
WD1_q_a[4]_PORT_A_data_in_reg = DFFE(WD1_q_a[4]_PORT_A_data_in, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[4]_PORT_A_address_reg = DFFE(WD1_q_a[4]_PORT_A_address, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_write_enable = KD1L160;
WD1_q_a[4]_PORT_A_write_enable_reg = DFFE(WD1_q_a[4]_PORT_A_write_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_read_enable = !KD1L160;
WD1_q_a[4]_PORT_A_read_enable_reg = DFFE(WD1_q_a[4]_PORT_A_read_enable, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_PORT_A_byte_mask = KD1L123;
WD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[4]_PORT_A_byte_mask, WD1_q_a[4]_clock_0, , , WD1_q_a[4]_clock_enable_0);
WD1_q_a[4]_clock_0 = CLOCK_50;
WD1_q_a[4]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[4]_PORT_A_data_out = MEMORY(WD1_q_a[4]_PORT_A_data_in_reg, , WD1_q_a[4]_PORT_A_address_reg, , WD1_q_a[4]_PORT_A_write_enable_reg, WD1_q_a[4]_PORT_A_read_enable_reg, , , WD1_q_a[4]_PORT_A_byte_mask_reg, , WD1_q_a[4]_clock_0, , WD1_q_a[4]_clock_enable_0, , , , , );
WD1_q_a[4] = WD1_q_a[4]_PORT_A_data_out[0];


--WD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[5]_PORT_A_data_in = KD1L133;
WD1_q_a[5]_PORT_A_data_in_reg = DFFE(WD1_q_a[5]_PORT_A_data_in, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[5]_PORT_A_address_reg = DFFE(WD1_q_a[5]_PORT_A_address, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_write_enable = KD1L160;
WD1_q_a[5]_PORT_A_write_enable_reg = DFFE(WD1_q_a[5]_PORT_A_write_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_read_enable = !KD1L160;
WD1_q_a[5]_PORT_A_read_enable_reg = DFFE(WD1_q_a[5]_PORT_A_read_enable, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_PORT_A_byte_mask = KD1L123;
WD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[5]_PORT_A_byte_mask, WD1_q_a[5]_clock_0, , , WD1_q_a[5]_clock_enable_0);
WD1_q_a[5]_clock_0 = CLOCK_50;
WD1_q_a[5]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[5]_PORT_A_data_out = MEMORY(WD1_q_a[5]_PORT_A_data_in_reg, , WD1_q_a[5]_PORT_A_address_reg, , WD1_q_a[5]_PORT_A_write_enable_reg, WD1_q_a[5]_PORT_A_read_enable_reg, , , WD1_q_a[5]_PORT_A_byte_mask_reg, , WD1_q_a[5]_clock_0, , WD1_q_a[5]_clock_enable_0, , , , , );
WD1_q_a[5] = WD1_q_a[5]_PORT_A_data_out[0];


--WD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[10]_PORT_A_data_in = KD1L138;
WD1_q_a[10]_PORT_A_data_in_reg = DFFE(WD1_q_a[10]_PORT_A_data_in, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[10]_PORT_A_address_reg = DFFE(WD1_q_a[10]_PORT_A_address, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_write_enable = KD1L160;
WD1_q_a[10]_PORT_A_write_enable_reg = DFFE(WD1_q_a[10]_PORT_A_write_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_read_enable = !KD1L160;
WD1_q_a[10]_PORT_A_read_enable_reg = DFFE(WD1_q_a[10]_PORT_A_read_enable, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_PORT_A_byte_mask = KD1L124;
WD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[10]_PORT_A_byte_mask, WD1_q_a[10]_clock_0, , , WD1_q_a[10]_clock_enable_0);
WD1_q_a[10]_clock_0 = CLOCK_50;
WD1_q_a[10]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[10]_PORT_A_data_out = MEMORY(WD1_q_a[10]_PORT_A_data_in_reg, , WD1_q_a[10]_PORT_A_address_reg, , WD1_q_a[10]_PORT_A_write_enable_reg, WD1_q_a[10]_PORT_A_read_enable_reg, , , WD1_q_a[10]_PORT_A_byte_mask_reg, , WD1_q_a[10]_clock_0, , WD1_q_a[10]_clock_enable_0, , , , , );
WD1_q_a[10] = WD1_q_a[10]_PORT_A_data_out[0];


--UC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

UC1_readdata[27] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[27],  ,  , !UC1_address[8]);


--UC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

UC1_readdata[28] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[28],  ,  , !UC1_address[8]);


--UC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

UC1_readdata[29] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[29],  ,  , !UC1_address[8]);


--UC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

UC1_readdata[30] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[30],  ,  , !UC1_address[8]);


--UC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

UC1_readdata[31] = DFFEAS(ZC1L9, CLOCK_50,  ,  ,  , WD1_q_a[31],  ,  , !UC1_address[8]);


--WD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[17]_PORT_A_data_in = KD1L145;
WD1_q_a[17]_PORT_A_data_in_reg = DFFE(WD1_q_a[17]_PORT_A_data_in, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[17]_PORT_A_address_reg = DFFE(WD1_q_a[17]_PORT_A_address, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_write_enable = KD1L160;
WD1_q_a[17]_PORT_A_write_enable_reg = DFFE(WD1_q_a[17]_PORT_A_write_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_read_enable = !KD1L160;
WD1_q_a[17]_PORT_A_read_enable_reg = DFFE(WD1_q_a[17]_PORT_A_read_enable, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_PORT_A_byte_mask = KD1L125;
WD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[17]_PORT_A_byte_mask, WD1_q_a[17]_clock_0, , , WD1_q_a[17]_clock_enable_0);
WD1_q_a[17]_clock_0 = CLOCK_50;
WD1_q_a[17]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[17]_PORT_A_data_out = MEMORY(WD1_q_a[17]_PORT_A_data_in_reg, , WD1_q_a[17]_PORT_A_address_reg, , WD1_q_a[17]_PORT_A_write_enable_reg, WD1_q_a[17]_PORT_A_read_enable_reg, , , WD1_q_a[17]_PORT_A_byte_mask_reg, , WD1_q_a[17]_clock_0, , WD1_q_a[17]_clock_enable_0, , , , , );
WD1_q_a[17] = WD1_q_a[17]_PORT_A_data_out[0];


--ZD1_ram_block1a5 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a5_PORT_A_data_in = RC1_d_writedata[13];
ZD1_ram_block1a5_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a5_PORT_A_data_in, ZD1_ram_block1a5_clock_0, , , );
ZD1_ram_block1a5_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a5_PORT_A_address_reg = DFFE(ZD1_ram_block1a5_PORT_A_address, ZD1_ram_block1a5_clock_0, , , );
ZD1_ram_block1a5_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a5_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a5_PORT_A_write_enable, ZD1_ram_block1a5_clock_0, , , );
ZD1_ram_block1a5_PORT_A_read_enable = VCC;
ZD1_ram_block1a5_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a5_PORT_A_read_enable, ZD1_ram_block1a5_clock_0, , , );
ZD1_ram_block1a5_clock_0 = CLOCK_50;
ZD1_ram_block1a5_PORT_A_data_out = MEMORY(ZD1_ram_block1a5_PORT_A_data_in_reg, , ZD1_ram_block1a5_PORT_A_address_reg, , ZD1_ram_block1a5_PORT_A_write_enable_reg, ZD1_ram_block1a5_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a5_clock_0, , , , , , , );
ZD1_ram_block1a5 = ZD1_ram_block1a5_PORT_A_data_out[0];


--XB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

XB1_av_readdata_pre[21] = DFFEAS(S1L34, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[5],  ,  , S1_read_0);


--XB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[21]
--register power-up is low

XB2_av_readdata_pre[21] = DFFEAS(AE1_ram_block1a5, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L29Q,  ,  , !Y1L23Q);


--WD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[19]_PORT_A_data_in = KD1L147;
WD1_q_a[19]_PORT_A_data_in_reg = DFFE(WD1_q_a[19]_PORT_A_data_in, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[19]_PORT_A_address_reg = DFFE(WD1_q_a[19]_PORT_A_address, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_write_enable = KD1L160;
WD1_q_a[19]_PORT_A_write_enable_reg = DFFE(WD1_q_a[19]_PORT_A_write_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_read_enable = !KD1L160;
WD1_q_a[19]_PORT_A_read_enable_reg = DFFE(WD1_q_a[19]_PORT_A_read_enable, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_PORT_A_byte_mask = KD1L125;
WD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[19]_PORT_A_byte_mask, WD1_q_a[19]_clock_0, , , WD1_q_a[19]_clock_enable_0);
WD1_q_a[19]_clock_0 = CLOCK_50;
WD1_q_a[19]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[19]_PORT_A_data_out = MEMORY(WD1_q_a[19]_PORT_A_data_in_reg, , WD1_q_a[19]_PORT_A_address_reg, , WD1_q_a[19]_PORT_A_write_enable_reg, WD1_q_a[19]_PORT_A_read_enable_reg, , , WD1_q_a[19]_PORT_A_byte_mask_reg, , WD1_q_a[19]_clock_0, , WD1_q_a[19]_clock_enable_0, , , , , );
WD1_q_a[19] = WD1_q_a[19]_PORT_A_data_out[0];


--ZD1_ram_block1a3 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a3_PORT_A_data_in = RC1_d_writedata[11];
ZD1_ram_block1a3_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a3_PORT_A_data_in, ZD1_ram_block1a3_clock_0, , , );
ZD1_ram_block1a3_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a3_PORT_A_address_reg = DFFE(ZD1_ram_block1a3_PORT_A_address, ZD1_ram_block1a3_clock_0, , , );
ZD1_ram_block1a3_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a3_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a3_PORT_A_write_enable, ZD1_ram_block1a3_clock_0, , , );
ZD1_ram_block1a3_PORT_A_read_enable = VCC;
ZD1_ram_block1a3_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a3_PORT_A_read_enable, ZD1_ram_block1a3_clock_0, , , );
ZD1_ram_block1a3_clock_0 = CLOCK_50;
ZD1_ram_block1a3_PORT_A_data_out = MEMORY(ZD1_ram_block1a3_PORT_A_data_in_reg, , ZD1_ram_block1a3_PORT_A_address_reg, , ZD1_ram_block1a3_PORT_A_write_enable_reg, ZD1_ram_block1a3_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a3_clock_0, , , , , , , );
ZD1_ram_block1a3 = ZD1_ram_block1a3_PORT_A_data_out[0];


--XB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

XB1_av_readdata_pre[19] = DFFEAS(S1L38, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[3],  ,  , S1_read_0);


--XB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[19]
--register power-up is low

XB2_av_readdata_pre[19] = DFFEAS(AE1_ram_block1a3, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L27Q,  ,  , !Y1L23Q);


--ZD1_ram_block1a2 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a2_PORT_A_data_in = RC1_d_writedata[10];
ZD1_ram_block1a2_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a2_PORT_A_data_in, ZD1_ram_block1a2_clock_0, , , );
ZD1_ram_block1a2_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a2_PORT_A_address_reg = DFFE(ZD1_ram_block1a2_PORT_A_address, ZD1_ram_block1a2_clock_0, , , );
ZD1_ram_block1a2_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a2_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a2_PORT_A_write_enable, ZD1_ram_block1a2_clock_0, , , );
ZD1_ram_block1a2_PORT_A_read_enable = VCC;
ZD1_ram_block1a2_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a2_PORT_A_read_enable, ZD1_ram_block1a2_clock_0, , , );
ZD1_ram_block1a2_clock_0 = CLOCK_50;
ZD1_ram_block1a2_PORT_A_data_out = MEMORY(ZD1_ram_block1a2_PORT_A_data_in_reg, , ZD1_ram_block1a2_PORT_A_address_reg, , ZD1_ram_block1a2_PORT_A_write_enable_reg, ZD1_ram_block1a2_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a2_clock_0, , , , , , , );
ZD1_ram_block1a2 = ZD1_ram_block1a2_PORT_A_data_out[0];


--XB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

XB1_av_readdata_pre[18] = DFFEAS(S1L42, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[2],  ,  , S1_read_0);


--XB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[18]
--register power-up is low

XB2_av_readdata_pre[18] = DFFEAS(AE1_ram_block1a2, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L26Q,  ,  , !Y1L23Q);


--ZD1_ram_block1a1 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a1_PORT_A_data_in = RC1_d_writedata[9];
ZD1_ram_block1a1_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a1_PORT_A_data_in, ZD1_ram_block1a1_clock_0, , , );
ZD1_ram_block1a1_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a1_PORT_A_address_reg = DFFE(ZD1_ram_block1a1_PORT_A_address, ZD1_ram_block1a1_clock_0, , , );
ZD1_ram_block1a1_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a1_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a1_PORT_A_write_enable, ZD1_ram_block1a1_clock_0, , , );
ZD1_ram_block1a1_PORT_A_read_enable = VCC;
ZD1_ram_block1a1_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a1_PORT_A_read_enable, ZD1_ram_block1a1_clock_0, , , );
ZD1_ram_block1a1_clock_0 = CLOCK_50;
ZD1_ram_block1a1_PORT_A_data_out = MEMORY(ZD1_ram_block1a1_PORT_A_data_in_reg, , ZD1_ram_block1a1_PORT_A_address_reg, , ZD1_ram_block1a1_PORT_A_write_enable_reg, ZD1_ram_block1a1_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a1_clock_0, , , , , , , );
ZD1_ram_block1a1 = ZD1_ram_block1a1_PORT_A_data_out[0];


--XB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

XB1_av_readdata_pre[17] = DFFEAS(S1L46, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[1],  ,  , S1_read_0);


--XB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[17]
--register power-up is low

XB2_av_readdata_pre[17] = DFFEAS(AE1_ram_block1a1, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L25Q,  ,  , !Y1L23Q);


--WD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[9]_PORT_A_data_in = KD1L137;
WD1_q_a[9]_PORT_A_data_in_reg = DFFE(WD1_q_a[9]_PORT_A_data_in, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[9]_PORT_A_address_reg = DFFE(WD1_q_a[9]_PORT_A_address, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_write_enable = KD1L160;
WD1_q_a[9]_PORT_A_write_enable_reg = DFFE(WD1_q_a[9]_PORT_A_write_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_read_enable = !KD1L160;
WD1_q_a[9]_PORT_A_read_enable_reg = DFFE(WD1_q_a[9]_PORT_A_read_enable, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_PORT_A_byte_mask = KD1L124;
WD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[9]_PORT_A_byte_mask, WD1_q_a[9]_clock_0, , , WD1_q_a[9]_clock_enable_0);
WD1_q_a[9]_clock_0 = CLOCK_50;
WD1_q_a[9]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[9]_PORT_A_data_out = MEMORY(WD1_q_a[9]_PORT_A_data_in_reg, , WD1_q_a[9]_PORT_A_address_reg, , WD1_q_a[9]_PORT_A_write_enable_reg, WD1_q_a[9]_PORT_A_read_enable_reg, , , WD1_q_a[9]_PORT_A_byte_mask_reg, , WD1_q_a[9]_clock_0, , WD1_q_a[9]_clock_enable_0, , , , , );
WD1_q_a[9] = WD1_q_a[9]_PORT_A_data_out[0];


--WD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[8]_PORT_A_data_in = KD1L136;
WD1_q_a[8]_PORT_A_data_in_reg = DFFE(WD1_q_a[8]_PORT_A_data_in, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[8]_PORT_A_address_reg = DFFE(WD1_q_a[8]_PORT_A_address, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_write_enable = KD1L160;
WD1_q_a[8]_PORT_A_write_enable_reg = DFFE(WD1_q_a[8]_PORT_A_write_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_read_enable = !KD1L160;
WD1_q_a[8]_PORT_A_read_enable_reg = DFFE(WD1_q_a[8]_PORT_A_read_enable, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_PORT_A_byte_mask = KD1L124;
WD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[8]_PORT_A_byte_mask, WD1_q_a[8]_clock_0, , , WD1_q_a[8]_clock_enable_0);
WD1_q_a[8]_clock_0 = CLOCK_50;
WD1_q_a[8]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[8]_PORT_A_data_out = MEMORY(WD1_q_a[8]_PORT_A_data_in_reg, , WD1_q_a[8]_PORT_A_address_reg, , WD1_q_a[8]_PORT_A_write_enable_reg, WD1_q_a[8]_PORT_A_read_enable_reg, , , WD1_q_a[8]_PORT_A_byte_mask_reg, , WD1_q_a[8]_clock_0, , WD1_q_a[8]_clock_enable_0, , , , , );
WD1_q_a[8] = WD1_q_a[8]_PORT_A_data_out[0];


--WD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[18]_PORT_A_data_in = KD1L146;
WD1_q_a[18]_PORT_A_data_in_reg = DFFE(WD1_q_a[18]_PORT_A_data_in, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[18]_PORT_A_address_reg = DFFE(WD1_q_a[18]_PORT_A_address, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_write_enable = KD1L160;
WD1_q_a[18]_PORT_A_write_enable_reg = DFFE(WD1_q_a[18]_PORT_A_write_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_read_enable = !KD1L160;
WD1_q_a[18]_PORT_A_read_enable_reg = DFFE(WD1_q_a[18]_PORT_A_read_enable, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_PORT_A_byte_mask = KD1L125;
WD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[18]_PORT_A_byte_mask, WD1_q_a[18]_clock_0, , , WD1_q_a[18]_clock_enable_0);
WD1_q_a[18]_clock_0 = CLOCK_50;
WD1_q_a[18]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[18]_PORT_A_data_out = MEMORY(WD1_q_a[18]_PORT_A_data_in_reg, , WD1_q_a[18]_PORT_A_address_reg, , WD1_q_a[18]_PORT_A_write_enable_reg, WD1_q_a[18]_PORT_A_read_enable_reg, , , WD1_q_a[18]_PORT_A_byte_mask_reg, , WD1_q_a[18]_clock_0, , WD1_q_a[18]_clock_enable_0, , , , , );
WD1_q_a[18] = WD1_q_a[18]_PORT_A_data_out[0];


--ZD1_ram_block1a4 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a4_PORT_A_data_in = RC1_d_writedata[12];
ZD1_ram_block1a4_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a4_PORT_A_data_in, ZD1_ram_block1a4_clock_0, , , );
ZD1_ram_block1a4_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a4_PORT_A_address_reg = DFFE(ZD1_ram_block1a4_PORT_A_address, ZD1_ram_block1a4_clock_0, , , );
ZD1_ram_block1a4_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a4_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a4_PORT_A_write_enable, ZD1_ram_block1a4_clock_0, , , );
ZD1_ram_block1a4_PORT_A_read_enable = VCC;
ZD1_ram_block1a4_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a4_PORT_A_read_enable, ZD1_ram_block1a4_clock_0, , , );
ZD1_ram_block1a4_clock_0 = CLOCK_50;
ZD1_ram_block1a4_PORT_A_data_out = MEMORY(ZD1_ram_block1a4_PORT_A_data_in_reg, , ZD1_ram_block1a4_PORT_A_address_reg, , ZD1_ram_block1a4_PORT_A_write_enable_reg, ZD1_ram_block1a4_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a4_clock_0, , , , , , , );
ZD1_ram_block1a4 = ZD1_ram_block1a4_PORT_A_data_out[0];


--XB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

XB1_av_readdata_pre[20] = DFFEAS(S1L50, CLOCK_50, !CE1_r_sync_rst,  ,  , PB2_counter_reg_bit[4],  ,  , S1_read_0);


--XB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[20]
--register power-up is low

XB2_av_readdata_pre[20] = DFFEAS(AE1_ram_block1a4, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L28Q,  ,  , !Y1L23Q);


--RC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

RC1_E_shift_rot_result[19] = DFFEAS(RC1L448, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[19],  ,  , RC1_E_new_inst);


--ZD1_ram_block1a7 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a7_PORT_A_data_in = RC1_d_writedata[15];
ZD1_ram_block1a7_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a7_PORT_A_data_in, ZD1_ram_block1a7_clock_0, , , );
ZD1_ram_block1a7_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a7_PORT_A_address_reg = DFFE(ZD1_ram_block1a7_PORT_A_address, ZD1_ram_block1a7_clock_0, , , );
ZD1_ram_block1a7_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a7_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a7_PORT_A_write_enable, ZD1_ram_block1a7_clock_0, , , );
ZD1_ram_block1a7_PORT_A_read_enable = VCC;
ZD1_ram_block1a7_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a7_PORT_A_read_enable, ZD1_ram_block1a7_clock_0, , , );
ZD1_ram_block1a7_clock_0 = CLOCK_50;
ZD1_ram_block1a7_PORT_A_data_out = MEMORY(ZD1_ram_block1a7_PORT_A_data_in_reg, , ZD1_ram_block1a7_PORT_A_address_reg, , ZD1_ram_block1a7_PORT_A_write_enable_reg, ZD1_ram_block1a7_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a7_clock_0, , , , , , , );
ZD1_ram_block1a7 = ZD1_ram_block1a7_PORT_A_data_out[0];


--XB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[23]
--register power-up is low

XB2_av_readdata_pre[23] = DFFEAS(AE1_ram_block1a7, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L31Q,  ,  , !Y1L23Q);


--WD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[21]_PORT_A_data_in = KD1L149;
WD1_q_a[21]_PORT_A_data_in_reg = DFFE(WD1_q_a[21]_PORT_A_data_in, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[21]_PORT_A_address_reg = DFFE(WD1_q_a[21]_PORT_A_address, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_write_enable = KD1L160;
WD1_q_a[21]_PORT_A_write_enable_reg = DFFE(WD1_q_a[21]_PORT_A_write_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_read_enable = !KD1L160;
WD1_q_a[21]_PORT_A_read_enable_reg = DFFE(WD1_q_a[21]_PORT_A_read_enable, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_PORT_A_byte_mask = KD1L125;
WD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[21]_PORT_A_byte_mask, WD1_q_a[21]_clock_0, , , WD1_q_a[21]_clock_enable_0);
WD1_q_a[21]_clock_0 = CLOCK_50;
WD1_q_a[21]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[21]_PORT_A_data_out = MEMORY(WD1_q_a[21]_PORT_A_data_in_reg, , WD1_q_a[21]_PORT_A_address_reg, , WD1_q_a[21]_PORT_A_write_enable_reg, WD1_q_a[21]_PORT_A_read_enable_reg, , , WD1_q_a[21]_PORT_A_byte_mask_reg, , WD1_q_a[21]_clock_0, , WD1_q_a[21]_clock_enable_0, , , , , );
WD1_q_a[21] = WD1_q_a[21]_PORT_A_data_out[0];


--WD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[20]_PORT_A_data_in = KD1L148;
WD1_q_a[20]_PORT_A_data_in_reg = DFFE(WD1_q_a[20]_PORT_A_data_in, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[20]_PORT_A_address_reg = DFFE(WD1_q_a[20]_PORT_A_address, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_write_enable = KD1L160;
WD1_q_a[20]_PORT_A_write_enable_reg = DFFE(WD1_q_a[20]_PORT_A_write_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_read_enable = !KD1L160;
WD1_q_a[20]_PORT_A_read_enable_reg = DFFE(WD1_q_a[20]_PORT_A_read_enable, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_PORT_A_byte_mask = KD1L125;
WD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[20]_PORT_A_byte_mask, WD1_q_a[20]_clock_0, , , WD1_q_a[20]_clock_enable_0);
WD1_q_a[20]_clock_0 = CLOCK_50;
WD1_q_a[20]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[20]_PORT_A_data_out = MEMORY(WD1_q_a[20]_PORT_A_data_in_reg, , WD1_q_a[20]_PORT_A_address_reg, , WD1_q_a[20]_PORT_A_write_enable_reg, WD1_q_a[20]_PORT_A_read_enable_reg, , , WD1_q_a[20]_PORT_A_byte_mask_reg, , WD1_q_a[20]_clock_0, , WD1_q_a[20]_clock_enable_0, , , , , );
WD1_q_a[20] = WD1_q_a[20]_PORT_A_data_out[0];


--ZD1_ram_block1a6 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_1_rtl_0|altsyncram_dbf1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
ZD1_ram_block1a6_PORT_A_data_in = RC1_d_writedata[14];
ZD1_ram_block1a6_PORT_A_data_in_reg = DFFE(ZD1_ram_block1a6_PORT_A_data_in, ZD1_ram_block1a6_clock_0, , , );
ZD1_ram_block1a6_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
ZD1_ram_block1a6_PORT_A_address_reg = DFFE(ZD1_ram_block1a6_PORT_A_address, ZD1_ram_block1a6_clock_0, , , );
ZD1_ram_block1a6_PORT_A_write_enable = Y1L21;
ZD1_ram_block1a6_PORT_A_write_enable_reg = DFFE(ZD1_ram_block1a6_PORT_A_write_enable, ZD1_ram_block1a6_clock_0, , , );
ZD1_ram_block1a6_PORT_A_read_enable = VCC;
ZD1_ram_block1a6_PORT_A_read_enable_reg = DFFE(ZD1_ram_block1a6_PORT_A_read_enable, ZD1_ram_block1a6_clock_0, , , );
ZD1_ram_block1a6_clock_0 = CLOCK_50;
ZD1_ram_block1a6_PORT_A_data_out = MEMORY(ZD1_ram_block1a6_PORT_A_data_in_reg, , ZD1_ram_block1a6_PORT_A_address_reg, , ZD1_ram_block1a6_PORT_A_write_enable_reg, ZD1_ram_block1a6_PORT_A_read_enable_reg, , , , , ZD1_ram_block1a6_clock_0, , , , , , , );
ZD1_ram_block1a6 = ZD1_ram_block1a6_PORT_A_data_out[0];


--XB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

XB1_av_readdata_pre[22] = DFFEAS(S1L54, CLOCK_50, !CE1_r_sync_rst,  ,  , LB2_b_full,  ,  , S1_read_0);


--XB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[22]
--register power-up is low

XB2_av_readdata_pre[22] = DFFEAS(AE1_ram_block1a6, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L30Q,  ,  , !Y1L23Q);


--ND1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

ND1_sr[18] = DFFEAS(ND1L70, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--AD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

AD1_break_readreg[16] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

KD1_MonDReg[16] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , KD1L50, WD1_q_a[16],  , KD1L61, !MD1_take_action_ocimem_b);


--WD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[7]_PORT_A_data_in = KD1L135;
WD1_q_a[7]_PORT_A_data_in_reg = DFFE(WD1_q_a[7]_PORT_A_data_in, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[7]_PORT_A_address_reg = DFFE(WD1_q_a[7]_PORT_A_address, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_write_enable = KD1L160;
WD1_q_a[7]_PORT_A_write_enable_reg = DFFE(WD1_q_a[7]_PORT_A_write_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_read_enable = !KD1L160;
WD1_q_a[7]_PORT_A_read_enable_reg = DFFE(WD1_q_a[7]_PORT_A_read_enable, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_PORT_A_byte_mask = KD1L123;
WD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[7]_PORT_A_byte_mask, WD1_q_a[7]_clock_0, , , WD1_q_a[7]_clock_enable_0);
WD1_q_a[7]_clock_0 = CLOCK_50;
WD1_q_a[7]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[7]_PORT_A_data_out = MEMORY(WD1_q_a[7]_PORT_A_data_in_reg, , WD1_q_a[7]_PORT_A_address_reg, , WD1_q_a[7]_PORT_A_write_enable_reg, WD1_q_a[7]_PORT_A_read_enable_reg, , , WD1_q_a[7]_PORT_A_byte_mask_reg, , WD1_q_a[7]_clock_0, , WD1_q_a[7]_clock_enable_0, , , , , );
WD1_q_a[7] = WD1_q_a[7]_PORT_A_data_out[0];


--WD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[6]_PORT_A_data_in = KD1L134;
WD1_q_a[6]_PORT_A_data_in_reg = DFFE(WD1_q_a[6]_PORT_A_data_in, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[6]_PORT_A_address_reg = DFFE(WD1_q_a[6]_PORT_A_address, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_write_enable = KD1L160;
WD1_q_a[6]_PORT_A_write_enable_reg = DFFE(WD1_q_a[6]_PORT_A_write_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_read_enable = !KD1L160;
WD1_q_a[6]_PORT_A_read_enable_reg = DFFE(WD1_q_a[6]_PORT_A_read_enable, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_PORT_A_byte_mask = KD1L123;
WD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[6]_PORT_A_byte_mask, WD1_q_a[6]_clock_0, , , WD1_q_a[6]_clock_enable_0);
WD1_q_a[6]_clock_0 = CLOCK_50;
WD1_q_a[6]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[6]_PORT_A_data_out = MEMORY(WD1_q_a[6]_PORT_A_data_in_reg, , WD1_q_a[6]_PORT_A_address_reg, , WD1_q_a[6]_PORT_A_write_enable_reg, WD1_q_a[6]_PORT_A_read_enable_reg, , , WD1_q_a[6]_PORT_A_byte_mask_reg, , WD1_q_a[6]_clock_0, , WD1_q_a[6]_clock_enable_0, , , , , );
WD1_q_a[6] = WD1_q_a[6]_PORT_A_data_out[0];


--cntr[20] is cntr[20]
--register power-up is low

cntr[20] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--NB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB2_counter_comb_bita0_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2_counter_comb_bita0 = SUM(NB2_counter_comb_bita0_adder_eqn);

--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB2L3_adder_eqn = ( NB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB2L3 = CARRY(NB2L3_adder_eqn);


--NB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB2_counter_comb_bita1_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2_counter_comb_bita1 = SUM(NB2_counter_comb_bita1_adder_eqn);

--NB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB2L7_adder_eqn = ( NB2_counter_reg_bit[1] ) + ( GND ) + ( NB2L3 );
NB2L7 = CARRY(NB2L7_adder_eqn);


--NB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB2_counter_comb_bita2_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2_counter_comb_bita2 = SUM(NB2_counter_comb_bita2_adder_eqn);

--NB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB2L11_adder_eqn = ( NB2_counter_reg_bit[2] ) + ( GND ) + ( NB2L7 );
NB2L11 = CARRY(NB2L11_adder_eqn);


--NB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB2_counter_comb_bita3_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2_counter_comb_bita3 = SUM(NB2_counter_comb_bita3_adder_eqn);

--NB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB2L15_adder_eqn = ( NB2_counter_reg_bit[3] ) + ( GND ) + ( NB2L11 );
NB2L15 = CARRY(NB2L15_adder_eqn);


--NB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB2_counter_comb_bita4_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2_counter_comb_bita4 = SUM(NB2_counter_comb_bita4_adder_eqn);

--NB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB2L19_adder_eqn = ( NB2_counter_reg_bit[4] ) + ( GND ) + ( NB2L15 );
NB2L19 = CARRY(NB2L19_adder_eqn);


--NB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB2_counter_comb_bita5_adder_eqn = ( NB2_counter_reg_bit[5] ) + ( GND ) + ( NB2L19 );
NB2_counter_comb_bita5 = SUM(NB2_counter_comb_bita5_adder_eqn);


--NB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB1_counter_comb_bita0_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1_counter_comb_bita0 = SUM(NB1_counter_comb_bita0_adder_eqn);

--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB1L3_adder_eqn = ( NB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB1L3 = CARRY(NB1L3_adder_eqn);


--NB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB1_counter_comb_bita1_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1_counter_comb_bita1 = SUM(NB1_counter_comb_bita1_adder_eqn);

--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB1L7_adder_eqn = ( NB1_counter_reg_bit[1] ) + ( GND ) + ( NB1L3 );
NB1L7 = CARRY(NB1L7_adder_eqn);


--NB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB1_counter_comb_bita2_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1_counter_comb_bita2 = SUM(NB1_counter_comb_bita2_adder_eqn);

--NB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB1L11_adder_eqn = ( NB1_counter_reg_bit[2] ) + ( GND ) + ( NB1L7 );
NB1L11 = CARRY(NB1L11_adder_eqn);


--NB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB1_counter_comb_bita3_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1_counter_comb_bita3 = SUM(NB1_counter_comb_bita3_adder_eqn);

--NB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB1L15_adder_eqn = ( NB1_counter_reg_bit[3] ) + ( GND ) + ( NB1L11 );
NB1L15 = CARRY(NB1L15_adder_eqn);


--NB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB1_counter_comb_bita4_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1_counter_comb_bita4 = SUM(NB1_counter_comb_bita4_adder_eqn);

--NB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB1L19_adder_eqn = ( NB1_counter_reg_bit[4] ) + ( GND ) + ( NB1L15 );
NB1L19 = CARRY(NB1L19_adder_eqn);


--NB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB1_counter_comb_bita5_adder_eqn = ( NB1_counter_reg_bit[5] ) + ( GND ) + ( NB1L19 );
NB1_counter_comb_bita5 = SUM(NB1_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !S1_wr_rfifo ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( !S1_wr_rfifo ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( !S1_wr_rfifo ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !S1_wr_rfifo ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( !S1_wr_rfifo ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !S1_wr_rfifo ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( !S1_wr_rfifo ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !S1_wr_rfifo ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( !S1_wr_rfifo ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--MB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[1]_PORT_A_data_in = RC1_d_writedata[1];
MB1_q_b[1]_PORT_A_data_in_reg = DFFE(MB1_q_b[1]_PORT_A_data_in, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[1]_PORT_A_address_reg = DFFE(MB1_q_b[1]_PORT_A_address, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[1]_PORT_B_address_reg = DFFE(MB1_q_b[1]_PORT_B_address, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[1]_PORT_A_write_enable_reg = DFFE(MB1_q_b[1]_PORT_A_write_enable, MB1_q_b[1]_clock_0, , , );
MB1_q_b[1]_PORT_B_read_enable = VCC;
MB1_q_b[1]_PORT_B_read_enable_reg = DFFE(MB1_q_b[1]_PORT_B_read_enable, MB1_q_b[1]_clock_1, , , MB1_q_b[1]_clock_enable_1);
MB1_q_b[1]_clock_0 = CLOCK_50;
MB1_q_b[1]_clock_1 = CLOCK_50;
MB1_q_b[1]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[1]_clock_enable_1 = S1L83;
MB1_q_b[1]_PORT_B_data_out = MEMORY(MB1_q_b[1]_PORT_A_data_in_reg, , MB1_q_b[1]_PORT_A_address_reg, MB1_q_b[1]_PORT_B_address_reg, MB1_q_b[1]_PORT_A_write_enable_reg, , , MB1_q_b[1]_PORT_B_read_enable_reg, , , MB1_q_b[1]_clock_0, MB1_q_b[1]_clock_1, MB1_q_b[1]_clock_enable_0, MB1_q_b[1]_clock_enable_1, , , , );
MB1_q_b[1] = MB1_q_b[1]_PORT_B_data_out[0];


--CB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

CB1_count[5] = AMPP_FUNCTION(A1L136, CB1_count[4], !A1L128, !A1L134, CB1L57);


--ND1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

ND1_sr[26] = DFFEAS(ND1L71, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--AD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

AD1_break_readreg[24] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

KD1_MonDReg[24] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , KD1L50, WD1_q_a[24],  , KD1L61, !MD1_take_action_ocimem_b);


--ND1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

ND1_sr[6] = DFFEAS(ND1L72, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

AD1_break_readreg[4] = DFFEAS(MD1_jdo[4], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--ND1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

ND1_sr[27] = DFFEAS(ND1L73, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

ND1_sr[28] = DFFEAS(ND1L74, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

ND1_sr[29] = DFFEAS(ND1L75, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

ND1_sr[30] = DFFEAS(ND1L76, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

ND1_sr[32] = DFFEAS(ND1L80, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--NB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
NB4_counter_comb_bita0_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4_counter_comb_bita0 = SUM(NB4_counter_comb_bita0_adder_eqn);

--NB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
NB4L3_adder_eqn = ( NB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB4L3 = CARRY(NB4L3_adder_eqn);


--NB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
NB4_counter_comb_bita1_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4_counter_comb_bita1 = SUM(NB4_counter_comb_bita1_adder_eqn);

--NB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
NB4L7_adder_eqn = ( NB4_counter_reg_bit[1] ) + ( GND ) + ( NB4L3 );
NB4L7 = CARRY(NB4L7_adder_eqn);


--NB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
NB4_counter_comb_bita2_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4_counter_comb_bita2 = SUM(NB4_counter_comb_bita2_adder_eqn);

--NB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
NB4L11_adder_eqn = ( NB4_counter_reg_bit[2] ) + ( GND ) + ( NB4L7 );
NB4L11 = CARRY(NB4L11_adder_eqn);


--NB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
NB4_counter_comb_bita3_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4_counter_comb_bita3 = SUM(NB4_counter_comb_bita3_adder_eqn);

--NB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
NB4L15_adder_eqn = ( NB4_counter_reg_bit[3] ) + ( GND ) + ( NB4L11 );
NB4L15 = CARRY(NB4L15_adder_eqn);


--NB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
NB4_counter_comb_bita4_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4_counter_comb_bita4 = SUM(NB4_counter_comb_bita4_adder_eqn);

--NB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
NB4L19_adder_eqn = ( NB4_counter_reg_bit[4] ) + ( GND ) + ( NB4L15 );
NB4L19 = CARRY(NB4L19_adder_eqn);


--NB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
NB4_counter_comb_bita5_adder_eqn = ( NB4_counter_reg_bit[5] ) + ( GND ) + ( NB4L19 );
NB4_counter_comb_bita5 = SUM(NB4_counter_comb_bita5_adder_eqn);


--NB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
NB3_counter_comb_bita0_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3_counter_comb_bita0 = SUM(NB3_counter_comb_bita0_adder_eqn);

--NB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
NB3L3_adder_eqn = ( NB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
NB3L3 = CARRY(NB3L3_adder_eqn);


--NB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
NB3_counter_comb_bita1_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3_counter_comb_bita1 = SUM(NB3_counter_comb_bita1_adder_eqn);

--NB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
NB3L7_adder_eqn = ( NB3_counter_reg_bit[1] ) + ( GND ) + ( NB3L3 );
NB3L7 = CARRY(NB3L7_adder_eqn);


--NB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
NB3_counter_comb_bita2_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3_counter_comb_bita2 = SUM(NB3_counter_comb_bita2_adder_eqn);

--NB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
NB3L11_adder_eqn = ( NB3_counter_reg_bit[2] ) + ( GND ) + ( NB3L7 );
NB3L11 = CARRY(NB3L11_adder_eqn);


--NB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
NB3_counter_comb_bita3_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3_counter_comb_bita3 = SUM(NB3_counter_comb_bita3_adder_eqn);

--NB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
NB3L15_adder_eqn = ( NB3_counter_reg_bit[3] ) + ( GND ) + ( NB3L11 );
NB3L15 = CARRY(NB3L15_adder_eqn);


--NB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
NB3_counter_comb_bita4_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3_counter_comb_bita4 = SUM(NB3_counter_comb_bita4_adder_eqn);

--NB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
NB3L19_adder_eqn = ( NB3_counter_reg_bit[4] ) + ( GND ) + ( NB3L15 );
NB3L19 = CARRY(NB3L19_adder_eqn);


--NB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
NB3_counter_comb_bita5_adder_eqn = ( NB3_counter_reg_bit[5] ) + ( GND ) + ( NB3L19 );
NB3_counter_comb_bita5 = SUM(NB3_counter_comb_bita5_adder_eqn);


--S1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
S1L30_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
S1L30 = SUM(S1L30_adder_eqn);

--S1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
S1L31_adder_eqn = ( !PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
S1L31 = CARRY(S1L31_adder_eqn);


--AE1_ram_block1a0 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a0_PORT_A_data_in = RC1_d_writedata[16];
AE1_ram_block1a0_PORT_A_data_in_reg = DFFE(AE1_ram_block1a0_PORT_A_data_in, AE1_ram_block1a0_clock_0, , , );
AE1_ram_block1a0_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a0_PORT_A_address_reg = DFFE(AE1_ram_block1a0_PORT_A_address, AE1_ram_block1a0_clock_0, , , );
AE1_ram_block1a0_PORT_A_write_enable = Y1L32;
AE1_ram_block1a0_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a0_PORT_A_write_enable, AE1_ram_block1a0_clock_0, , , );
AE1_ram_block1a0_PORT_A_read_enable = VCC;
AE1_ram_block1a0_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a0_PORT_A_read_enable, AE1_ram_block1a0_clock_0, , , );
AE1_ram_block1a0_clock_0 = CLOCK_50;
AE1_ram_block1a0_PORT_A_data_out = MEMORY(AE1_ram_block1a0_PORT_A_data_in_reg, , AE1_ram_block1a0_PORT_A_address_reg, , AE1_ram_block1a0_PORT_A_write_enable_reg, AE1_ram_block1a0_PORT_A_read_enable_reg, , , , , AE1_ram_block1a0_clock_0, , , , , , , );
AE1_ram_block1a0 = AE1_ram_block1a0_PORT_A_data_out[0];


--XB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[24]
--register power-up is low

XB2_av_readdata_pre[24] = DFFEAS(BE1_ram_block1a0, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L35Q,  ,  , !Y1L34Q);


--RC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
RC1L138_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1_E_src1[29] ) + ( RC1L187 );
RC1L138 = SUM(RC1L138_adder_eqn);

--RC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
RC1L139_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[29]) ) + ( RC1_E_src1[29] ) + ( RC1L187 );
RC1L139 = CARRY(RC1L139_adder_eqn);


--RC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
RC1L142_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L99 );
RC1L142 = SUM(RC1L142_adder_eqn);

--RC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
RC1L143_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[16]) ) + ( RC1_E_src1[16] ) + ( RC1L99 );
RC1L143 = CARRY(RC1L143_adder_eqn);


--RC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

RC1_E_shift_rot_result[22] = DFFEAS(RC1L451, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[22],  ,  , RC1_E_new_inst);


--RC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
RC1L146_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L151 );
RC1L146 = SUM(RC1L146_adder_eqn);

--RC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
RC1L147_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[22]) ) + ( RC1_E_src1[22] ) + ( RC1L151 );
RC1L147 = CARRY(RC1L147_adder_eqn);


--RC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

RC1_E_shift_rot_result[21] = DFFEAS(RC1L450, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[21],  ,  , RC1_E_new_inst);


--RC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
RC1L150_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1_E_src1[21] ) + ( RC1L155 );
RC1L150 = SUM(RC1L150_adder_eqn);

--RC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
RC1L151_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[21]) ) + ( RC1_E_src1[21] ) + ( RC1L155 );
RC1L151 = CARRY(RC1L151_adder_eqn);


--RC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

RC1_E_shift_rot_result[20] = DFFEAS(RC1L449, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[20],  ,  , RC1_E_new_inst);


--RC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
RC1L154_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L159 );
RC1L154 = SUM(RC1L154_adder_eqn);

--RC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
RC1L155_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[20]) ) + ( RC1_E_src1[20] ) + ( RC1L159 );
RC1L155 = CARRY(RC1L155_adder_eqn);


--RC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
RC1L158_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L163 );
RC1L158 = SUM(RC1L158_adder_eqn);

--RC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
RC1L159_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[19]) ) + ( RC1_E_src1[19] ) + ( RC1L163 );
RC1L159 = CARRY(RC1L159_adder_eqn);


--RC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
RC1L162_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1_E_src1[18] ) + ( RC1L167 );
RC1L162 = SUM(RC1L162_adder_eqn);

--RC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
RC1L163_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[18]) ) + ( RC1_E_src1[18] ) + ( RC1L167 );
RC1L163 = CARRY(RC1L163_adder_eqn);


--RC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
RC1L166_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1_E_src1[17] ) + ( RC1L143 );
RC1L166 = SUM(RC1L166_adder_eqn);

--RC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
RC1L167_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[17]) ) + ( RC1_E_src1[17] ) + ( RC1L143 );
RC1L167 = CARRY(RC1L167_adder_eqn);


--XB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[25]
--register power-up is low

XB2_av_readdata_pre[25] = DFFEAS(BE1_ram_block1a1, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L36Q,  ,  , !Y1L34Q);


--RC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

RC1_E_shift_rot_result[25] = DFFEAS(RC1L454, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[25],  ,  , RC1_E_new_inst);


--RC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
RC1L170_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1_E_src1[25] ) + ( RC1L191 );
RC1L170 = SUM(RC1L170_adder_eqn);

--RC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
RC1L171_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[25]) ) + ( RC1_E_src1[25] ) + ( RC1L191 );
RC1L171 = CARRY(RC1L171_adder_eqn);


--RC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

RC1_E_shift_rot_result[23] = DFFEAS(RC1L452, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[23],  ,  , RC1_E_new_inst);


--RC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
RC1L174_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L147 );
RC1L174 = SUM(RC1L174_adder_eqn);

--RC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
RC1L175_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[23]) ) + ( RC1_E_src1[23] ) + ( RC1L147 );
RC1L175 = CARRY(RC1L175_adder_eqn);


--XB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[27]
--register power-up is low

XB2_av_readdata_pre[27] = DFFEAS(BE1_ram_block1a3, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L38Q,  ,  , !Y1L34Q);


--RC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

RC1_E_shift_rot_result[27] = DFFEAS(RC1L456, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[27],  ,  , RC1_E_new_inst);


--RC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
RC1L178_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1_E_src1[27] ) + ( RC1L183 );
RC1L178 = SUM(RC1L178_adder_eqn);

--RC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
RC1L179_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[27]) ) + ( RC1_E_src1[27] ) + ( RC1L183 );
RC1L179 = CARRY(RC1L179_adder_eqn);


--XB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[26]
--register power-up is low

XB2_av_readdata_pre[26] = DFFEAS(BE1_ram_block1a2, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L37Q,  ,  , !Y1L34Q);


--RC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

RC1_E_shift_rot_result[26] = DFFEAS(RC1L455, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[26],  ,  , RC1_E_new_inst);


--RC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
RC1L182_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[26]) ) + ( RC1_E_src1[26] ) + ( RC1L171 );
RC1L182 = SUM(RC1L182_adder_eqn);

--RC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
RC1L183_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[26]) ) + ( RC1_E_src1[26] ) + ( RC1L171 );
RC1L183 = CARRY(RC1L183_adder_eqn);


--XB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[29]
--register power-up is low

XB2_av_readdata_pre[29] = DFFEAS(BE1_ram_block1a5, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L40Q,  ,  , !Y1L34Q);


--RC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

RC1_E_shift_rot_result[29] = DFFEAS(RC1L458, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[29],  ,  , RC1_E_new_inst);


--XB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[28]
--register power-up is low

XB2_av_readdata_pre[28] = DFFEAS(BE1_ram_block1a4, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L39Q,  ,  , !Y1L34Q);


--RC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

RC1_E_shift_rot_result[28] = DFFEAS(RC1L457, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[28],  ,  , RC1_E_new_inst);


--RC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
RC1L186_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L179 );
RC1L186 = SUM(RC1L186_adder_eqn);

--RC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
RC1L187_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[28]) ) + ( RC1_E_src1[28] ) + ( RC1L179 );
RC1L187 = CARRY(RC1L187_adder_eqn);


--RC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

RC1_E_shift_rot_result[24] = DFFEAS(RC1L453, CLOCK_50, !CE1_r_sync_rst,  ,  , RC1_E_src1[24],  ,  , RC1_E_new_inst);


--RC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
RC1L190_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1_E_src1[24] ) + ( RC1L175 );
RC1L190 = SUM(RC1L190_adder_eqn);

--RC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
RC1L191_adder_eqn = ( !RC1_E_alu_sub $ (!RC1_E_src2[24]) ) + ( RC1_E_src1[24] ) + ( RC1L175 );
RC1L191 = CARRY(RC1L191_adder_eqn);


--XB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[31]
--register power-up is low

XB2_av_readdata_pre[31] = DFFEAS(BE1_ram_block1a7, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L42Q,  ,  , !Y1L34Q);


--XB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_readdata_pre[30]
--register power-up is low

XB2_av_readdata_pre[30] = DFFEAS(BE1_ram_block1a6, CLOCK_50, !CE1_r_sync_rst,  ,  , Y1L41Q,  ,  , !Y1L34Q);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !S1_fifo_wr ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( !S1_fifo_wr ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !S1_fifo_wr ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( !S1_fifo_wr ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !S1_fifo_wr ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( !S1_fifo_wr ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( !S1_fifo_wr ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !S1_fifo_wr ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( !S1_fifo_wr ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--KD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

KD1_MonDReg[22] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , KD1L50, WD1_q_a[22],  , KD1L61, !MD1_take_action_ocimem_b);


--ND1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

ND1_sr[22] = DFFEAS(ND1L82, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--AD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

AD1_break_readreg[20] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

KD1_MonDReg[20] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , KD1L50, WD1_q_a[20],  , KD1L61, !MD1_take_action_ocimem_b);


--AD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

AD1_break_readreg[19] = DFFEAS(MD1_jdo[19], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

KD1_MonDReg[19] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , KD1L50, WD1_q_a[19],  , KD1L61, !MD1_take_action_ocimem_b);


--ND1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

ND1_sr[19] = DFFEAS(ND1L83, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--KD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

KD1_MonDReg[23] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , KD1L50, WD1_q_a[23],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

KD1_MonDReg[25] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , KD1L50, WD1_q_a[25],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

KD1_MonDReg[26] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , KD1L50, WD1_q_a[26],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

KD1_MonDReg[11] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , KD1L50, WD1_q_a[11],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

KD1_MonDReg[13] = DFFEAS(MD1_jdo[16], CLOCK_50,  ,  , KD1L50, WD1_q_a[13],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

KD1_MonDReg[15] = DFFEAS(MD1_jdo[18], CLOCK_50,  ,  , KD1L50, WD1_q_a[15],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

KD1_MonDReg[10] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , KD1L50, WD1_q_a[10],  , KD1L61, !MD1_take_action_ocimem_b);


--WD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[27]_PORT_A_data_in = KD1L155;
WD1_q_a[27]_PORT_A_data_in_reg = DFFE(WD1_q_a[27]_PORT_A_data_in, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[27]_PORT_A_address_reg = DFFE(WD1_q_a[27]_PORT_A_address, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_write_enable = KD1L160;
WD1_q_a[27]_PORT_A_write_enable_reg = DFFE(WD1_q_a[27]_PORT_A_write_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_read_enable = !KD1L160;
WD1_q_a[27]_PORT_A_read_enable_reg = DFFE(WD1_q_a[27]_PORT_A_read_enable, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_PORT_A_byte_mask = KD1L126;
WD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[27]_PORT_A_byte_mask, WD1_q_a[27]_clock_0, , , WD1_q_a[27]_clock_enable_0);
WD1_q_a[27]_clock_0 = CLOCK_50;
WD1_q_a[27]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[27]_PORT_A_data_out = MEMORY(WD1_q_a[27]_PORT_A_data_in_reg, , WD1_q_a[27]_PORT_A_address_reg, , WD1_q_a[27]_PORT_A_write_enable_reg, WD1_q_a[27]_PORT_A_read_enable_reg, , , WD1_q_a[27]_PORT_A_byte_mask_reg, , WD1_q_a[27]_clock_0, , WD1_q_a[27]_clock_enable_0, , , , , );
WD1_q_a[27] = WD1_q_a[27]_PORT_A_data_out[0];


--WD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[28]_PORT_A_data_in = KD1L156;
WD1_q_a[28]_PORT_A_data_in_reg = DFFE(WD1_q_a[28]_PORT_A_data_in, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[28]_PORT_A_address_reg = DFFE(WD1_q_a[28]_PORT_A_address, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_write_enable = KD1L160;
WD1_q_a[28]_PORT_A_write_enable_reg = DFFE(WD1_q_a[28]_PORT_A_write_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_read_enable = !KD1L160;
WD1_q_a[28]_PORT_A_read_enable_reg = DFFE(WD1_q_a[28]_PORT_A_read_enable, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_PORT_A_byte_mask = KD1L126;
WD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[28]_PORT_A_byte_mask, WD1_q_a[28]_clock_0, , , WD1_q_a[28]_clock_enable_0);
WD1_q_a[28]_clock_0 = CLOCK_50;
WD1_q_a[28]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[28]_PORT_A_data_out = MEMORY(WD1_q_a[28]_PORT_A_data_in_reg, , WD1_q_a[28]_PORT_A_address_reg, , WD1_q_a[28]_PORT_A_write_enable_reg, WD1_q_a[28]_PORT_A_read_enable_reg, , , WD1_q_a[28]_PORT_A_byte_mask_reg, , WD1_q_a[28]_clock_0, , WD1_q_a[28]_clock_enable_0, , , , , );
WD1_q_a[28] = WD1_q_a[28]_PORT_A_data_out[0];


--WD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[29]_PORT_A_data_in = KD1L157;
WD1_q_a[29]_PORT_A_data_in_reg = DFFE(WD1_q_a[29]_PORT_A_data_in, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[29]_PORT_A_address_reg = DFFE(WD1_q_a[29]_PORT_A_address, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_write_enable = KD1L160;
WD1_q_a[29]_PORT_A_write_enable_reg = DFFE(WD1_q_a[29]_PORT_A_write_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_read_enable = !KD1L160;
WD1_q_a[29]_PORT_A_read_enable_reg = DFFE(WD1_q_a[29]_PORT_A_read_enable, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_PORT_A_byte_mask = KD1L126;
WD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[29]_PORT_A_byte_mask, WD1_q_a[29]_clock_0, , , WD1_q_a[29]_clock_enable_0);
WD1_q_a[29]_clock_0 = CLOCK_50;
WD1_q_a[29]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[29]_PORT_A_data_out = MEMORY(WD1_q_a[29]_PORT_A_data_in_reg, , WD1_q_a[29]_PORT_A_address_reg, , WD1_q_a[29]_PORT_A_write_enable_reg, WD1_q_a[29]_PORT_A_read_enable_reg, , , WD1_q_a[29]_PORT_A_byte_mask_reg, , WD1_q_a[29]_clock_0, , WD1_q_a[29]_clock_enable_0, , , , , );
WD1_q_a[29] = WD1_q_a[29]_PORT_A_data_out[0];


--WD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[30]_PORT_A_data_in = KD1L158;
WD1_q_a[30]_PORT_A_data_in_reg = DFFE(WD1_q_a[30]_PORT_A_data_in, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[30]_PORT_A_address_reg = DFFE(WD1_q_a[30]_PORT_A_address, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_write_enable = KD1L160;
WD1_q_a[30]_PORT_A_write_enable_reg = DFFE(WD1_q_a[30]_PORT_A_write_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_read_enable = !KD1L160;
WD1_q_a[30]_PORT_A_read_enable_reg = DFFE(WD1_q_a[30]_PORT_A_read_enable, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_PORT_A_byte_mask = KD1L126;
WD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[30]_PORT_A_byte_mask, WD1_q_a[30]_clock_0, , , WD1_q_a[30]_clock_enable_0);
WD1_q_a[30]_clock_0 = CLOCK_50;
WD1_q_a[30]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[30]_PORT_A_data_out = MEMORY(WD1_q_a[30]_PORT_A_data_in_reg, , WD1_q_a[30]_PORT_A_address_reg, , WD1_q_a[30]_PORT_A_write_enable_reg, WD1_q_a[30]_PORT_A_read_enable_reg, , , WD1_q_a[30]_PORT_A_byte_mask_reg, , WD1_q_a[30]_clock_0, , WD1_q_a[30]_clock_enable_0, , , , , );
WD1_q_a[30] = WD1_q_a[30]_PORT_A_data_out[0];


--WD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
WD1_q_a[31]_PORT_A_data_in = KD1L159;
WD1_q_a[31]_PORT_A_data_in_reg = DFFE(WD1_q_a[31]_PORT_A_data_in, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_address = BUS(KD1L115, KD1L116, KD1L117, KD1L118, KD1L119, KD1L120, KD1L121, KD1L122);
WD1_q_a[31]_PORT_A_address_reg = DFFE(WD1_q_a[31]_PORT_A_address, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_write_enable = KD1L160;
WD1_q_a[31]_PORT_A_write_enable_reg = DFFE(WD1_q_a[31]_PORT_A_write_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_read_enable = !KD1L160;
WD1_q_a[31]_PORT_A_read_enable_reg = DFFE(WD1_q_a[31]_PORT_A_read_enable, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_PORT_A_byte_mask = KD1L126;
WD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(WD1_q_a[31]_PORT_A_byte_mask, WD1_q_a[31]_clock_0, , , WD1_q_a[31]_clock_enable_0);
WD1_q_a[31]_clock_0 = CLOCK_50;
WD1_q_a[31]_clock_enable_0 = KD1_ociram_reset_req;
WD1_q_a[31]_PORT_A_data_out = MEMORY(WD1_q_a[31]_PORT_A_data_in_reg, , WD1_q_a[31]_PORT_A_address_reg, , WD1_q_a[31]_PORT_A_write_enable_reg, WD1_q_a[31]_PORT_A_read_enable_reg, , , WD1_q_a[31]_PORT_A_byte_mask_reg, , WD1_q_a[31]_clock_0, , WD1_q_a[31]_clock_enable_0, , , , , );
WD1_q_a[31] = WD1_q_a[31]_PORT_A_data_out[0];


--KD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

KD1_MonDReg[17] = DFFEAS(MD1_jdo[20], CLOCK_50,  ,  , KD1L50, WD1_q_a[17],  , KD1L61, !MD1_take_action_ocimem_b);


--S1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
S1L34_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( S1L51 );
S1L34 = SUM(S1L34_adder_eqn);

--S1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
S1L35_adder_eqn = ( !PB1_counter_reg_bit[5] ) + ( GND ) + ( S1L51 );
S1L35 = CARRY(S1L35_adder_eqn);


--AE1_ram_block1a5 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a5_PORT_A_data_in = RC1_d_writedata[21];
AE1_ram_block1a5_PORT_A_data_in_reg = DFFE(AE1_ram_block1a5_PORT_A_data_in, AE1_ram_block1a5_clock_0, , , );
AE1_ram_block1a5_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a5_PORT_A_address_reg = DFFE(AE1_ram_block1a5_PORT_A_address, AE1_ram_block1a5_clock_0, , , );
AE1_ram_block1a5_PORT_A_write_enable = Y1L32;
AE1_ram_block1a5_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a5_PORT_A_write_enable, AE1_ram_block1a5_clock_0, , , );
AE1_ram_block1a5_PORT_A_read_enable = VCC;
AE1_ram_block1a5_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a5_PORT_A_read_enable, AE1_ram_block1a5_clock_0, , , );
AE1_ram_block1a5_clock_0 = CLOCK_50;
AE1_ram_block1a5_PORT_A_data_out = MEMORY(AE1_ram_block1a5_PORT_A_data_in_reg, , AE1_ram_block1a5_PORT_A_address_reg, , AE1_ram_block1a5_PORT_A_write_enable_reg, AE1_ram_block1a5_PORT_A_read_enable_reg, , , , , AE1_ram_block1a5_clock_0, , , , , , , );
AE1_ram_block1a5 = AE1_ram_block1a5_PORT_A_data_out[0];


--S1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
S1L38_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( S1L43 );
S1L38 = SUM(S1L38_adder_eqn);

--S1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
S1L39_adder_eqn = ( !PB1_counter_reg_bit[3] ) + ( GND ) + ( S1L43 );
S1L39 = CARRY(S1L39_adder_eqn);


--AE1_ram_block1a3 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a3_PORT_A_data_in = RC1_d_writedata[19];
AE1_ram_block1a3_PORT_A_data_in_reg = DFFE(AE1_ram_block1a3_PORT_A_data_in, AE1_ram_block1a3_clock_0, , , );
AE1_ram_block1a3_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a3_PORT_A_address_reg = DFFE(AE1_ram_block1a3_PORT_A_address, AE1_ram_block1a3_clock_0, , , );
AE1_ram_block1a3_PORT_A_write_enable = Y1L32;
AE1_ram_block1a3_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a3_PORT_A_write_enable, AE1_ram_block1a3_clock_0, , , );
AE1_ram_block1a3_PORT_A_read_enable = VCC;
AE1_ram_block1a3_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a3_PORT_A_read_enable, AE1_ram_block1a3_clock_0, , , );
AE1_ram_block1a3_clock_0 = CLOCK_50;
AE1_ram_block1a3_PORT_A_data_out = MEMORY(AE1_ram_block1a3_PORT_A_data_in_reg, , AE1_ram_block1a3_PORT_A_address_reg, , AE1_ram_block1a3_PORT_A_write_enable_reg, AE1_ram_block1a3_PORT_A_read_enable_reg, , , , , AE1_ram_block1a3_clock_0, , , , , , , );
AE1_ram_block1a3 = AE1_ram_block1a3_PORT_A_data_out[0];


--S1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
S1L42_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( S1L47 );
S1L42 = SUM(S1L42_adder_eqn);

--S1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
S1L43_adder_eqn = ( !PB1_counter_reg_bit[2] ) + ( GND ) + ( S1L47 );
S1L43 = CARRY(S1L43_adder_eqn);


--AE1_ram_block1a2 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a2_PORT_A_data_in = RC1_d_writedata[18];
AE1_ram_block1a2_PORT_A_data_in_reg = DFFE(AE1_ram_block1a2_PORT_A_data_in, AE1_ram_block1a2_clock_0, , , );
AE1_ram_block1a2_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a2_PORT_A_address_reg = DFFE(AE1_ram_block1a2_PORT_A_address, AE1_ram_block1a2_clock_0, , , );
AE1_ram_block1a2_PORT_A_write_enable = Y1L32;
AE1_ram_block1a2_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a2_PORT_A_write_enable, AE1_ram_block1a2_clock_0, , , );
AE1_ram_block1a2_PORT_A_read_enable = VCC;
AE1_ram_block1a2_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a2_PORT_A_read_enable, AE1_ram_block1a2_clock_0, , , );
AE1_ram_block1a2_clock_0 = CLOCK_50;
AE1_ram_block1a2_PORT_A_data_out = MEMORY(AE1_ram_block1a2_PORT_A_data_in_reg, , AE1_ram_block1a2_PORT_A_address_reg, , AE1_ram_block1a2_PORT_A_write_enable_reg, AE1_ram_block1a2_PORT_A_read_enable_reg, , , , , AE1_ram_block1a2_clock_0, , , , , , , );
AE1_ram_block1a2 = AE1_ram_block1a2_PORT_A_data_out[0];


--S1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
S1L46_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( S1L31 );
S1L46 = SUM(S1L46_adder_eqn);

--S1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
S1L47_adder_eqn = ( !PB1_counter_reg_bit[1] ) + ( GND ) + ( S1L31 );
S1L47 = CARRY(S1L47_adder_eqn);


--AE1_ram_block1a1 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a1_PORT_A_data_in = RC1_d_writedata[17];
AE1_ram_block1a1_PORT_A_data_in_reg = DFFE(AE1_ram_block1a1_PORT_A_data_in, AE1_ram_block1a1_clock_0, , , );
AE1_ram_block1a1_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a1_PORT_A_address_reg = DFFE(AE1_ram_block1a1_PORT_A_address, AE1_ram_block1a1_clock_0, , , );
AE1_ram_block1a1_PORT_A_write_enable = Y1L32;
AE1_ram_block1a1_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a1_PORT_A_write_enable, AE1_ram_block1a1_clock_0, , , );
AE1_ram_block1a1_PORT_A_read_enable = VCC;
AE1_ram_block1a1_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a1_PORT_A_read_enable, AE1_ram_block1a1_clock_0, , , );
AE1_ram_block1a1_clock_0 = CLOCK_50;
AE1_ram_block1a1_PORT_A_data_out = MEMORY(AE1_ram_block1a1_PORT_A_data_in_reg, , AE1_ram_block1a1_PORT_A_address_reg, , AE1_ram_block1a1_PORT_A_write_enable_reg, AE1_ram_block1a1_PORT_A_read_enable_reg, , , , , AE1_ram_block1a1_clock_0, , , , , , , );
AE1_ram_block1a1 = AE1_ram_block1a1_PORT_A_data_out[0];


--KD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

KD1_MonDReg[9] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , KD1L50, WD1_q_a[9],  , KD1L61, !MD1_take_action_ocimem_b);


--S1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
S1L50_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( S1L39 );
S1L50 = SUM(S1L50_adder_eqn);

--S1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
S1L51_adder_eqn = ( !PB1_counter_reg_bit[4] ) + ( GND ) + ( S1L39 );
S1L51 = CARRY(S1L51_adder_eqn);


--AE1_ram_block1a4 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a4_PORT_A_data_in = RC1_d_writedata[20];
AE1_ram_block1a4_PORT_A_data_in_reg = DFFE(AE1_ram_block1a4_PORT_A_data_in, AE1_ram_block1a4_clock_0, , , );
AE1_ram_block1a4_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a4_PORT_A_address_reg = DFFE(AE1_ram_block1a4_PORT_A_address, AE1_ram_block1a4_clock_0, , , );
AE1_ram_block1a4_PORT_A_write_enable = Y1L32;
AE1_ram_block1a4_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a4_PORT_A_write_enable, AE1_ram_block1a4_clock_0, , , );
AE1_ram_block1a4_PORT_A_read_enable = VCC;
AE1_ram_block1a4_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a4_PORT_A_read_enable, AE1_ram_block1a4_clock_0, , , );
AE1_ram_block1a4_clock_0 = CLOCK_50;
AE1_ram_block1a4_PORT_A_data_out = MEMORY(AE1_ram_block1a4_PORT_A_data_in_reg, , AE1_ram_block1a4_PORT_A_address_reg, , AE1_ram_block1a4_PORT_A_write_enable_reg, AE1_ram_block1a4_PORT_A_read_enable_reg, , , , , AE1_ram_block1a4_clock_0, , , , , , , );
AE1_ram_block1a4 = AE1_ram_block1a4_PORT_A_data_out[0];


--AE1_ram_block1a7 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a7_PORT_A_data_in = RC1_d_writedata[23];
AE1_ram_block1a7_PORT_A_data_in_reg = DFFE(AE1_ram_block1a7_PORT_A_data_in, AE1_ram_block1a7_clock_0, , , );
AE1_ram_block1a7_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a7_PORT_A_address_reg = DFFE(AE1_ram_block1a7_PORT_A_address, AE1_ram_block1a7_clock_0, , , );
AE1_ram_block1a7_PORT_A_write_enable = Y1L32;
AE1_ram_block1a7_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a7_PORT_A_write_enable, AE1_ram_block1a7_clock_0, , , );
AE1_ram_block1a7_PORT_A_read_enable = VCC;
AE1_ram_block1a7_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a7_PORT_A_read_enable, AE1_ram_block1a7_clock_0, , , );
AE1_ram_block1a7_clock_0 = CLOCK_50;
AE1_ram_block1a7_PORT_A_data_out = MEMORY(AE1_ram_block1a7_PORT_A_data_in_reg, , AE1_ram_block1a7_PORT_A_address_reg, , AE1_ram_block1a7_PORT_A_write_enable_reg, AE1_ram_block1a7_PORT_A_read_enable_reg, , , , , AE1_ram_block1a7_clock_0, , , , , , , );
AE1_ram_block1a7 = AE1_ram_block1a7_PORT_A_data_out[0];


--KD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

KD1_MonDReg[21] = DFFEAS(MD1_jdo[24], CLOCK_50,  ,  , KD1L50, WD1_q_a[21],  , KD1L61, !MD1_take_action_ocimem_b);


--S1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
S1L54_adder_eqn = ( !LB1_b_full ) + ( VCC ) + ( S1L35 );
S1L54 = SUM(S1L54_adder_eqn);


--AE1_ram_block1a6 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_2_rtl_0|altsyncram_cbf1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
AE1_ram_block1a6_PORT_A_data_in = RC1_d_writedata[22];
AE1_ram_block1a6_PORT_A_data_in_reg = DFFE(AE1_ram_block1a6_PORT_A_data_in, AE1_ram_block1a6_clock_0, , , );
AE1_ram_block1a6_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
AE1_ram_block1a6_PORT_A_address_reg = DFFE(AE1_ram_block1a6_PORT_A_address, AE1_ram_block1a6_clock_0, , , );
AE1_ram_block1a6_PORT_A_write_enable = Y1L32;
AE1_ram_block1a6_PORT_A_write_enable_reg = DFFE(AE1_ram_block1a6_PORT_A_write_enable, AE1_ram_block1a6_clock_0, , , );
AE1_ram_block1a6_PORT_A_read_enable = VCC;
AE1_ram_block1a6_PORT_A_read_enable_reg = DFFE(AE1_ram_block1a6_PORT_A_read_enable, AE1_ram_block1a6_clock_0, , , );
AE1_ram_block1a6_clock_0 = CLOCK_50;
AE1_ram_block1a6_PORT_A_data_out = MEMORY(AE1_ram_block1a6_PORT_A_data_in_reg, , AE1_ram_block1a6_PORT_A_address_reg, , AE1_ram_block1a6_PORT_A_write_enable_reg, AE1_ram_block1a6_PORT_A_read_enable_reg, , , , , AE1_ram_block1a6_clock_0, , , , , , , );
AE1_ram_block1a6 = AE1_ram_block1a6_PORT_A_data_out[0];


--AD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

AD1_break_readreg[17] = DFFEAS(MD1_jdo[17], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

KD1_MonDReg[7] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , KD1L50, WD1_q_a[7],  , KD1L61, !MD1_take_action_ocimem_b);


--KD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

KD1_MonDReg[6] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , KD1L50, WD1_q_a[6],  , KD1L61, !MD1_take_action_ocimem_b);


--CB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

CB1_td_shift[8] = AMPP_FUNCTION(A1L136, CB1L79, !A1L128, !A1L134, CB1L57);


--cntr[19] is cntr[19]
--register power-up is low

cntr[19] = DFFEAS(A1L22, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--MB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[2]_PORT_A_data_in = RC1_d_writedata[2];
MB1_q_b[2]_PORT_A_data_in_reg = DFFE(MB1_q_b[2]_PORT_A_data_in, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[2]_PORT_A_address_reg = DFFE(MB1_q_b[2]_PORT_A_address, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[2]_PORT_B_address_reg = DFFE(MB1_q_b[2]_PORT_B_address, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[2]_PORT_A_write_enable_reg = DFFE(MB1_q_b[2]_PORT_A_write_enable, MB1_q_b[2]_clock_0, , , );
MB1_q_b[2]_PORT_B_read_enable = VCC;
MB1_q_b[2]_PORT_B_read_enable_reg = DFFE(MB1_q_b[2]_PORT_B_read_enable, MB1_q_b[2]_clock_1, , , MB1_q_b[2]_clock_enable_1);
MB1_q_b[2]_clock_0 = CLOCK_50;
MB1_q_b[2]_clock_1 = CLOCK_50;
MB1_q_b[2]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[2]_clock_enable_1 = S1L83;
MB1_q_b[2]_PORT_B_data_out = MEMORY(MB1_q_b[2]_PORT_A_data_in_reg, , MB1_q_b[2]_PORT_A_address_reg, MB1_q_b[2]_PORT_B_address_reg, MB1_q_b[2]_PORT_A_write_enable_reg, , , MB1_q_b[2]_PORT_B_read_enable_reg, , , MB1_q_b[2]_clock_0, MB1_q_b[2]_clock_1, MB1_q_b[2]_clock_enable_0, MB1_q_b[2]_clock_enable_1, , , , );
MB1_q_b[2] = MB1_q_b[2]_PORT_B_data_out[0];


--CB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

CB1_count[4] = AMPP_FUNCTION(A1L136, CB1_count[3], !A1L128, !A1L134, CB1L57);


--AD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

AD1_break_readreg[25] = DFFEAS(MD1_jdo[25], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

AD1_break_readreg[5] = DFFEAS(MD1_jdo[5], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

AD1_break_readreg[26] = DFFEAS(MD1_jdo[26], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

AD1_break_readreg[27] = DFFEAS(MD1_jdo[27], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

KD1_MonDReg[27] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , KD1L50, WD1_q_a[27],  , KD1L61, !MD1_take_action_ocimem_b);


--AD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

AD1_break_readreg[28] = DFFEAS(MD1_jdo[28], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

KD1_MonDReg[28] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , KD1L50, WD1_q_a[28],  , KD1L61, !MD1_take_action_ocimem_b);


--AD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

AD1_break_readreg[29] = DFFEAS(MD1_jdo[29], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

KD1_MonDReg[30] = DFFEAS(MD1_jdo[33], CLOCK_50,  ,  , KD1L50, WD1_q_a[30],  , KD1L61, !MD1_take_action_ocimem_b);


--AD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

AD1_break_readreg[30] = DFFEAS(MD1_jdo[30], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

AD1_break_readreg[31] = DFFEAS(MD1_jdo[31], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--KD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

KD1_MonDReg[31] = DFFEAS(MD1_jdo[34], CLOCK_50,  ,  , KD1L50, WD1_q_a[31],  , KD1L61, !MD1_take_action_ocimem_b);


--BE1_ram_block1a0 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a0_PORT_A_data_in = RC1_d_writedata[24];
BE1_ram_block1a0_PORT_A_data_in_reg = DFFE(BE1_ram_block1a0_PORT_A_data_in, BE1_ram_block1a0_clock_0, , , );
BE1_ram_block1a0_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a0_PORT_A_address_reg = DFFE(BE1_ram_block1a0_PORT_A_address, BE1_ram_block1a0_clock_0, , , );
BE1_ram_block1a0_PORT_A_write_enable = Y1L45;
BE1_ram_block1a0_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a0_PORT_A_write_enable, BE1_ram_block1a0_clock_0, , , );
BE1_ram_block1a0_PORT_A_read_enable = VCC;
BE1_ram_block1a0_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a0_PORT_A_read_enable, BE1_ram_block1a0_clock_0, , , );
BE1_ram_block1a0_clock_0 = CLOCK_50;
BE1_ram_block1a0_PORT_A_data_out = MEMORY(BE1_ram_block1a0_PORT_A_data_in_reg, , BE1_ram_block1a0_PORT_A_address_reg, , BE1_ram_block1a0_PORT_A_write_enable_reg, BE1_ram_block1a0_PORT_A_read_enable_reg, , , , , BE1_ram_block1a0_clock_0, , , , , , , );
BE1_ram_block1a0 = BE1_ram_block1a0_PORT_A_data_out[0];


--BE1_ram_block1a1 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a1_PORT_A_data_in = RC1_d_writedata[25];
BE1_ram_block1a1_PORT_A_data_in_reg = DFFE(BE1_ram_block1a1_PORT_A_data_in, BE1_ram_block1a1_clock_0, , , );
BE1_ram_block1a1_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a1_PORT_A_address_reg = DFFE(BE1_ram_block1a1_PORT_A_address, BE1_ram_block1a1_clock_0, , , );
BE1_ram_block1a1_PORT_A_write_enable = Y1L45;
BE1_ram_block1a1_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a1_PORT_A_write_enable, BE1_ram_block1a1_clock_0, , , );
BE1_ram_block1a1_PORT_A_read_enable = VCC;
BE1_ram_block1a1_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a1_PORT_A_read_enable, BE1_ram_block1a1_clock_0, , , );
BE1_ram_block1a1_clock_0 = CLOCK_50;
BE1_ram_block1a1_PORT_A_data_out = MEMORY(BE1_ram_block1a1_PORT_A_data_in_reg, , BE1_ram_block1a1_PORT_A_address_reg, , BE1_ram_block1a1_PORT_A_write_enable_reg, BE1_ram_block1a1_PORT_A_read_enable_reg, , , , , BE1_ram_block1a1_clock_0, , , , , , , );
BE1_ram_block1a1 = BE1_ram_block1a1_PORT_A_data_out[0];


--BE1_ram_block1a3 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a3_PORT_A_data_in = RC1_d_writedata[27];
BE1_ram_block1a3_PORT_A_data_in_reg = DFFE(BE1_ram_block1a3_PORT_A_data_in, BE1_ram_block1a3_clock_0, , , );
BE1_ram_block1a3_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a3_PORT_A_address_reg = DFFE(BE1_ram_block1a3_PORT_A_address, BE1_ram_block1a3_clock_0, , , );
BE1_ram_block1a3_PORT_A_write_enable = Y1L45;
BE1_ram_block1a3_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a3_PORT_A_write_enable, BE1_ram_block1a3_clock_0, , , );
BE1_ram_block1a3_PORT_A_read_enable = VCC;
BE1_ram_block1a3_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a3_PORT_A_read_enable, BE1_ram_block1a3_clock_0, , , );
BE1_ram_block1a3_clock_0 = CLOCK_50;
BE1_ram_block1a3_PORT_A_data_out = MEMORY(BE1_ram_block1a3_PORT_A_data_in_reg, , BE1_ram_block1a3_PORT_A_address_reg, , BE1_ram_block1a3_PORT_A_write_enable_reg, BE1_ram_block1a3_PORT_A_read_enable_reg, , , , , BE1_ram_block1a3_clock_0, , , , , , , );
BE1_ram_block1a3 = BE1_ram_block1a3_PORT_A_data_out[0];


--BE1_ram_block1a2 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a2_PORT_A_data_in = RC1_d_writedata[26];
BE1_ram_block1a2_PORT_A_data_in_reg = DFFE(BE1_ram_block1a2_PORT_A_data_in, BE1_ram_block1a2_clock_0, , , );
BE1_ram_block1a2_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a2_PORT_A_address_reg = DFFE(BE1_ram_block1a2_PORT_A_address, BE1_ram_block1a2_clock_0, , , );
BE1_ram_block1a2_PORT_A_write_enable = Y1L45;
BE1_ram_block1a2_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a2_PORT_A_write_enable, BE1_ram_block1a2_clock_0, , , );
BE1_ram_block1a2_PORT_A_read_enable = VCC;
BE1_ram_block1a2_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a2_PORT_A_read_enable, BE1_ram_block1a2_clock_0, , , );
BE1_ram_block1a2_clock_0 = CLOCK_50;
BE1_ram_block1a2_PORT_A_data_out = MEMORY(BE1_ram_block1a2_PORT_A_data_in_reg, , BE1_ram_block1a2_PORT_A_address_reg, , BE1_ram_block1a2_PORT_A_write_enable_reg, BE1_ram_block1a2_PORT_A_read_enable_reg, , , , , BE1_ram_block1a2_clock_0, , , , , , , );
BE1_ram_block1a2 = BE1_ram_block1a2_PORT_A_data_out[0];


--BE1_ram_block1a5 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a5_PORT_A_data_in = RC1_d_writedata[29];
BE1_ram_block1a5_PORT_A_data_in_reg = DFFE(BE1_ram_block1a5_PORT_A_data_in, BE1_ram_block1a5_clock_0, , , );
BE1_ram_block1a5_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a5_PORT_A_address_reg = DFFE(BE1_ram_block1a5_PORT_A_address, BE1_ram_block1a5_clock_0, , , );
BE1_ram_block1a5_PORT_A_write_enable = Y1L45;
BE1_ram_block1a5_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a5_PORT_A_write_enable, BE1_ram_block1a5_clock_0, , , );
BE1_ram_block1a5_PORT_A_read_enable = VCC;
BE1_ram_block1a5_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a5_PORT_A_read_enable, BE1_ram_block1a5_clock_0, , , );
BE1_ram_block1a5_clock_0 = CLOCK_50;
BE1_ram_block1a5_PORT_A_data_out = MEMORY(BE1_ram_block1a5_PORT_A_data_in_reg, , BE1_ram_block1a5_PORT_A_address_reg, , BE1_ram_block1a5_PORT_A_write_enable_reg, BE1_ram_block1a5_PORT_A_read_enable_reg, , , , , BE1_ram_block1a5_clock_0, , , , , , , );
BE1_ram_block1a5 = BE1_ram_block1a5_PORT_A_data_out[0];


--BE1_ram_block1a4 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a4_PORT_A_data_in = RC1_d_writedata[28];
BE1_ram_block1a4_PORT_A_data_in_reg = DFFE(BE1_ram_block1a4_PORT_A_data_in, BE1_ram_block1a4_clock_0, , , );
BE1_ram_block1a4_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a4_PORT_A_address_reg = DFFE(BE1_ram_block1a4_PORT_A_address, BE1_ram_block1a4_clock_0, , , );
BE1_ram_block1a4_PORT_A_write_enable = Y1L45;
BE1_ram_block1a4_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a4_PORT_A_write_enable, BE1_ram_block1a4_clock_0, , , );
BE1_ram_block1a4_PORT_A_read_enable = VCC;
BE1_ram_block1a4_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a4_PORT_A_read_enable, BE1_ram_block1a4_clock_0, , , );
BE1_ram_block1a4_clock_0 = CLOCK_50;
BE1_ram_block1a4_PORT_A_data_out = MEMORY(BE1_ram_block1a4_PORT_A_data_in_reg, , BE1_ram_block1a4_PORT_A_address_reg, , BE1_ram_block1a4_PORT_A_write_enable_reg, BE1_ram_block1a4_PORT_A_read_enable_reg, , , , , BE1_ram_block1a4_clock_0, , , , , , , );
BE1_ram_block1a4 = BE1_ram_block1a4_PORT_A_data_out[0];


--BE1_ram_block1a7 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a7_PORT_A_data_in = RC1_d_writedata[31];
BE1_ram_block1a7_PORT_A_data_in_reg = DFFE(BE1_ram_block1a7_PORT_A_data_in, BE1_ram_block1a7_clock_0, , , );
BE1_ram_block1a7_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a7_PORT_A_address_reg = DFFE(BE1_ram_block1a7_PORT_A_address, BE1_ram_block1a7_clock_0, , , );
BE1_ram_block1a7_PORT_A_write_enable = Y1L45;
BE1_ram_block1a7_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a7_PORT_A_write_enable, BE1_ram_block1a7_clock_0, , , );
BE1_ram_block1a7_PORT_A_read_enable = VCC;
BE1_ram_block1a7_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a7_PORT_A_read_enable, BE1_ram_block1a7_clock_0, , , );
BE1_ram_block1a7_clock_0 = CLOCK_50;
BE1_ram_block1a7_PORT_A_data_out = MEMORY(BE1_ram_block1a7_PORT_A_data_in_reg, , BE1_ram_block1a7_PORT_A_address_reg, , BE1_ram_block1a7_PORT_A_write_enable_reg, BE1_ram_block1a7_PORT_A_read_enable_reg, , , , , BE1_ram_block1a7_clock_0, , , , , , , );
BE1_ram_block1a7 = BE1_ram_block1a7_PORT_A_data_out[0];


--BE1_ram_block1a6 is nios_system:u0|raminfr_be:ram_component_be_0|altsyncram:RAM_3_rtl_0|altsyncram_bbf1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
BE1_ram_block1a6_PORT_A_data_in = RC1_d_writedata[30];
BE1_ram_block1a6_PORT_A_data_in_reg = DFFE(BE1_ram_block1a6_PORT_A_data_in, BE1_ram_block1a6_clock_0, , , );
BE1_ram_block1a6_PORT_A_address = BUS(RC1_W_alu_result[2], RC1_W_alu_result[3], RC1_W_alu_result[4], RC1_W_alu_result[5], RC1_W_alu_result[6], RC1_W_alu_result[7], RC1_W_alu_result[8], RC1_W_alu_result[9], RC1_W_alu_result[10], RC1_W_alu_result[11], RC1_W_alu_result[12], RC1_W_alu_result[13]);
BE1_ram_block1a6_PORT_A_address_reg = DFFE(BE1_ram_block1a6_PORT_A_address, BE1_ram_block1a6_clock_0, , , );
BE1_ram_block1a6_PORT_A_write_enable = Y1L45;
BE1_ram_block1a6_PORT_A_write_enable_reg = DFFE(BE1_ram_block1a6_PORT_A_write_enable, BE1_ram_block1a6_clock_0, , , );
BE1_ram_block1a6_PORT_A_read_enable = VCC;
BE1_ram_block1a6_PORT_A_read_enable_reg = DFFE(BE1_ram_block1a6_PORT_A_read_enable, BE1_ram_block1a6_clock_0, , , );
BE1_ram_block1a6_clock_0 = CLOCK_50;
BE1_ram_block1a6_PORT_A_data_out = MEMORY(BE1_ram_block1a6_PORT_A_data_in_reg, , BE1_ram_block1a6_PORT_A_address_reg, , BE1_ram_block1a6_PORT_A_write_enable_reg, BE1_ram_block1a6_PORT_A_read_enable_reg, , , , , BE1_ram_block1a6_clock_0, , , , , , , );
BE1_ram_block1a6 = BE1_ram_block1a6_PORT_A_data_out[0];


--ND1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

ND1_sr[23] = DFFEAS(ND1L86, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--AD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

AD1_break_readreg[21] = DFFEAS(MD1_jdo[21], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

AD1_break_readreg[18] = DFFEAS(MD1_jdo[18], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--ND1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

ND1_sr[16] = DFFEAS(ND1L87, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--cntr[18] is cntr[18]
--register power-up is low

cntr[18] = DFFEAS(A1L26, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--MB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[3]_PORT_A_data_in = RC1_d_writedata[3];
MB1_q_b[3]_PORT_A_data_in_reg = DFFE(MB1_q_b[3]_PORT_A_data_in, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[3]_PORT_A_address_reg = DFFE(MB1_q_b[3]_PORT_A_address, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[3]_PORT_B_address_reg = DFFE(MB1_q_b[3]_PORT_B_address, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[3]_PORT_A_write_enable_reg = DFFE(MB1_q_b[3]_PORT_A_write_enable, MB1_q_b[3]_clock_0, , , );
MB1_q_b[3]_PORT_B_read_enable = VCC;
MB1_q_b[3]_PORT_B_read_enable_reg = DFFE(MB1_q_b[3]_PORT_B_read_enable, MB1_q_b[3]_clock_1, , , MB1_q_b[3]_clock_enable_1);
MB1_q_b[3]_clock_0 = CLOCK_50;
MB1_q_b[3]_clock_1 = CLOCK_50;
MB1_q_b[3]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[3]_clock_enable_1 = S1L83;
MB1_q_b[3]_PORT_B_data_out = MEMORY(MB1_q_b[3]_PORT_A_data_in_reg, , MB1_q_b[3]_PORT_A_address_reg, MB1_q_b[3]_PORT_B_address_reg, MB1_q_b[3]_PORT_A_write_enable_reg, , , MB1_q_b[3]_PORT_B_read_enable_reg, , , MB1_q_b[3]_clock_0, MB1_q_b[3]_clock_1, MB1_q_b[3]_clock_enable_0, MB1_q_b[3]_clock_enable_1, , , , );
MB1_q_b[3] = MB1_q_b[3]_PORT_B_data_out[0];


--CB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

CB1_count[3] = AMPP_FUNCTION(A1L136, CB1_count[2], !A1L128, !A1L134, CB1L57);


--ND1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

ND1_sr[24] = DFFEAS(ND1L88, A1L162,  ,  , ND1L30,  ,  , ND1L29,  );


--ND1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

ND1_sr[8] = DFFEAS(ND1L89, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

AD1_break_readreg[6] = DFFEAS(MD1_jdo[6], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

AD1_break_readreg[22] = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--ND1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

ND1_sr[14] = DFFEAS(ND1L90, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--ND1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

ND1_sr[13] = DFFEAS(ND1L93, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--ND1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

ND1_sr[12] = DFFEAS(ND1L94, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--ND1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

ND1_sr[11] = DFFEAS(ND1L95, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--AD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

AD1_break_readreg[15] = DFFEAS(MD1_jdo[15], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--ND1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

ND1_sr[10] = DFFEAS(ND1L96, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--ND1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

ND1_sr[9] = DFFEAS(ND1L97, A1L162,  ,  , ND1L20,  ,  , ND1L19,  );


--MB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[4]_PORT_A_data_in = RC1_d_writedata[4];
MB1_q_b[4]_PORT_A_data_in_reg = DFFE(MB1_q_b[4]_PORT_A_data_in, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[4]_PORT_A_address_reg = DFFE(MB1_q_b[4]_PORT_A_address, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[4]_PORT_B_address_reg = DFFE(MB1_q_b[4]_PORT_B_address, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[4]_PORT_A_write_enable_reg = DFFE(MB1_q_b[4]_PORT_A_write_enable, MB1_q_b[4]_clock_0, , , );
MB1_q_b[4]_PORT_B_read_enable = VCC;
MB1_q_b[4]_PORT_B_read_enable_reg = DFFE(MB1_q_b[4]_PORT_B_read_enable, MB1_q_b[4]_clock_1, , , MB1_q_b[4]_clock_enable_1);
MB1_q_b[4]_clock_0 = CLOCK_50;
MB1_q_b[4]_clock_1 = CLOCK_50;
MB1_q_b[4]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[4]_clock_enable_1 = S1L83;
MB1_q_b[4]_PORT_B_data_out = MEMORY(MB1_q_b[4]_PORT_A_data_in_reg, , MB1_q_b[4]_PORT_A_address_reg, MB1_q_b[4]_PORT_B_address_reg, MB1_q_b[4]_PORT_A_write_enable_reg, , , MB1_q_b[4]_PORT_B_read_enable_reg, , , MB1_q_b[4]_clock_0, MB1_q_b[4]_clock_1, MB1_q_b[4]_clock_enable_0, MB1_q_b[4]_clock_enable_1, , , , );
MB1_q_b[4] = MB1_q_b[4]_PORT_B_data_out[0];


--MB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[5]_PORT_A_data_in = RC1_d_writedata[5];
MB1_q_b[5]_PORT_A_data_in_reg = DFFE(MB1_q_b[5]_PORT_A_data_in, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[5]_PORT_A_address_reg = DFFE(MB1_q_b[5]_PORT_A_address, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[5]_PORT_B_address_reg = DFFE(MB1_q_b[5]_PORT_B_address, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[5]_PORT_A_write_enable_reg = DFFE(MB1_q_b[5]_PORT_A_write_enable, MB1_q_b[5]_clock_0, , , );
MB1_q_b[5]_PORT_B_read_enable = VCC;
MB1_q_b[5]_PORT_B_read_enable_reg = DFFE(MB1_q_b[5]_PORT_B_read_enable, MB1_q_b[5]_clock_1, , , MB1_q_b[5]_clock_enable_1);
MB1_q_b[5]_clock_0 = CLOCK_50;
MB1_q_b[5]_clock_1 = CLOCK_50;
MB1_q_b[5]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[5]_clock_enable_1 = S1L83;
MB1_q_b[5]_PORT_B_data_out = MEMORY(MB1_q_b[5]_PORT_A_data_in_reg, , MB1_q_b[5]_PORT_A_address_reg, MB1_q_b[5]_PORT_B_address_reg, MB1_q_b[5]_PORT_A_write_enable_reg, , , MB1_q_b[5]_PORT_B_read_enable_reg, , , MB1_q_b[5]_clock_0, MB1_q_b[5]_clock_1, MB1_q_b[5]_clock_enable_0, MB1_q_b[5]_clock_enable_1, , , , );
MB1_q_b[5] = MB1_q_b[5]_PORT_B_data_out[0];


--MB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
MB1_q_b[6]_PORT_A_data_in = RC1_d_writedata[6];
MB1_q_b[6]_PORT_A_data_in_reg = DFFE(MB1_q_b[6]_PORT_A_data_in, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_A_address = BUS(NB2_counter_reg_bit[0], NB2_counter_reg_bit[1], NB2_counter_reg_bit[2], NB2_counter_reg_bit[3], NB2_counter_reg_bit[4], NB2_counter_reg_bit[5]);
MB1_q_b[6]_PORT_A_address_reg = DFFE(MB1_q_b[6]_PORT_A_address, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_address = BUS(NB1_counter_reg_bit[0], NB1_counter_reg_bit[1], NB1_counter_reg_bit[2], NB1_counter_reg_bit[3], NB1_counter_reg_bit[4], NB1_counter_reg_bit[5]);
MB1_q_b[6]_PORT_B_address_reg = DFFE(MB1_q_b[6]_PORT_B_address, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_PORT_A_write_enable = S1_fifo_wr;
MB1_q_b[6]_PORT_A_write_enable_reg = DFFE(MB1_q_b[6]_PORT_A_write_enable, MB1_q_b[6]_clock_0, , , );
MB1_q_b[6]_PORT_B_read_enable = VCC;
MB1_q_b[6]_PORT_B_read_enable_reg = DFFE(MB1_q_b[6]_PORT_B_read_enable, MB1_q_b[6]_clock_1, , , MB1_q_b[6]_clock_enable_1);
MB1_q_b[6]_clock_0 = CLOCK_50;
MB1_q_b[6]_clock_1 = CLOCK_50;
MB1_q_b[6]_clock_enable_0 = S1_fifo_wr;
MB1_q_b[6]_clock_enable_1 = S1L83;
MB1_q_b[6]_PORT_B_data_out = MEMORY(MB1_q_b[6]_PORT_A_data_in_reg, , MB1_q_b[6]_PORT_A_address_reg, MB1_q_b[6]_PORT_B_address_reg, MB1_q_b[6]_PORT_A_write_enable_reg, , , MB1_q_b[6]_PORT_B_read_enable_reg, , , MB1_q_b[6]_clock_0, MB1_q_b[6]_clock_1, MB1_q_b[6]_clock_enable_0, MB1_q_b[6]_clock_enable_1, , , , );
MB1_q_b[6] = MB1_q_b[6]_PORT_B_data_out[0];


--cntr[17] is cntr[17]
--register power-up is low

cntr[17] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--CB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

CB1_count[2] = AMPP_FUNCTION(A1L136, CB1_count[1], !A1L128, !A1L134, CB1L57);


--AD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

AD1_break_readreg[23] = DFFEAS(MD1_jdo[23], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

AD1_break_readreg[7] = DFFEAS(MD1_jdo[7], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

AD1_break_readreg[13] = DFFEAS(MD1_jdo[13], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

AD1_break_readreg[14] = DFFEAS(MD1_jdo[14], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

AD1_break_readreg[12] = DFFEAS(MD1_jdo[12], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

AD1_break_readreg[11] = DFFEAS(MD1_jdo[11], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

AD1_break_readreg[10] = DFFEAS(MD1_jdo[10], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

AD1_break_readreg[9] = DFFEAS(MD1_jdo[9], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--AD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

AD1_break_readreg[8] = DFFEAS(MD1_jdo[8], CLOCK_50,  ,  , AD1L3,  ,  , AD1L4,  );


--cntr[16] is cntr[16]
--register power-up is low

cntr[16] = DFFEAS(A1L34, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--cntr[15] is cntr[15]
--register power-up is low

cntr[15] = DFFEAS(A1L38, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14]
--register power-up is low

cntr[14] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13]
--register power-up is low

cntr[13] = DFFEAS(A1L46, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12]
--register power-up is low

cntr[12] = DFFEAS(A1L50, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11]
--register power-up is low

cntr[11] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10]
--register power-up is low

cntr[10] = DFFEAS(A1L58, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9]
--register power-up is low

cntr[9] = DFFEAS(A1L62, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8]
--register power-up is low

cntr[8] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7]
--register power-up is low

cntr[7] = DFFEAS(A1L70, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6]
--register power-up is low

cntr[6] = DFFEAS(A1L74, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5]
--register power-up is low

cntr[5] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4]
--register power-up is low

cntr[4] = DFFEAS(A1L82, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3]
--register power-up is low

cntr[3] = DFFEAS(A1L86, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2]
--register power-up is low

cntr[2] = DFFEAS(A1L90, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1]
--register power-up is low

cntr[1] = DFFEAS(A1L94, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0]
--register power-up is low

cntr[0] = DFFEAS(A1L98, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--KD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
KD1L88 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (!KD1_MonAReg[3] & (KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[32]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[29])) # (MD1_take_action_ocimem_b & ((MD1_jdo[32]))))) ) );


--KD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
KD1L92 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[21]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[18])) # (MD1_take_action_ocimem_b & ((MD1_jdo[21]))))) ) );


--KD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15
KD1L96 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (KD1_MonAReg[2] & (KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[11]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[8])) # (MD1_take_action_ocimem_b & ((MD1_jdo[11]))))) ) );


--KD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19
KD1L100 = ( !KD1_jtag_ram_rd_d1 & ( (!MD1_take_action_ocimem_b & (!KD1_MonAReg[2] & (!KD1_MonAReg[3] & (!KD1_MonAReg[4])))) # (MD1_take_action_ocimem_b & ((((MD1_jdo[8]))))) ) ) # ( KD1_jtag_ram_rd_d1 & ( (((!MD1_take_action_ocimem_b & (WD1_q_a[5])) # (MD1_take_action_ocimem_b & ((MD1_jdo[8]))))) ) );


--RC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~18
RC1L931 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[23])))) # (RC1L930))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[23])))) # (RC1L930))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[7]))))) ) );


--RC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~22
RC1L912 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L911))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[18])))) # (RC1L911))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[2]))))) ) );


--RC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~26
RC1L923 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[21])))) # (RC1L922))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[21])))) # (RC1L922))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte3_data[5]))))) ) );


--RC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~16
RC1L889 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[14])))) # (RC1L888))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[14])))) # (RC1L888))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[6]))))) ) );


--RC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20
RC1L881 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[12])))) # (RC1L880))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[12])))) # (RC1L880))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[4]))))) ) );


--RC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~24
RC1L871 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L870))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[10])))) # (RC1L870))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[2]))))) ) );


--RC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
RC1L876 = ( !RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[11])))) # (RC1L875))) # (RC1_av_ld_aligning_data & ((((RC1L835))))) ) ) # ( RC1L653 & ( (!RC1_av_ld_aligning_data & (((SB3L1 & ((XD1_q_a[11])))) # (RC1L875))) # (RC1_av_ld_aligning_data & ((((RC1_av_ld_byte2_data[3]))))) ) );


--RC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
RC1L773 = ( !RC1_R_ctrl_break & ( (!RC1L587 & (RC1_W_bstatus_reg)) # (RC1L587 & ((!RC1_R_ctrl_wrctl_inst & (RC1_W_bstatus_reg)) # (RC1_R_ctrl_wrctl_inst & ((!RC1_D_iw[6] & ((RC1_E_src1[0]))) # (RC1_D_iw[6] & (RC1_W_bstatus_reg)))))) ) ) # ( RC1_R_ctrl_break & ( (((RC1_W_status_reg_pie))) ) );


--RC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
RC1L344 = ( !RC1_D_iw[6] & ( (!RC1_D_iw[7] & (RC1_D_iw[8] & (RC1_W_ipending_reg[1] & (!RC1_D_iw[10] & !RC1_D_iw[9])))) ) ) # ( RC1_D_iw[6] & ( (RC1_D_iw[7] & (!RC1_D_iw[8] & (RC1_W_ienable_reg[1] & (!RC1_D_iw[10] & !RC1_D_iw[9])))) ) );


--UC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
UC1L90 = ( !UC1_write & ( (!WB4_mem_used[1] & (!ZB1_write_accepted & (UB1_WideOr1 & (RC1_d_write & UB1_saved_grant[0])))) ) ) # ( UC1_write & ( (((KD1_waitrequest))) ) );


--RC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
RC1L733 = ( !RC1_D_iw[14] & ( (!RC1_D_iw[13] & (RC1_D_iw[12] & (!RC1_D_iw[16] & (!RC1_D_iw[11] & RC1L544)))) ) ) # ( RC1_D_iw[14] & ( (!RC1_D_iw[13] & (RC1_D_iw[12] & (RC1_D_iw[15] & (!RC1_D_iw[11] & RC1L544)))) ) );


--CB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
CB1L45 = AMPP_FUNCTION(!A1L129, !A1L139, !A1L132, !A1L134, !CB1_state, !A1L137, !A1L130);


--RC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
RC1L793 = ( !RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (((!RC1_R_ctrl_br_cmp & ((RC1_W_alu_result[0]))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result))))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[0])))) ) ) # ( RC1_R_ctrl_rd_ctl_reg & ( (!RC1_R_ctrl_ld & (((!RC1_R_ctrl_br_cmp & ((RC1_W_control_rd_data[0]))) # (RC1_R_ctrl_br_cmp & (RC1_W_cmp_result))))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[0])))) ) );


--SW[0] is SW[0]
SW[0] = INPUT();


--SW[1] is SW[1]
SW[1] = INPUT();


--SW[2] is SW[2]
SW[2] = INPUT();


--SW[3] is SW[3]
SW[3] = INPUT();


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--SW[7] is SW[7]
SW[7] = INPUT();


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(U1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(U1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(U1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(U1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(U1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(U1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(U1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(U1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(cntr[24]);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L197);


--A1L133 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L133 = INPUT();


--A1L138 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L138 = OUTPUT(CB1_adapted_tdo);


--A1L131 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L131 = OUTPUT(A1L130);


--A1L163 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L163 = INPUT();


--A1L159 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L159 = INPUT();


--A1L156 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L156 = INPUT();


--A1L148 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L148 = INPUT();


--A1L152 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L152 = INPUT();


--A1L150 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L150 = INPUT();


--A1L158 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L158 = INPUT();


--A1L147 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L147 = INPUT();


--A1L157 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L157 = INPUT();


--A1L149 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L149 = INPUT();


--A1L153 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L153 = INPUT();


--A1L151 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L151 = INPUT();


--A1L161 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L161 = INPUT();


--A1L140 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L140 = INPUT();


--A1L165 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L165 = OUTPUT(ND1_sr[0]);


--A1L144 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L144 = OUTPUT(ND1_ir_out[0]);


--A1L145 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L145 = OUTPUT(ND1_ir_out[1]);


--U1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

U1_data_out[0] = DFFEAS(RC1_d_writedata[0], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

U1_data_out[1] = DFFEAS(RC1_d_writedata[1], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

U1_data_out[2] = DFFEAS(RC1_d_writedata[2], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

U1_data_out[3] = DFFEAS(RC1_d_writedata[3], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

U1_data_out[4] = DFFEAS(RC1_d_writedata[4], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

U1_data_out[5] = DFFEAS(RC1_d_writedata[5], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

U1_data_out[6] = DFFEAS(RC1_d_writedata[6], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--U1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

U1_data_out[7] = DFFEAS(RC1_d_writedata[7], CLOCK_50, !CE1_r_sync_rst,  , U1L2,  ,  ,  ,  );


--CB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

CB1_adapted_tdo = AMPP_FUNCTION(!A1L136, CB1_td_shift[0], !A1L128);


--A1L130 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L130 = INPUT();


--ND1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

ND1_sr[0] = DFFEAS(ND1L56, A1L162,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

ND1_ir_out[0] = DFFEAS(QD3_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--ND1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

ND1_ir_out[1] = DFFEAS(QD2_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

RC1_d_writedata[0] = DFFEAS(XC2_q_b[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--CE1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

CE1_r_sync_rst = DFFEAS(CE1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

CB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !CE1_r_sync_rst);


--XB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

XB6_wait_latency_counter[1] = DFFEAS(XB6L19, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
AC1L4 = ( !RC1_W_alu_result[8] & ( !RC1_W_alu_result[7] & ( (!RC1_W_alu_result[13] & (!RC1_W_alu_result[11] & (!RC1_W_alu_result[10] & !RC1_W_alu_result[9]))) ) ) );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1
AC1L5 = ( !RC1_W_alu_result[14] & ( (!RC1_W_alu_result[5] & (RC1_W_alu_result[4] & (RC1_W_alu_result[12] & RC1_W_alu_result[15]))) ) );


--XB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

XB6_wait_latency_counter[0] = DFFEAS(XB6L20, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB6_mem_used[1] = DFFEAS(WB6L5, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

RC1_d_write = DFFEAS(RC1_E_st_stall, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

ZB1_write_accepted = DFFEAS(ZB1L11, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L1 is nios_system:u0|nios_system_leds:leds|always0~0
U1L1 = ( !RC1_W_alu_result[3] & ( !RC1_W_alu_result[2] & ( (!XB6_wait_latency_counter[0] & (!WB6_mem_used[1] & (RC1_d_write & !ZB1_write_accepted))) ) ) );


--U1L2 is nios_system:u0|nios_system_leds:leds|always0~1
U1L2 = ( AC1L5 & ( U1L1 & ( (CB1_rst1 & (!XB6_wait_latency_counter[1] & (!RC1_W_alu_result[6] & AC1L4))) ) ) );


--RC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

RC1_d_writedata[1] = DFFEAS(XC2_q_b[1], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

RC1_d_writedata[2] = DFFEAS(XC2_q_b[2], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

RC1_d_writedata[3] = DFFEAS(XC2_q_b[3], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

RC1_d_writedata[4] = DFFEAS(XC2_q_b[4], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

RC1_d_writedata[5] = DFFEAS(XC2_q_b[5], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

RC1_d_writedata[6] = DFFEAS(XC2_q_b[6], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

RC1_d_writedata[7] = DFFEAS(XC2_q_b[7], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--A1L136 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L136 = INPUT();


--A1L128 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L128 = INPUT();


--A1L155 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L155 = INPUT();


--A1L166 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L166 = INPUT();


--A1L141 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L141 = INPUT();


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
LD1L2 = (A1L155 & (!A1L166 & A1L141));


--A1L146 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L146 = INPUT();


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
ND1L54 = (ND1_sr[0] & (((!A1L141) # (!A1L146)) # (A1L166)));


--QD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

QD3_dreg[0] = DFFEAS(QD3_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--A1L142 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L142 = INPUT();


--A1L143 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L143 = INPUT();


--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
ND1L55 = ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & QD3_dreg[0]))) ) ) );


--ND1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

ND1_DRsize.000 = DFFEAS(VCC, A1L162,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--A1L164 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L164 = INPUT();


--ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
ND1L56 = ( ND1_DRsize.000 & ( A1L164 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( A1L164 & ( ((ND1L55) # (ND1L54)) # (LD1L2) ) ) ) # ( ND1_DRsize.000 & ( !A1L164 & ( (!LD1L2 & (((ND1L55)) # (ND1L54))) # (LD1L2 & (((ND1_sr[1])))) ) ) ) # ( !ND1_DRsize.000 & ( !A1L164 & ( (!LD1L2 & ((ND1L55) # (ND1L54))) ) ) );


--A1L162 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L162 = INPUT();


--QD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

QD2_dreg[0] = DFFEAS(QD2_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--CE1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[4] = DFFEAS(CE1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

CE1_r_sync_rst_chain[1] = DFFEAS(CE1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
CE1L1 = ((CE1_r_sync_rst & !CE1_r_sync_rst_chain[1])) # (CE1_altera_reset_synchronizer_int_chain[4]);


--RC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

RC1_d_read = DFFEAS(RC1_d_read_nxt, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

ZB1_read_accepted = DFFEAS(ZB1L8, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
S1L67 = ( ZB1_read_accepted & ( (RC1_d_write & (!ZB1_write_accepted & CB1_rst1)) ) ) # ( !ZB1_read_accepted & ( (CB1_rst1 & (((RC1_d_write & !ZB1_write_accepted)) # (RC1_d_read))) ) );


--VB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|m0_write~0
VB7L1 = (RC1_d_write & (!ZB1_write_accepted & CB1_rst1));


--AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~2
AC1L6 = (!RC1_W_alu_result[6] & (AC1L4 & AC1L5));


--XB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0
XB6L18 = ( VB7L1 & ( AC1L6 & ( (!WB6_mem_used[1] & (S1L67 & ((XB6_wait_latency_counter[1]) # (XB6_wait_latency_counter[0])))) ) ) ) # ( !VB7L1 & ( AC1L6 & ( (!WB6_mem_used[1] & (S1L67 & ((!XB6_wait_latency_counter[0]) # (XB6_wait_latency_counter[1])))) ) ) );


--XB6L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
XB6L19 = (XB6L18 & (!XB6_wait_latency_counter[0] $ (!XB6_wait_latency_counter[1])));


--RC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

RC1_R_ctrl_shift_rot = DFFEAS(RC1L243, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

RC1_R_ctrl_logic = DFFEAS(RC1L227, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

RC1_R_logic_op[1] = DFFEAS(RC1L296, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

RC1_R_logic_op[0] = DFFEAS(RC1L295, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

RC1_E_src1[6] = DFFEAS(RC1L696, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~0
RC1L357 = (!RC1_E_src2[6] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[6])) # (RC1_R_logic_op[1] & ((RC1_E_src1[6]))))) # (RC1_E_src2[6] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[6])))));


--RC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~0
RC1L311 = ( RC1L58 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L357)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[6])))) ) ) # ( !RC1L58 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L357)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[6])))) ) );


--RC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

RC1_R_ctrl_rd_ctl_reg = DFFEAS(RC1_D_op_rdctl, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

RC1_R_ctrl_br_cmp = DFFEAS(RC1L204, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
RC1L337 = (RC1_R_ctrl_br_cmp) # (RC1_R_ctrl_rd_ctl_reg);


--RC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

RC1_E_src1[13] = DFFEAS(RC1L703, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~1
RC1L364 = (!RC1_E_src1[13] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[13])) # (RC1_R_logic_op[1] & ((RC1_E_src2[13]))))) # (RC1_E_src1[13] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[13])))));


--RC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~2
RC1L318 = ( RC1L62 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L364)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) ) # ( !RC1L62 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L364)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[13])))) ) );


--RC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

RC1_E_src1[11] = DFFEAS(RC1L701, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~2
RC1L362 = (!RC1_E_src2[11] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[11])) # (RC1_R_logic_op[1] & ((RC1_E_src1[11]))))) # (RC1_E_src2[11] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[11])))));


--RC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~3
RC1L316 = ( RC1L66 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L362)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) ) # ( !RC1L66 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L362)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[11])))) ) );


--RC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

RC1_E_src1[10] = DFFEAS(RC1L700, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~3
RC1L361 = (!RC1_E_src2[10] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[10])) # (RC1_R_logic_op[1] & ((RC1_E_src1[10]))))) # (RC1_E_src2[10] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[10])))));


--RC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~4
RC1L315 = ( RC1L70 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) ) # ( !RC1L70 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L361)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[10])))) ) );


--RC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

RC1_E_src1[9] = DFFEAS(RC1L699, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~4
RC1L360 = (!RC1_E_src2[9] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[9])) # (RC1_R_logic_op[1] & ((RC1_E_src1[9]))))) # (RC1_E_src2[9] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[9])))));


--RC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~5
RC1L314 = ( RC1L74 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[9])))) ) ) # ( !RC1L74 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L360)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[9])))) ) );


--RC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

RC1_E_src1[8] = DFFEAS(RC1L698, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~5
RC1L359 = (!RC1_E_src2[8] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[8])) # (RC1_R_logic_op[1] & ((RC1_E_src1[8]))))) # (RC1_E_src2[8] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[8])))));


--RC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~6
RC1L313 = ( RC1L78 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L359)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[8])))) ) ) # ( !RC1L78 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L359)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[8])))) ) );


--RC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

RC1_E_src1[7] = DFFEAS(RC1L697, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~6
RC1L358 = (!RC1_E_src2[7] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[7])) # (RC1_R_logic_op[1] & ((RC1_E_src1[7]))))) # (RC1_E_src2[7] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[7])))));


--RC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~7
RC1L312 = ( RC1L82 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L358)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) ) # ( !RC1L82 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L358)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[7])))) ) );


--RC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

RC1_E_src1[5] = DFFEAS(RC1L695, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~7
RC1L356 = (!RC1_E_src1[5] & ((!RC1_E_src2[5] & (!RC1_R_logic_op[1] & !RC1_R_logic_op[0])) # (RC1_E_src2[5] & (RC1_R_logic_op[1])))) # (RC1_E_src1[5] & (!RC1_R_logic_op[1] $ (((!RC1_E_src2[5]) # (!RC1_R_logic_op[0])))));


--RC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~8
RC1L310 = ( RC1L86 & ( (!RC1_R_ctrl_shift_rot & (((!RC1_R_ctrl_logic) # (RC1L356)))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[5])) ) ) # ( !RC1L86 & ( (!RC1_R_ctrl_shift_rot & (((RC1_R_ctrl_logic & RC1L356)))) # (RC1_R_ctrl_shift_rot & (RC1_E_shift_rot_result[5])) ) );


--RC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

RC1_E_src2[4] = DFFEAS(RC1L729, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

RC1_E_src1[4] = DFFEAS(RC1L694, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~8
RC1L355 = (!RC1_E_src2[4] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[4])) # (RC1_R_logic_op[1] & ((RC1_E_src1[4]))))) # (RC1_E_src2[4] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[4])))));


--RC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~9
RC1L309 = ( RC1L90 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L355)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) ) # ( !RC1L90 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L355)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[4])))) ) );


--RC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

RC1_E_src1[12] = DFFEAS(RC1L702, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~9
RC1L363 = (!RC1_E_src2[12] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[12])) # (RC1_R_logic_op[1] & ((RC1_E_src1[12]))))) # (RC1_E_src2[12] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[12])))));


--RC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~10
RC1L317 = ( RC1L94 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L363)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[12])))) ) ) # ( !RC1L94 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L363)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[12])))) ) );


--RC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

RC1_E_src1[15] = DFFEAS(RC1L705, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~10
RC1L366 = (!RC1_E_src1[15] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src2[15])) # (RC1_R_logic_op[1] & ((RC1_E_src2[15]))))) # (RC1_E_src1[15] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src2[15])))));


--RC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~11
RC1L320 = ( RC1L98 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[15])))) ) ) # ( !RC1L98 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L366)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[15])))) ) );


--RC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

RC1_E_src1[14] = DFFEAS(RC1L704, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~11
RC1L365 = (!RC1_E_src2[14] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[14])) # (RC1_R_logic_op[1] & ((RC1_E_src1[14]))))) # (RC1_E_src2[14] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[14])))));


--RC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~12
RC1L319 = ( RC1L102 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L365)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[14])))) ) ) # ( !RC1L102 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L365)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[14])))) ) );


--XB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
XB6L20 = (!XB6_wait_latency_counter[0] & XB6L18);


--ZB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
ZB1L9 = (RC1_d_read & !ZB1_read_accepted);


--XB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB6_read_latency_shift_reg[0] = DFFEAS(XB6L14, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB6_mem_used[0] = DFFEAS(WB6L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
XB6L12 = ( VB7L1 & ( AC1L6 & ( (CB1_rst1 & (!XB6_wait_latency_counter[1] & (!XB6_wait_latency_counter[0] $ (WB6_mem_used[1])))) ) ) ) # ( !VB7L1 & ( AC1L6 & ( (XB6_wait_latency_counter[0] & (CB1_rst1 & !XB6_wait_latency_counter[1])) ) ) );


--WB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
WB6L5 = ( XB6L12 & ( (!WB6_mem_used[0] & (WB6_mem_used[1])) # (WB6_mem_used[0] & (!XB6_read_latency_shift_reg[0] & ((ZB1L9) # (WB6_mem_used[1])))) ) ) # ( !XB6L12 & ( (WB6_mem_used[1] & ((!XB6_read_latency_shift_reg[0]) # (!WB6_mem_used[0]))) ) );


--RC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

RC1_E_new_inst = DFFEAS(RC1_R_valid, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
RC1L956 = (RC1_E_new_inst & RC1_R_ctrl_st);


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
ZB1L1 = (!ZB1_write_accepted & !RC1_d_read);


--WB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB2_mem_used[1] = DFFEAS(WB2L8, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

XB2_wait_latency_counter[1] = DFFEAS(XB2L43, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

XB2_wait_latency_counter[0] = DFFEAS(XB2L44, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~3
AC1L7 = (RC1_W_alu_result[12] & (RC1_W_alu_result[15] & !RC1_W_alu_result[14]));


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
AC1L3 = (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & (AC1L7 & AC1L4)));


--AC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
AC1L12 = ( RC1_W_alu_result[14] & ( !RC1_W_alu_result[15] ) ) # ( !RC1_W_alu_result[14] & ( (!RC1_W_alu_result[13] & (RC1_W_alu_result[11] & (!RC1_W_alu_result[12] & RC1_W_alu_result[15]))) ) );


--AC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
AC1L13 = ( AC1L3 & ( !AC1L12 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[3] & (!ZB1L9 & !AC1L6))) ) ) ) # ( !AC1L3 & ( !AC1L12 & ( !AC1L6 ) ) );


--XB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|read_latency_shift_reg~0
XB2L37 = ( XB2_wait_latency_counter[0] & ( AC1L13 & ( (CB1_rst1 & (!VB7L1 & (!WB2_mem_used[1] & !XB2_wait_latency_counter[1]))) ) ) ) # ( !XB2_wait_latency_counter[0] & ( AC1L13 & ( (CB1_rst1 & (VB7L1 & (!WB2_mem_used[1] & !XB2_wait_latency_counter[1]))) ) ) );


--WB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB3_mem_used[1] = DFFEAS(WB3L5, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
AC1L9 = ( AC1L4 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & AC1L7))) ) );


--AC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
AC1L10 = (!RC1_W_alu_result[3] & (RC1_d_read & !ZB1_read_accepted));


--XB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

XB3_wait_latency_counter[1] = DFFEAS(XB3L13, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

XB3_wait_latency_counter[0] = DFFEAS(XB3L14, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
VB3L1 = ( !WB3_mem_used[1] & ( (RC1_d_write & (!ZB1_write_accepted & CB1_rst1)) ) );


--XB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]
--register power-up is low

XB3_av_readdata_pre[0] = DFFEAS(VCC, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--RB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
RB1L3 = ( VB3L1 & ( XB3_av_readdata_pre[0] & ( (AC1L9 & (AC1L10 & (!XB3_wait_latency_counter[1] & !XB3_wait_latency_counter[0]))) ) ) ) # ( !VB3L1 & ( XB3_av_readdata_pre[0] & ( (AC1L9 & (AC1L10 & (!XB3_wait_latency_counter[1] & XB3_wait_latency_counter[0]))) ) ) );


--XB6L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1
XB6L13 = ( VB7L1 & ( AC1L6 & ( (!XB6_wait_latency_counter[0] & (!WB6_mem_used[1] & (CB1_rst1 & !XB6_wait_latency_counter[1]))) ) ) ) # ( !VB7L1 & ( AC1L6 & ( (XB6_wait_latency_counter[0] & (!WB6_mem_used[1] & (CB1_rst1 & !XB6_wait_latency_counter[1]))) ) ) );


--XB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]
--register power-up is low

XB7_wait_latency_counter[0] = DFFEAS(XB7L11, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB7_mem_used[1] = DFFEAS(WB7L6, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|m0_write~1
VB7L2 = ( AC1L4 & ( !WB7_mem_used[1] & ( (!RC1_W_alu_result[5] & (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & AC1L7))) ) ) );


--XB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]
--register power-up is low

XB7_wait_latency_counter[1] = DFFEAS(XB7L12, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~0
XB7L6 = ( !XB7_wait_latency_counter[1] & ( (CB1_rst1 & (VB7L2 & (!VB7L1 $ (!XB7_wait_latency_counter[0])))) ) );


--S1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

S1_av_waitrequest = DFFEAS(S1L69, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB1_mem_used[1] = DFFEAS(WB1L5, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
AC1L8 = ( RC1_W_alu_result[3] & ( AC1L4 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & AC1L7))) ) ) );


--UB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

UB1_saved_grant[0] = DFFEAS(JC1L1, CLOCK_50, !CE1_r_sync_rst,  , UB1L55,  ,  ,  ,  );


--KD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

KD1_waitrequest = DFFEAS(KD1L163, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB4_mem_used[1] = DFFEAS(WB4L11, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
AC1L2 = ( !RC1_W_alu_result[14] & ( (!RC1_W_alu_result[13] & (RC1_W_alu_result[11] & (!RC1_W_alu_result[12] & RC1_W_alu_result[15]))) ) );


--RB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
RB1L4 = (UB1_saved_grant[0] & (!KD1_waitrequest & (!WB4_mem_used[1] & AC1L2)));


--UB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

UB2_saved_grant[0] = DFFEAS(JC2L1, CLOCK_50, !CE1_r_sync_rst,  , UB2L57,  ,  ,  ,  );


--WB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

WB5_mem_used[1] = DFFEAS(WB5L11, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
RB1L5 = ( !WB5_mem_used[1] & ( (CB1_rst1 & (!RC1_W_alu_result[15] & (RC1_W_alu_result[14] & UB2_saved_grant[0]))) ) );


--RB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
RB1L1 = ( !RB1L5 & ( (!RB1L4 & ((!S1_av_waitrequest) # ((!AC1L8) # (WB1_mem_used[1])))) ) );


--RB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
RB1L2 = ( RB1L1 & ( (!XB6L13 & (!XB7L6 & ((!RB1L3) # (WB3_mem_used[1])))) ) );


--XB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB4_read_latency_shift_reg[0] = DFFEAS(XB4L36, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

WB4_mem[0][73] = DFFEAS(WB4L14, CLOCK_50, !CE1_r_sync_rst,  , WB4L12,  ,  ,  ,  );


--WB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

WB4_mem[0][55] = DFFEAS(WB4L15, CLOCK_50, !CE1_r_sync_rst,  , WB4L12,  ,  ,  ,  );


--SB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
SB2L1 = (XB4_read_latency_shift_reg[0] & ((!WB4_mem[0][73]) # (!WB4_mem[0][55])));


--XB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB5_read_latency_shift_reg[0] = DFFEAS(XB5L4, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

WB5_mem[0][73] = DFFEAS(WB5L14, CLOCK_50, !CE1_r_sync_rst,  , WB5L12,  ,  ,  ,  );


--WB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

WB5_mem[0][55] = DFFEAS(WB5L15, CLOCK_50, !CE1_r_sync_rst,  , WB5L12,  ,  ,  ,  );


--SB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
SB3L1 = (XB5_read_latency_shift_reg[0] & ((!WB5_mem[0][73]) # (!WB5_mem[0][55])));


--XB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB1_read_latency_shift_reg[0] = DFFEAS(XB1L28, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

XB2_read_latency_shift_reg[0] = DFFEAS(XB2L39, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

XB3_read_latency_shift_reg[0] = DFFEAS(XB3L8, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]
--register power-up is low

XB7_read_latency_shift_reg[0] = DFFEAS(XB7L7, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
FC1L2 = ( !XB7_read_latency_shift_reg[0] & ( (!XB6_read_latency_shift_reg[0] & (!XB1_read_latency_shift_reg[0] & (!XB2_read_latency_shift_reg[0] & !XB3_read_latency_shift_reg[0]))) ) );


--ZB1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

ZB1_end_begintransfer = DFFEAS(ZB1L6, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
ZB1L2 = ( ZB1_end_begintransfer & ( (!RC1_d_read & ((!RC1_d_write) # ((!ZB1_write_accepted & !CB1_rst1)))) ) ) # ( !ZB1_end_begintransfer & ( (!RC1_d_read & ((!RC1_d_write) # (!ZB1_write_accepted))) ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
ZB1L3 = ( !ZB1L2 & ( (!RC1_d_read) # (((!FC1L2) # (SB3L1)) # (SB2L1)) ) );


--RC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
RC1_E_st_stall = ( RB1L2 & ( ZB1L3 & ( ((RC1_d_write & (ZB1L1 & !XB2L37))) # (RC1L956) ) ) ) # ( !RB1L2 & ( ZB1L3 & ( RC1L956 ) ) ) # ( RB1L2 & ( !ZB1L3 & ( (RC1L956) # (RC1_d_write) ) ) ) # ( !RB1L2 & ( !ZB1L3 & ( (RC1L956) # (RC1_d_write) ) ) );


--RC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

RC1_E_src2[3] = DFFEAS(RC1L728, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

RC1_E_src1[3] = DFFEAS(RC1L693, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~12
RC1L354 = (!RC1_E_src2[3] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[3])) # (RC1_R_logic_op[1] & ((RC1_E_src1[3]))))) # (RC1_E_src2[3] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[3])))));


--RC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~13
RC1L308 = ( RC1L106 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L354)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[3])))) ) ) # ( !RC1L106 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L354)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[3])))) ) );


--RC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

RC1_E_src2[2] = DFFEAS(RC1L727, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

RC1_E_src1[2] = DFFEAS(RC1L692, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13
RC1L353 = (!RC1_E_src2[2] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[2])) # (RC1_R_logic_op[1] & ((RC1_E_src1[2]))))) # (RC1_E_src2[2] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[2])))));


--RC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14
RC1L307 = ( RC1L110 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L353)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[2])))) ) ) # ( !RC1L110 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L353)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[2])))) ) );


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

CB1_state = AMPP_FUNCTION(A1L136, CB1L45, !A1L128);


--CB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

CB1_user_saw_rvalid = AMPP_FUNCTION(A1L136, CB1L81, !A1L128);


--A1L137 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L137 = INPUT();


--CB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
CB1L68 = AMPP_FUNCTION(!A1L130, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9], !A1L137);


--CB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

CB1_tck_t_dav = AMPP_FUNCTION(A1L136, CB1L54, !A1L128);


--CB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

CB1_td_shift[1] = AMPP_FUNCTION(A1L136, CB1L72, !A1L128, CB1L57);


--CB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

CB1_count[9] = AMPP_FUNCTION(A1L136, CB1L15, !A1L128, CB1L57);


--CB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

CB1_rvalid = AMPP_FUNCTION(CLOCK_50, CB1_rvalid0, !CE1_r_sync_rst);


--CB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
CB1L69 = AMPP_FUNCTION(!CB1_state, !CB1L68, !CB1_tck_t_dav, !CB1_td_shift[1], !CB1_count[9], !CB1_rvalid);


--A1L134 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L134 = INPUT();


--A1L139 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L139 = INPUT();


--A1L129 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L129 = INPUT();


--A1L132 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L132 = INPUT();


--CB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
CB1L57 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129, !A1L132);


--QD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

QD3_din_s1 = DFFEAS(CD1_monitor_ready, A1L162,  ,  ,  ,  ,  ,  ,  );


--ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
ND1L57 = ( KD1_MonDReg[0] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) ) # ( !KD1_MonDReg[0] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[0])))) # (LD1L2 & (((ND1_sr[2])))) ) );


--ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~9
ND1L19 = (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166))));


--ND1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~10
ND1L20 = (!A1L166 & (A1L141 & ((A1L146) # (A1L155))));


--A1L160 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L160 = INPUT();


--LD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
LD1_virtual_state_uir = (A1L166 & (A1L141 & A1L160));


--QD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

QD2_din_s1 = DFFEAS(RC1_hbreak_enabled, A1L162,  ,  ,  ,  ,  ,  ,  );


--RC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

RC1_R_wr_dst_reg = DFFEAS(RC1_D_wr_dst_reg, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

RC1_W_valid = DFFEAS(RC1L834, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
RC1_W_rf_wren = ((RC1_R_wr_dst_reg & RC1_W_valid)) # (CE1_r_sync_rst);


--RC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

RC1_R_ctrl_ld = DFFEAS(RC1L225, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

RC1_W_cmp_result = DFFEAS(RC1L340, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

RC1_W_control_rd_data[0] = DFFEAS(RC1L343, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

RC1_R_dst_regnum[0] = DFFEAS(RC1L252, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

RC1_R_dst_regnum[1] = DFFEAS(RC1L254, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

RC1_R_dst_regnum[2] = DFFEAS(RC1L256, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

RC1_R_dst_regnum[3] = DFFEAS(RC1L258, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

RC1_R_dst_regnum[4] = DFFEAS(RC1L260, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[3] = DFFEAS(CE1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[2] = DFFEAS(CE1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

CE1_r_sync_rst_chain[2] = DFFEAS(CE1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1L17 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0
CE1L17 = (CE1_altera_reset_synchronizer_int_chain[2] & CE1_r_sync_rst_chain[2]);


--FC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
FC1_WideOr1 = (!SB2L1 & (!SB3L1 & FC1L2));


--RC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
RC1L946 = (RC1_E_new_inst & RC1_R_ctrl_ld);


--RC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
RC1_d_read_nxt = ((RC1_d_read & FC1_WideOr1)) # (RC1L946);


--ZB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
ZB1L8 = ( RB1L2 & ( FC1_WideOr1 & ( ((CB1_rst1 & (RC1_d_read & XB2L37))) # (ZB1_read_accepted) ) ) ) # ( !RB1L2 & ( FC1_WideOr1 & ( ((CB1_rst1 & RC1_d_read)) # (ZB1_read_accepted) ) ) );


--RC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

RC1_D_iw[11] = DFFEAS(RC1L599, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

RC1_D_iw[13] = DFFEAS(RC1L601, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

RC1_D_iw[15] = DFFEAS(RC1L603, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

RC1_D_iw[16] = DFFEAS(RC1L604, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
RC1L557 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

RC1_D_iw[1] = DFFEAS(RC1L589, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

RC1_D_iw[3] = DFFEAS(RC1L591, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

RC1_D_iw[4] = DFFEAS(RC1L592, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

RC1_D_iw[5] = DFFEAS(RC1L593, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
RC1L544 = ( RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
RC1L558 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
RC1L559 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
RC1L238 = ( !RC1_D_iw[16] & ( (RC1_D_iw[12] & (!RC1_D_iw[13] & (!RC1_D_iw[14] & RC1_D_iw[15]))) ) );


--RC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
RC1L226 = ( RC1L544 & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[16]))) ) );


--RC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

RC1_R_ctrl_shift_rot_right = DFFEAS(RC1L241, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~0
RC1L435 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[5])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[7])));


--RC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
RC1L298 = (!RC1L544 & (RC1_D_iw[4])) # (RC1L544 & ((RC1_D_iw[15])));


--RC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
RC1L560 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
RC1L545 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
RC1L546 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
RC1L547 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
RC1L548 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
RC1L549 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
RC1L296 = ( RC1L197 ) # ( !RC1L197 & ( (((RC1L544 & RC1L198)) # (RC1L201)) # (RC1L298) ) );


--RC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
RC1L297 = (!RC1L544 & (RC1_D_iw[3])) # (RC1L544 & ((RC1_D_iw[14])));


--RC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
RC1L295 = ( RC1L297 ) # ( !RC1L297 & ( (((RC1L544 & RC1L198)) # (RC1L197)) # (RC1L201) ) );


--RC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

RC1_R_ctrl_src_imm5_shift_rot = DFFEAS(RC1L245, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

RC1_R_ctrl_hi_imm16 = DFFEAS(RC1L216, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

RC1_R_ctrl_force_src2_zero = DFFEAS(RC1L214, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L502 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0
RC1L502 = ((RC1_R_ctrl_force_src2_zero) # (RC1_R_ctrl_hi_imm16)) # (RC1_R_ctrl_src_imm5_shift_rot);


--RC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

RC1_R_src2_use_imm = DFFEAS(RC1L732, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

RC1_R_valid = DFFEAS(RC1_D_valid, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

RC1_E_valid_from_R = DFFEAS(RC1L543, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

RC1_R_ctrl_br = DFFEAS(RC1L661, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

RC1_R_ctrl_retaddr = DFFEAS(RC1L235, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
RC1L706 = (!RC1_R_valid & (RC1_E_valid_from_R & (RC1_R_ctrl_br))) # (RC1_R_valid & (((RC1_E_valid_from_R & RC1_R_ctrl_br)) # (RC1_R_ctrl_retaddr)));


--RC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

RC1_R_ctrl_jmp_direct = DFFEAS(RC1L223, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
RC1L707 = (RC1_E_valid_from_R & RC1_R_ctrl_jmp_direct);


--RC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~2
RC1L696 = ( XC1_q_b[6] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[10])))) # (RC1L706 & (((RC1L2)))) ) ) # ( !XC1_q_b[6] & ( (!RC1L706 & (RC1L707 & (RC1_D_iw[10]))) # (RC1L706 & (((RC1L2)))) ) );


--RC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

RC1_E_alu_sub = DFFEAS(RC1L339, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
RC1L561 = ( !RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
RC1_D_op_rdctl = (RC1L544 & RC1L561);


--RC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
RC1L562 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
RC1L563 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
RC1L550 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
RC1L659 = (!RC1_D_iw[0] & ((!RC1_D_iw[4]) # ((!RC1_D_iw[5]) # (!RC1_D_iw[3]))));


--RC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1
RC1L660 = (RC1_D_iw[1] & RC1_D_iw[2]);


--RC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
RC1L203 = ( !RC1L659 & ( RC1L660 & ( (!RC1L545 & (!RC1L548 & (!RC1L549 & !RC1L550))) ) ) ) # ( RC1L659 & ( !RC1L660 & ( (!RC1L545 & (!RC1L548 & (!RC1L549 & !RC1L550))) ) ) ) # ( !RC1L659 & ( !RC1L660 & ( (!RC1L545 & (!RC1L548 & (!RC1L549 & !RC1L550))) ) ) );


--RC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
RC1L204 = ( RC1L250 & ( RC1L203 ) ) # ( !RC1L250 & ( RC1L203 & ( (RC1L544 & (((RC1L563) # (RC1L562)) # (RC1L198))) ) ) ) # ( RC1L250 & ( !RC1L203 ) ) # ( !RC1L250 & ( !RC1L203 ) );


--RC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~1
RC1L442 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[12])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[14])));


--RC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~3
RC1L703 = ( XC1_q_b[13] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[17])))) # (RC1L706 & (((RC1L6)))) ) ) # ( !XC1_q_b[13] & ( (!RC1L706 & (RC1L707 & ((RC1_D_iw[17])))) # (RC1L706 & (((RC1L6)))) ) );


--RC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

RC1_D_iw[19] = DFFEAS(RC1L607, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~2
RC1L440 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[10])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[12])));


--RC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~4
RC1L701 = ( XC1_q_b[11] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[15]))) # (RC1L706 & (((RC1L10)))) ) ) # ( !XC1_q_b[11] & ( (!RC1L706 & (RC1_D_iw[15] & (RC1L707))) # (RC1L706 & (((RC1L10)))) ) );


--RC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~3
RC1L439 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[9]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[11]));


--RC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~5
RC1L700 = ( XC1_q_b[10] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[14]))) # (RC1L706 & (((RC1L14)))) ) ) # ( !XC1_q_b[10] & ( (!RC1L706 & (RC1_D_iw[14] & (RC1L707))) # (RC1L706 & (((RC1L14)))) ) );


--RC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~4
RC1L438 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[8]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[10]));


--RC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~6
RC1L699 = ( XC1_q_b[9] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[13]))) # (RC1L706 & (((RC1L18)))) ) ) # ( !XC1_q_b[9] & ( (!RC1L706 & (RC1_D_iw[13] & (RC1L707))) # (RC1L706 & (((RC1L18)))) ) );


--RC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~5
RC1L437 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[7]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[9]));


--RC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~7
RC1L698 = ( XC1_q_b[8] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[12]))) # (RC1L706 & (((RC1L22)))) ) ) # ( !XC1_q_b[8] & ( (!RC1L706 & (RC1_D_iw[12] & (RC1L707))) # (RC1L706 & (((RC1L22)))) ) );


--RC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~6
RC1L436 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[6]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[8]));


--RC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~8
RC1L697 = ( XC1_q_b[7] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[11]))) # (RC1L706 & (((RC1L26)))) ) ) # ( !XC1_q_b[7] & ( (!RC1L706 & (RC1_D_iw[11] & (RC1L707))) # (RC1L706 & (((RC1L26)))) ) );


--RC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~7
RC1L434 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[4])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[6])));


--RC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~9
RC1L695 = ( XC1_q_b[5] & ( (!RC1L706 & (((!RC1L707) # (RC1_D_iw[9])))) # (RC1L706 & (RC1L30)) ) ) # ( !XC1_q_b[5] & ( (!RC1L706 & (((RC1L707 & RC1_D_iw[9])))) # (RC1L706 & (RC1L30)) ) );


--RC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~8
RC1L433 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[3]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[5]));


--RC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
RC1L730 = (!RC1_R_ctrl_src_imm5_shift_rot & !RC1_R_src2_use_imm);


--RC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
RC1L729 = ( RC1_D_iw[10] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L730) # (XC2_q_b[4])))) ) ) # ( !RC1_D_iw[10] & ( (XC2_q_b[4] & (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & RC1L730))) ) );


--RC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~10
RC1L694 = ( XC1_q_b[4] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[8])))) # (RC1L706 & (((RC1L34)))) ) ) # ( !XC1_q_b[4] & ( (!RC1L706 & (RC1L707 & ((RC1_D_iw[8])))) # (RC1L706 & (((RC1L34)))) ) );


--RC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~9
RC1L441 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[11]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[13]));


--RC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

RC1_D_iw[18] = DFFEAS(RC1L606, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~11
RC1L702 = ( XC1_q_b[12] & ( (!RC1L706 & (((!RC1L707)) # (RC1_D_iw[16]))) # (RC1L706 & (((RC1L38)))) ) ) # ( !XC1_q_b[12] & ( (!RC1L706 & (RC1_D_iw[16] & (RC1L707))) # (RC1L706 & (((RC1L38)))) ) );


--RC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~10
RC1L444 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[14])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[16])));


--RC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~12
RC1L705 = ( XC1_q_b[15] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[19])))) # (RC1L706 & (((RC1L42)))) ) ) # ( !XC1_q_b[15] & ( (!RC1L706 & (RC1L707 & (RC1_D_iw[19]))) # (RC1L706 & (((RC1L42)))) ) );


--RC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

RC1_D_iw[21] = DFFEAS(RC1L609, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~11
RC1L443 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[13])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[15])));


--RC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

RC1_D_iw[20] = DFFEAS(RC1L608, CLOCK_50, !CE1_r_sync_rst,  , RC1L652,  ,  ,  ,  );


--RC1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~13
RC1L704 = ( XC1_q_b[14] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[18])))) # (RC1L706 & (((RC1L46)))) ) ) # ( !XC1_q_b[14] & ( (!RC1L706 & (RC1L707 & (RC1_D_iw[18]))) # (RC1L706 & (((RC1L46)))) ) );


--XB6L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~2
XB6L14 = (ZB1L9 & XB6L13);


--WB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
WB6L3 = ( XB6L13 & ( ((WB6_mem_used[0] & ((!XB6_read_latency_shift_reg[0]) # (WB6_mem_used[1])))) # (ZB1L9) ) ) # ( !XB6L13 & ( (WB6_mem_used[0] & ((!XB6_read_latency_shift_reg[0]) # (WB6_mem_used[1]))) ) );


--RC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
RC1L246 = (RC1_D_iw[0] & (!RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3]))));


--AC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
AC1L14 = ( AC1L4 & ( AC1L10 & ( (!RC1_W_alu_result[6] & (AC1L7 & ((!RC1_W_alu_result[5]) # (!RC1_W_alu_result[4])))) ) ) ) # ( AC1L4 & ( !AC1L10 & ( (!RC1_W_alu_result[5] & (!RC1_W_alu_result[6] & AC1L7)) ) ) );


--XB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|av_waitrequest_generated~0
XB2L34 = ( AC1L12 & ( AC1L14 & ( XB2_wait_latency_counter[0] ) ) ) # ( !AC1L12 & ( AC1L14 & ( XB2_wait_latency_counter[0] ) ) ) # ( AC1L12 & ( !AC1L14 & ( XB2_wait_latency_counter[0] ) ) ) # ( !AC1L12 & ( !AC1L14 & ( !XB2_wait_latency_counter[0] $ (((!VB7L1) # ((WB2_mem_used[1]) # (AC1L8)))) ) ) );


--XB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|read_latency_shift_reg~1
XB2L38 = (CB1_rst1 & (!AC1L8 & (!AC1L12 & !AC1L14)));


--WB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB2_mem_used[0] = DFFEAS(WB2L4, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
WB2L6 = (WB2_mem_used[1] & ((!XB2_read_latency_shift_reg[0]) # (!WB2_mem_used[0])));


--WB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
WB2L7 = (ZB1L9 & (!XB2_read_latency_shift_reg[0] & WB2_mem_used[0]));


--WB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
WB2L8 = ( WB2L7 & ( ((!XB2_wait_latency_counter[1] & (XB2L34 & XB2L38))) # (WB2L6) ) ) # ( !WB2L7 & ( WB2L6 ) );


--XB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|wait_latency_counter~0
XB2L43 = ( XB2_wait_latency_counter[0] & ( AC1L13 & ( (S1L67 & (VB7L1 & (!WB2_mem_used[1] & !XB2_wait_latency_counter[1]))) ) ) ) # ( !XB2_wait_latency_counter[0] & ( AC1L13 & ( (S1L67 & (!WB2_mem_used[1] & XB2_wait_latency_counter[1])) ) ) );


--XB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|wait_latency_counter~1
XB2L44 = ( !XB2_wait_latency_counter[0] & ( AC1L13 & ( (S1L67 & (!WB2_mem_used[1] & ((!VB7L1) # (XB2_wait_latency_counter[1])))) ) ) );


--WB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB3_mem_used[0] = DFFEAS(WB3L3, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--WB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
WB3L5 = ( WB3_mem_used[0] & ( (!XB3_read_latency_shift_reg[0] & (((CB1_rst1 & RB1L3)) # (WB3_mem_used[1]))) ) ) # ( !WB3_mem_used[0] & ( WB3_mem_used[1] ) );


--DE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

DE3_altera_reset_synchronizer_int_chain_out = DFFEAS(DE3_altera_reset_synchronizer_int_chain[0], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
AC1L11 = (!RC1_W_alu_result[3] & (RC1_d_read & (!ZB1_read_accepted & AC1L9)));


--XB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
XB3L11 = (CB1_rst1 & !WB3_mem_used[1]);


--XB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
XB3L13 = ( XB3_av_readdata_pre[0] & ( XB3L11 & ( (AC1L11 & ((!XB3_wait_latency_counter[1] & (XB3_wait_latency_counter[0] & VB3L1)) # (XB3_wait_latency_counter[1] & (!XB3_wait_latency_counter[0])))) ) ) );


--XB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
XB3L14 = ( XB3_av_readdata_pre[0] & ( XB3L11 & ( (AC1L11 & (!XB3_wait_latency_counter[0] & ((!VB3L1) # (XB3_wait_latency_counter[1])))) ) ) );


--XB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_waitrequest_generated~0
XB7L3 = (!XB7_wait_latency_counter[1] & (!XB7_wait_latency_counter[0] $ (((!VB7L1) # (!VB7L2)))));


--XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~0
XB7L11 = (S1L67 & (!XB7_wait_latency_counter[0] & (VB7L2 & !XB7L3)));


--WB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB7_mem_used[0] = DFFEAS(WB7L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
XB1L27 = (CB1_rst1 & (RC1_d_read & !ZB1_read_accepted));


--WB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~0
WB7L5 = ( WB7_mem_used[0] & ( (!RC1_W_alu_result[5] & (AC1L3 & (!XB7_read_latency_shift_reg[0] & XB1L27))) ) );


--WB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~1
WB7L6 = ( WB7L5 & ( ((WB7_mem_used[1] & ((!XB7_read_latency_shift_reg[0]) # (!WB7_mem_used[0])))) # (XB7L3) ) ) # ( !WB7L5 & ( (WB7_mem_used[1] & ((!XB7_read_latency_shift_reg[0]) # (!WB7_mem_used[0]))) ) );


--XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~1
XB7L12 = ( XB7_wait_latency_counter[1] & ( (S1L67 & (!XB7_wait_latency_counter[0] & VB7L2)) ) ) # ( !XB7_wait_latency_counter[1] & ( (S1L67 & (VB7L1 & (XB7_wait_latency_counter[0] & VB7L2))) ) );


--S1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
S1L68 = (!WB1_mem_used[1] & AC1L8);


--S1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2
S1L69 = (S1L67 & (!S1_av_waitrequest & S1L68));


--WB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB1_mem_used[0] = DFFEAS(WB1L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0
WB1L6 = (S1_av_waitrequest & (AC1L8 & XB1L27));


--WB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
WB1L5 = (!WB1_mem_used[0] & (WB1_mem_used[1])) # (WB1_mem_used[0] & (!XB1_read_latency_shift_reg[0] & ((WB1L6) # (WB1_mem_used[1]))));


--JC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JC1_top_priority_reg[0] = DFFEAS(JC1L6, CLOCK_50, !CE1_r_sync_rst,  , JC1L5,  ,  ,  ,  );


--JC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JC1_top_priority_reg[1] = DFFEAS(JC1L1, CLOCK_50, !CE1_r_sync_rst,  , JC1L5,  ,  ,  ,  );


--RC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

RC1_F_pc[12] = DFFEAS(RC1L646, CLOCK_50, !CE1_r_sync_rst,  , RC1_W_valid,  ,  ,  ,  );


--RC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

RC1_i_read = DFFEAS(RC1L996, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

ZB2_read_accepted = DFFEAS(ZB2L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
YB2L1 = (CB1_rst1 & (!RC1_i_read & !ZB2_read_accepted));


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
SB1L1 = ( !RC1_F_pc[11] & ( YB2L1 & ( (RC1_F_pc[12] & (!RC1_F_pc[10] & (RC1_F_pc[9] & RC1_F_pc[13]))) ) ) );


--JC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
JC1L1 = ( SB1L1 & ( (S1L67 & (AC1L2 & !JC1_top_priority_reg[0])) ) ) # ( !SB1L1 & ( (S1L67 & (AC1L2 & ((!JC1_top_priority_reg[0]) # (JC1_top_priority_reg[1])))) ) );


--UB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

UB1_packet_in_progress = DFFEAS(UB1L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
BC1L1 = ( !RC1_F_pc[11] & ( (RC1_F_pc[12] & (!RC1_F_pc[10] & (RC1_F_pc[9] & RC1_F_pc[13]))) ) );


--UB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

UB1_saved_grant[1] = DFFEAS(JC1L2, CLOCK_50, !CE1_r_sync_rst,  , UB1L55,  ,  ,  ,  );


--UB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1
UB1_WideOr1 = ( BC1L1 & ( UB1_saved_grant[1] & ( ((S1L67 & (UB1_saved_grant[0] & AC1L2))) # (YB2L1) ) ) ) # ( !BC1L1 & ( UB1_saved_grant[1] & ( (S1L67 & (UB1_saved_grant[0] & AC1L2)) ) ) ) # ( BC1L1 & ( !UB1_saved_grant[1] & ( (S1L67 & (UB1_saved_grant[0] & AC1L2)) ) ) ) # ( !BC1L1 & ( !UB1_saved_grant[1] & ( (S1L67 & (UB1_saved_grant[0] & AC1L2)) ) ) );


--UB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
UB1L54 = (!KD1_waitrequest & (!WB4_mem_used[1] & ((UB1_saved_grant[1]) # (UB1_saved_grant[0]))));


--UB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~1
UB1L55 = (!UB1_WideOr1 & (!UB1_packet_in_progress)) # (UB1_WideOr1 & ((UB1L54)));


--UC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

UC1_write = DFFEAS(UC1L90, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

UC1_address[8] = DFFEAS(UB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

KD1_jtag_ram_access = DFFEAS(KD1L107, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
KD1L162 = (!UC1_address[8] & KD1_jtag_ram_access);


--UC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

UC1_read = DFFEAS(UC1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

KD1_avalon_ociram_readdata_ready = DFFEAS(KD1L105, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
KD1L163 = ( KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!UC1_write & ((!UC1_read))) # (UC1_write & (KD1L162))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (!KD1_waitrequest) # ((!UC1_write) # (KD1L162)) ) );


--WB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
WB4L13 = ( UB1_saved_grant[1] & ( (!ZB1L9 & (((!RC1_i_read & !ZB2_read_accepted)))) # (ZB1L9 & (((!RC1_i_read & !ZB2_read_accepted)) # (UB1_saved_grant[0]))) ) ) # ( !UB1_saved_grant[1] & ( (ZB1L9 & UB1_saved_grant[0]) ) );


--WB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB4_mem_used[0] = DFFEAS(WB4L9, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
WB4L11 = ( WB4L13 & ( WB4_mem_used[0] & ( (!XB4_read_latency_shift_reg[0] & (((!KD1_waitrequest & UB1_WideOr1)) # (WB4_mem_used[1]))) ) ) ) # ( !WB4L13 & ( WB4_mem_used[0] & ( (WB4_mem_used[1] & !XB4_read_latency_shift_reg[0]) ) ) ) # ( WB4L13 & ( !WB4_mem_used[0] & ( WB4_mem_used[1] ) ) ) # ( !WB4L13 & ( !WB4_mem_used[0] & ( WB4_mem_used[1] ) ) );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
AC1L1 = (!RC1_W_alu_result[15] & RC1_W_alu_result[14]);


--RB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
RB1L6 = ( ZB1_read_accepted & ( AC1L1 & ( (RC1_d_write & (!ZB1_write_accepted & CB1_rst1)) ) ) ) # ( !ZB1_read_accepted & ( AC1L1 & ( (CB1_rst1 & (((RC1_d_write & !ZB1_write_accepted)) # (RC1_d_read))) ) ) );


--JC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

JC2_top_priority_reg[0] = DFFEAS(JC2L6, CLOCK_50, !CE1_r_sync_rst,  , JC2L5,  ,  ,  ,  );


--JC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

JC2_top_priority_reg[1] = DFFEAS(JC2L1, CLOCK_50, !CE1_r_sync_rst,  , JC2L5,  ,  ,  ,  );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
SB1L2 = ( RC1_F_pc[11] & ( YB2L1 ) ) # ( !RC1_F_pc[11] & ( YB2L1 & ( (!RC1_F_pc[12]) # (((!RC1_F_pc[9]) # (!RC1_F_pc[13])) # (RC1_F_pc[10])) ) ) );


--JC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
JC2L1 = (RB1L6 & ((!JC2_top_priority_reg[0]) # ((JC2_top_priority_reg[1] & !SB1L2))));


--XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
XB5L3 = (CB1_rst1 & !WB5_mem_used[1]);


--UB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

UB2_packet_in_progress = DFFEAS(UB2L3, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
UB2L56 = (!RC1_W_alu_result[15] & (RC1_W_alu_result[14] & (S1L67 & UB2_saved_grant[0])));


--UB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

UB2_saved_grant[1] = DFFEAS(JC2L2, CLOCK_50, !CE1_r_sync_rst,  , UB2L57,  ,  ,  ,  );


--UB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
UB2L57 = ( UB2L56 & ( UB2_saved_grant[1] & ( XB5L3 ) ) ) # ( !UB2L56 & ( UB2_saved_grant[1] & ( (!SB1L2 & ((!UB2_packet_in_progress))) # (SB1L2 & (XB5L3)) ) ) ) # ( UB2L56 & ( !UB2_saved_grant[1] & ( (UB2_saved_grant[0] & XB5L3) ) ) ) # ( !UB2L56 & ( !UB2_saved_grant[1] & ( !UB2_packet_in_progress ) ) );


--UB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|WideOr1
UB2_WideOr1 = ( BC1L1 & ( UB2_saved_grant[1] & ( (S1L67 & (UB2_saved_grant[0] & AC1L1)) ) ) ) # ( !BC1L1 & ( UB2_saved_grant[1] & ( ((S1L67 & (UB2_saved_grant[0] & AC1L1))) # (YB2L1) ) ) ) # ( BC1L1 & ( !UB2_saved_grant[1] & ( (S1L67 & (UB2_saved_grant[0] & AC1L1)) ) ) ) # ( !BC1L1 & ( !UB2_saved_grant[1] & ( (S1L67 & (UB2_saved_grant[0] & AC1L1)) ) ) );


--WB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
WB5L13 = ( UB2_saved_grant[1] & ( (!ZB1L9 & (((!RC1_i_read & !ZB2_read_accepted)))) # (ZB1L9 & (((!RC1_i_read & !ZB2_read_accepted)) # (UB2_saved_grant[0]))) ) ) # ( !UB2_saved_grant[1] & ( (ZB1L9 & UB2_saved_grant[0]) ) );


--WB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

WB5_mem_used[0] = DFFEAS(WB5L9, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
WB5L11 = ( WB5L13 & ( WB5_mem_used[0] & ( (!XB5_read_latency_shift_reg[0] & (((CB1_rst1 & UB2_WideOr1)) # (WB5_mem_used[1]))) ) ) ) # ( !WB5L13 & ( WB5_mem_used[0] & ( (WB5_mem_used[1] & !XB5_read_latency_shift_reg[0]) ) ) ) # ( WB5L13 & ( !WB5_mem_used[0] & ( WB5_mem_used[1] ) ) ) # ( !WB5L13 & ( !WB5_mem_used[0] & ( WB5_mem_used[1] ) ) );


--WB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
WB4L16 = (!KD1_waitrequest & !WB4_mem_used[1]);


--XB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
XB4L36 = (CB1_rst1 & (WB4L16 & (UB1_WideOr1 & WB4L13)));


--WB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

WB4_mem[1][73] = DFFEAS(WB4L14, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
WB4L14 = (!WB4_mem_used[1] & (UB1_saved_grant[1])) # (WB4_mem_used[1] & ((WB4_mem[1][73])));


--WB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
WB4L12 = (!WB4_mem_used[0]) # (XB4_read_latency_shift_reg[0]);


--WB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

WB4_mem[1][55] = DFFEAS(WB4L15, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
WB4L15 = (!WB4_mem_used[1] & (WB4L13)) # (WB4_mem_used[1] & ((WB4_mem[1][55])));


--XB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
XB5L4 = (XB5L3 & (UB2_WideOr1 & WB5L13));


--WB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

WB5_mem[1][73] = DFFEAS(WB5L14, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
WB5L14 = (!WB5_mem_used[1] & (UB2_saved_grant[1])) # (WB5_mem_used[1] & ((WB5_mem[1][73])));


--WB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
WB5L12 = (!WB5_mem_used[0]) # (XB5_read_latency_shift_reg[0]);


--WB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

WB5_mem[1][55] = DFFEAS(WB5L15, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
WB5L15 = (!WB5_mem_used[1] & (WB5L13)) # (WB5_mem_used[1] & ((WB5_mem[1][55])));


--XB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
XB1L28 = (S1_av_waitrequest & (S1L68 & XB1L27));


--XB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_component_be_0_avalon_slave_0_translator|read_latency_shift_reg~2
XB2L39 = ( XB2L38 & ( (ZB1L9 & (!WB2_mem_used[1] & (!XB2_wait_latency_counter[1] & XB2L34))) ) );


--XB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0
XB3L8 = (S1L67 & (!WB3_mem_used[1] & RB1L3));


--XB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~1
XB7L7 = (ZB1L9 & XB7L6);


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
ZB1L5 = (!ZB1L9 & (!ZB1_end_begintransfer & ((!RC1_d_write) # (ZB1_write_accepted))));


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
ZB1L6 = (!ZB1L5 & ((!CB1_rst1) # ((!XB2L37 & RB1L2))));


--RC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~12
RC1L432 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[2]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[4]));


--RC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2
RC1L728 = ( RC1L730 & ( (XC2_q_b[3] & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero)) ) ) # ( !RC1L730 & ( (RC1_D_iw[9] & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero)) ) );


--RC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~14
RC1L693 = ( XC1_q_b[3] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[7])))) # (RC1L706 & (((RC1L50)))) ) ) # ( !XC1_q_b[3] & ( (!RC1L706 & (RC1L707 & ((RC1_D_iw[7])))) # (RC1L706 & (((RC1L50)))) ) );


--RC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13
RC1L431 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[1]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[3]));


--RC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
RC1L727 = ( RC1L730 & ( (XC2_q_b[2] & (!RC1_R_ctrl_hi_imm16 & !RC1_R_ctrl_force_src2_zero)) ) ) # ( !RC1L730 & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & RC1_D_iw[8])) ) );


--RC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15
RC1L692 = ( XC1_q_b[2] & ( (!RC1L706 & ((!RC1L707) # ((RC1_D_iw[6])))) # (RC1L706 & (((RC1L54)))) ) ) # ( !XC1_q_b[2] & ( (!RC1L706 & (RC1L707 & ((RC1_D_iw[6])))) # (RC1L706 & (((RC1L54)))) ) );


--RC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

RC1_W_control_rd_data[1] = DFFEAS(RC1L344, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
RC1L797 = ( RC1_W_control_rd_data[1] & ( RC1_W_alu_result[1] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_br_cmp)) # (RC1_R_ctrl_ld & ((RC1_av_ld_byte0_data[1]))) ) ) ) # ( !RC1_W_control_rd_data[1] & ( RC1_W_alu_result[1] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[1])))) ) ) ) # ( RC1_W_control_rd_data[1] & ( !RC1_W_alu_result[1] & ( (!RC1_R_ctrl_ld & (RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte0_data[1])))) ) ) ) # ( !RC1_W_control_rd_data[1] & ( !RC1_W_alu_result[1] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte0_data[1]) ) ) );


--RC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
RC1L798 = ( RC1_av_ld_byte0_data[2] & ( ((RC1_W_alu_result[2] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[2] & ( (RC1_W_alu_result[2] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
RC1L799 = ( RC1_av_ld_byte0_data[3] & ( ((RC1_W_alu_result[3] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[3] & ( (RC1_W_alu_result[3] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
RC1L800 = ( RC1_av_ld_byte0_data[4] & ( ((RC1_W_alu_result[4] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[4] & ( (RC1_W_alu_result[4] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
RC1L801 = ( RC1_av_ld_byte0_data[5] & ( ((RC1_W_alu_result[5] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[5] & ( (RC1_W_alu_result[5] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
RC1L802 = ( RC1_av_ld_byte0_data[6] & ( ((RC1_W_alu_result[6] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[6] & ( (RC1_W_alu_result[6] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
RC1L803 = ( RC1_av_ld_byte0_data[7] & ( ((RC1_W_alu_result[7] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte0_data[7] & ( (RC1_W_alu_result[7] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
CB1L44 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129);


--CB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
CB1L81 = AMPP_FUNCTION(!A1L130, !CB1_td_shift[0], !CB1_state, !CB1_user_saw_rvalid, !CB1L44, !CB1_count[0]);


--CB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

CB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[7], !CE1_r_sync_rst, CB1L22);


--CB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
CB1L70 = AMPP_FUNCTION(!CB1_count[9], !CB1_td_shift[10], !CB1_rdata[7]);


--S1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

S1_t_dav = DFFEAS(LB2_b_full, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

CB1_write_stalled = AMPP_FUNCTION(A1L136, CB1L96, !A1L128, CB1L97);


--CB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
CB1L71 = AMPP_FUNCTION(!A1L130, !CB1_state, !CB1_count[1], !CB1_user_saw_rvalid, !CB1_td_shift[9]);


--CB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

CB1_td_shift[2] = AMPP_FUNCTION(A1L136, CB1L73, !A1L128, CB1L57);


--CB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
CB1L72 = AMPP_FUNCTION(!A1L130, !CB1_count[9], !A1L134, !CB1_write_stalled, !CB1L71, !CB1_td_shift[2]);


--CB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
CB1L15 = AMPP_FUNCTION(!A1L130, !CB1_state, !A1L137, !A1L134, !CB1_count[8]);


--CB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

CB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, CB1L42, !CE1_r_sync_rst);


--CD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

CD1_monitor_ready = DFFEAS(CD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
ND1L58 = ( KD1_MonDReg[1] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) ) # ( !KD1_MonDReg[1] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[1])))) # (LD1L2 & (((ND1_sr[3])))) ) );


--MD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

MD1_jdo[0] = DFFEAS(ND1_sr[0], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

MD1_jdo[36] = DFFEAS(ND1_sr[36], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

MD1_jdo[37] = DFFEAS(ND1_sr[37], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

MD1_ir[1] = DFFEAS(A1L143, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

MD1_ir[0] = DFFEAS(A1L142, CLOCK_50,  ,  , MD1_jxuir,  ,  ,  ,  );


--MD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

MD1_enable_action_strobe = DFFEAS(MD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~0
AD1L3 = (MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--AD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~1
AD1L4 = (!MD1_jdo[36] & (!MD1_jdo[37] & AD1L3));


--MD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

MD1_jdo[3] = DFFEAS(ND1_sr[3], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

KD1_jtag_ram_rd_d1 = DFFEAS(KD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

MD1_jdo[35] = DFFEAS(ND1_sr[35], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
MD1_take_action_ocimem_b = (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & MD1_jdo[35])));


--KD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~0
KD1L61 = (!KD1_jtag_ram_rd_d1 & !MD1_take_action_ocimem_b);


--KD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

KD1_jtag_rd_d1 = DFFEAS(KD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
KD1L50 = ( KD1_jtag_rd_d1 & ( (((!MD1_enable_action_strobe) # (MD1_jdo[35])) # (MD1_ir[0])) # (MD1_ir[1]) ) ) # ( !KD1_jtag_rd_d1 & ( (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & MD1_jdo[35]))) ) );


--RC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

RC1_hbreak_enabled = DFFEAS(RC1L991, CLOCK_50, !CE1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
RC1L551 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
RC1L564 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
RC1L565 = ( RC1_D_iw[15] & ( RC1_D_iw[16] & ( (RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
RC1L552 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
RC1L553 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
RC1L554 = ( !RC1_D_iw[4] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (!RC1_D_iw[2] & RC1_D_iw[3]))) ) ) );


--RC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
RC1L206 = ( !RC1L211 & ( !RC1L210 & ( (!RC1L552 & (!RC1L553 & (!RC1L554 & !RC1L212))) ) ) );


--RC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
RC1L202 = ( RC1_D_iw[5] & ( RC1_D_iw[4] & ( (!RC1_D_iw[1] & (!RC1_D_iw[0] & ((!RC1_D_iw[3]) # (RC1_D_iw[2])))) # (RC1_D_iw[1] & (RC1_D_iw[0] & ((!RC1_D_iw[3]) # (!RC1_D_iw[2])))) ) ) ) # ( !RC1_D_iw[5] & ( RC1_D_iw[4] & ( (!RC1_D_iw[1] & (((!RC1_D_iw[0])))) # (RC1_D_iw[1] & (RC1_D_iw[0] & ((!RC1_D_iw[3]) # (!RC1_D_iw[2])))) ) ) ) # ( RC1_D_iw[5] & ( !RC1_D_iw[4] & ( (!RC1_D_iw[1] & (!RC1_D_iw[0] & ((!RC1_D_iw[2]) # (RC1_D_iw[3])))) # (RC1_D_iw[1] & (((RC1_D_iw[0])))) ) ) ) # ( !RC1_D_iw[5] & ( !RC1_D_iw[4] & ( (!RC1_D_iw[1] & ((!RC1_D_iw[0]) # ((!RC1_D_iw[3] & !RC1_D_iw[2])))) # (RC1_D_iw[1] & (((RC1_D_iw[0])))) ) ) );


--RC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
RC1L253 = (!RC1L202 & ((RC1_D_iw[18]))) # (RC1L202 & (RC1_D_iw[23]));


--RC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
RC1L254 = ( RC1L206 & ( RC1L253 & ( (!RC1L544) # (((!RC1L219 & !RC1L218)) # (RC1L551)) ) ) ) # ( !RC1L206 & ( RC1L253 & ( RC1L551 ) ) ) # ( RC1L206 & ( !RC1L253 & ( RC1L551 ) ) ) # ( !RC1L206 & ( !RC1L253 & ( RC1L551 ) ) );


--RC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
RC1L251 = (!RC1L202 & ((RC1_D_iw[17]))) # (RC1L202 & (RC1_D_iw[22]));


--RC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
RC1L252 = ( RC1L206 & ( RC1L251 ) ) # ( !RC1L206 & ( RC1L251 ) ) # ( RC1L206 & ( !RC1L251 & ( ((RC1L544 & ((RC1L218) # (RC1L219)))) # (RC1L551) ) ) ) # ( !RC1L206 & ( !RC1L251 ) );


--RC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
RC1L255 = (!RC1L202 & ((RC1_D_iw[19]))) # (RC1L202 & (RC1_D_iw[24]));


--RC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
RC1L256 = ( RC1L206 & ( RC1L255 ) ) # ( !RC1L206 & ( RC1L255 ) ) # ( RC1L206 & ( !RC1L255 & ( ((RC1L544 & ((RC1L218) # (RC1L219)))) # (RC1L551) ) ) ) # ( !RC1L206 & ( !RC1L255 ) );


--RC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6
RC1L257 = (!RC1L202 & ((RC1_D_iw[20]))) # (RC1L202 & (RC1_D_iw[25]));


--RC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7
RC1L258 = ( RC1L206 & ( RC1L257 ) ) # ( !RC1L206 & ( RC1L257 ) ) # ( RC1L206 & ( !RC1L257 & ( ((RC1L544 & ((RC1L218) # (RC1L219)))) # (RC1L551) ) ) ) # ( !RC1L206 & ( !RC1L257 ) );


--RC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8
RC1L259 = (!RC1L202 & ((RC1_D_iw[21]))) # (RC1L202 & (RC1_D_iw[26]));


--RC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9
RC1L260 = ( RC1L206 & ( RC1L259 ) ) # ( !RC1L206 & ( RC1L259 ) ) # ( RC1L206 & ( !RC1L259 & ( ((RC1L544 & ((RC1L218) # (RC1L219)))) # (RC1L551) ) ) ) # ( !RC1L206 & ( !RC1L259 ) );


--RC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
RC1L555 = ( !RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (RC1_D_iw[0] & (!RC1_D_iw[1] & (!RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2
RC1L661 = (RC1L659 & RC1L660);


--RC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
RC1L303 = (!RC1L555 & (!RC1L661 & !RC1L304));


--RC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
RC1_D_wr_dst_reg = ( RC1L260 & ( RC1L303 ) ) # ( !RC1L260 & ( RC1L303 & ( (((RC1L258) # (RC1L256)) # (RC1L252)) # (RC1L254) ) ) );


--RC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

RC1_av_ld_waiting_for_data = DFFEAS(RC1L947, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1
RC1L947 = ( RC1L946 & ( RC1_av_ld_waiting_for_data & ( (!RC1_d_read) # ((!SB2L1 & (!SB3L1 & FC1L2))) ) ) ) # ( !RC1L946 & ( RC1_av_ld_waiting_for_data & ( (!RC1_d_read) # ((!SB2L1 & (!SB3L1 & FC1L2))) ) ) ) # ( RC1L946 & ( !RC1_av_ld_waiting_for_data ) );


--RC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
RC1L233 = (RC1_D_iw[0] & (RC1_D_iw[4] & (!RC1_D_iw[3] & RC1_D_iw[2])));


--RC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

RC1_av_ld_aligning_data = DFFEAS(RC1L843, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

RC1_av_ld_align_cycle[1] = DFFEAS(RC1L840, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

RC1_av_ld_align_cycle[0] = DFFEAS(RC1L839, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
RC1L231 = (RC1_D_iw[0] & (RC1_D_iw[3] & ((RC1_D_iw[2]) # (RC1_D_iw[1]))));


--RC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
RC1L842 = (RC1_av_ld_align_cycle[1] & (!RC1_av_ld_align_cycle[0] $ (((!RC1L231) # (RC1_D_iw[4])))));


--RC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
RC1L843 = ( RC1L233 & ( (RC1_av_ld_aligning_data & !RC1L842) ) ) # ( !RC1L233 & ( (!RC1_av_ld_aligning_data & (RC1_d_read & (!FC1_WideOr1))) # (RC1_av_ld_aligning_data & (((!RC1L842)))) ) );


--RC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
RC1L539 = ( RC1L233 & ( RC1L843 & ( (RC1_R_ctrl_ld & (((RC1_E_valid_from_R & RC1L947)) # (RC1_E_new_inst))) ) ) ) # ( !RC1L233 & ( RC1L843 & ( (RC1_R_ctrl_ld & ((RC1_E_valid_from_R) # (RC1_E_new_inst))) ) ) ) # ( RC1L233 & ( !RC1L843 & ( (RC1_R_ctrl_ld & (((RC1_E_valid_from_R & RC1L947)) # (RC1_E_new_inst))) ) ) ) # ( !RC1L233 & ( !RC1L843 & ( (RC1_R_ctrl_ld & (((RC1_E_valid_from_R & RC1L947)) # (RC1_E_new_inst))) ) ) );


--RC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
RC1L540 = (!RC1_E_shift_rot_cnt[3] & (!RC1_E_shift_rot_cnt[2] & (!RC1_E_shift_rot_cnt[1] & !RC1_E_shift_rot_cnt[0])));


--RC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
RC1L541 = ( RC1L540 & ( (RC1_R_ctrl_shift_rot & (RC1_E_valid_from_R & ((RC1_E_shift_rot_cnt[4]) # (RC1_E_new_inst)))) ) ) # ( !RC1L540 & ( (RC1_R_ctrl_shift_rot & RC1_E_valid_from_R) ) );


--RC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
RC1L834 = (!RC1_E_st_stall & (RC1_E_valid_from_R & (!RC1L539 & !RC1L541)));


--RC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
RC1L224 = ( RC1_D_iw[2] & ( (RC1_D_iw[0] & (RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3])))) ) );


--XB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

XB6_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

XB4_av_readdata_pre[0] = DFFEAS(UC1_readdata[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]
--register power-up is low

XB7_av_readdata_pre[0] = DFFEAS(T1_readdata[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
FC1_src_data[0] = ( FC1L5 & ( FC1L6 ) ) # ( !FC1L5 & ( FC1L6 ) ) # ( FC1L5 & ( !FC1L6 & ( (!XB6_read_latency_shift_reg[0] & (((SB3L1 & XD1_q_a[0])))) # (XB6_read_latency_shift_reg[0] & (((SB3L1 & XD1_q_a[0])) # (XB6_av_readdata_pre[0]))) ) ) ) # ( !FC1L5 & ( !FC1L6 ) );


--RC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

RC1_av_ld_byte1_data[0] = DFFEAS(RC1L864, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
RC1L944 = ( RC1_av_ld_align_cycle[0] & ( (RC1_W_alu_result[1] & (RC1_av_ld_aligning_data & !RC1_av_ld_align_cycle[1])) ) ) # ( !RC1_av_ld_align_cycle[0] & ( (RC1_av_ld_aligning_data & ((!RC1_W_alu_result[0] & (RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) # (RC1_W_alu_result[0] & ((!RC1_av_ld_align_cycle[1]) # (RC1_W_alu_result[1]))))) ) );


--RC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]~0
RC1L847 = ( RC1_av_ld_align_cycle[0] & ( (!RC1_av_ld_aligning_data) # ((RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) ) ) # ( !RC1_av_ld_align_cycle[0] & ( (!RC1_av_ld_aligning_data) # ((!RC1_W_alu_result[0] & (RC1_W_alu_result[1] & !RC1_av_ld_align_cycle[1])) # (RC1_W_alu_result[0] & ((!RC1_av_ld_align_cycle[1]) # (RC1_W_alu_result[1])))) ) );


--RC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

RC1_R_compare_op[0] = DFFEAS(RC1L297, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14
RC1L367 = (!RC1_E_src2[16] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[16])) # (RC1_R_logic_op[1] & ((RC1_E_src1[16]))))) # (RC1_E_src2[16] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[16])))));


--RC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

RC1_E_src2[1] = DFFEAS(RC1L726, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
RC1L352 = (!RC1_E_src2[1] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[1])) # (RC1_R_logic_op[1] & ((RC1_E_src1[1]))))) # (RC1_E_src2[1] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[1])))));


--RC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
RC1L572 = (!RC1L367 & !RC1L352);


--RC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~16
RC1L373 = (!RC1_E_src2[22] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[22])) # (RC1_R_logic_op[1] & ((RC1_E_src1[22]))))) # (RC1_E_src2[22] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[22])))));


--RC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17
RC1L372 = (!RC1_E_src2[21] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[21])) # (RC1_R_logic_op[1] & ((RC1_E_src1[21]))))) # (RC1_E_src2[21] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[21])))));


--RC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18
RC1L371 = (!RC1_E_src2[20] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[20])) # (RC1_R_logic_op[1] & ((RC1_E_src1[20]))))) # (RC1_E_src2[20] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[20])))));


--RC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19
RC1L370 = (!RC1_E_src2[19] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[19])) # (RC1_R_logic_op[1] & ((RC1_E_src1[19]))))) # (RC1_E_src2[19] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[19])))));


--RC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20
RC1L369 = (!RC1_E_src2[18] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[18])) # (RC1_R_logic_op[1] & ((RC1_E_src1[18]))))) # (RC1_E_src2[18] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[18])))));


--RC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21
RC1L368 = (!RC1_E_src2[17] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[17])) # (RC1_R_logic_op[1] & ((RC1_E_src1[17]))))) # (RC1_E_src2[17] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[17])))));


--RC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
RC1L573 = ( !RC1L369 & ( !RC1L368 & ( (!RC1L373 & (!RC1L372 & (!RC1L371 & !RC1L370))) ) ) );


--RC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
RC1L574 = ( RC1_E_src2[4] & ( RC1_E_src1[4] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src2[5]) # (RC1_E_src1[5])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src1[5] $ (RC1_E_src2[5])))) ) ) ) # ( !RC1_E_src2[4] & ( RC1_E_src1[4] & ( (!RC1_R_logic_op[1] & ((!RC1_E_src1[5] & ((RC1_R_logic_op[0]) # (RC1_E_src2[5]))) # (RC1_E_src1[5] & ((!RC1_E_src2[5]) # (!RC1_R_logic_op[0]))))) ) ) ) # ( RC1_E_src2[4] & ( !RC1_E_src1[4] & ( (!RC1_R_logic_op[1] & ((!RC1_E_src1[5] & ((RC1_R_logic_op[0]) # (RC1_E_src2[5]))) # (RC1_E_src1[5] & ((!RC1_E_src2[5]) # (!RC1_R_logic_op[0]))))) ) ) ) # ( !RC1_E_src2[4] & ( !RC1_E_src1[4] & ( (!RC1_E_src1[5] & ((!RC1_R_logic_op[1] & ((RC1_R_logic_op[0]))) # (RC1_R_logic_op[1] & (!RC1_E_src2[5])))) # (RC1_E_src1[5] & (RC1_R_logic_op[0] & (!RC1_E_src2[5] $ (RC1_R_logic_op[1])))) ) ) );


--RC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
RC1L575 = ( RC1_E_src2[6] & ( RC1_E_src1[6] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[7]) # (RC1_E_src2[7])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[7] $ (RC1_E_src1[7])))) ) ) ) # ( !RC1_E_src2[6] & ( RC1_E_src1[6] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[7]) # (RC1_E_src2[7]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[7]) # (!RC1_E_src1[7]))))) ) ) ) # ( RC1_E_src2[6] & ( !RC1_E_src1[6] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[7]) # (RC1_E_src2[7]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[7]) # (!RC1_E_src1[7]))))) ) ) ) # ( !RC1_E_src2[6] & ( !RC1_E_src1[6] & ( (!RC1_E_src2[7] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[7]))))) # (RC1_E_src2[7] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[7])))) ) ) );


--RC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
RC1L576 = ( RC1_E_src2[8] & ( RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[9] $ (RC1_E_src1[9])))) ) ) ) # ( !RC1_E_src2[8] & ( RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[9]) # (!RC1_E_src1[9]))))) ) ) ) # ( RC1_E_src2[8] & ( !RC1_E_src1[8] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[9]) # (RC1_E_src2[9]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[9]) # (!RC1_E_src1[9]))))) ) ) ) # ( !RC1_E_src2[8] & ( !RC1_E_src1[8] & ( (!RC1_E_src2[9] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[9]))))) # (RC1_E_src2[9] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[9])))) ) ) );


--RC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
RC1L577 = ( RC1_E_src2[10] & ( RC1_E_src1[10] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[11]) # (RC1_E_src2[11])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[11] $ (RC1_E_src1[11])))) ) ) ) # ( !RC1_E_src2[10] & ( RC1_E_src1[10] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[11]) # (RC1_E_src2[11]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[11]) # (!RC1_E_src1[11]))))) ) ) ) # ( RC1_E_src2[10] & ( !RC1_E_src1[10] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[11]) # (RC1_E_src2[11]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[11]) # (!RC1_E_src1[11]))))) ) ) ) # ( !RC1_E_src2[10] & ( !RC1_E_src1[10] & ( (!RC1_E_src2[11] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[11]))))) # (RC1_E_src2[11] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[11])))) ) ) );


--RC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
RC1L578 = ( RC1_E_src2[14] & ( RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src2[15]) # (RC1_E_src1[15])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src1[15] $ (RC1_E_src2[15])))) ) ) ) # ( !RC1_E_src2[14] & ( RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[15]) # (RC1_E_src1[15]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[15]) # (!RC1_E_src2[15]))))) ) ) ) # ( RC1_E_src2[14] & ( !RC1_E_src1[14] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src2[15]) # (RC1_E_src1[15]))) # (RC1_R_logic_op[0] & ((!RC1_E_src1[15]) # (!RC1_E_src2[15]))))) ) ) ) # ( !RC1_E_src2[14] & ( !RC1_E_src1[14] & ( (!RC1_E_src1[15] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src2[15]))))) # (RC1_E_src1[15] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src2[15])))) ) ) );


--RC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
RC1L579 = ( RC1L577 & ( RC1L578 & ( (!RC1L364 & (!RC1L363 & (RC1L575 & RC1L576))) ) ) );


--RC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
RC1L580 = ( RC1_E_src2[23] & ( RC1_E_src1[23] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[25]) # (RC1_E_src2[25])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[25] $ (RC1_E_src1[25])))) ) ) ) # ( !RC1_E_src2[23] & ( RC1_E_src1[23] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[25]) # (RC1_E_src2[25]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[25]) # (!RC1_E_src1[25]))))) ) ) ) # ( RC1_E_src2[23] & ( !RC1_E_src1[23] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[25]) # (RC1_E_src2[25]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[25]) # (!RC1_E_src1[25]))))) ) ) ) # ( !RC1_E_src2[23] & ( !RC1_E_src1[23] & ( (!RC1_E_src2[25] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[25]))))) # (RC1_E_src2[25] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[25])))) ) ) );


--RC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
RC1L581 = ( RC1_E_src2[26] & ( RC1_E_src1[26] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[27]) # (RC1_E_src2[27])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[27] $ (RC1_E_src1[27])))) ) ) ) # ( !RC1_E_src2[26] & ( RC1_E_src1[26] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[27]) # (RC1_E_src2[27]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[27]) # (!RC1_E_src1[27]))))) ) ) ) # ( RC1_E_src2[26] & ( !RC1_E_src1[26] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[27]) # (RC1_E_src2[27]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[27]) # (!RC1_E_src1[27]))))) ) ) ) # ( !RC1_E_src2[26] & ( !RC1_E_src1[26] & ( (!RC1_E_src2[27] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[27]))))) # (RC1_E_src2[27] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[27])))) ) ) );


--RC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
RC1L582 = ( RC1_E_src2[28] & ( RC1_E_src1[28] & ( (!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & ((RC1_E_src1[29]) # (RC1_E_src2[29])))) # (RC1_R_logic_op[1] & (RC1_R_logic_op[0] & (!RC1_E_src2[29] $ (RC1_E_src1[29])))) ) ) ) # ( !RC1_E_src2[28] & ( RC1_E_src1[28] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[29]) # (RC1_E_src2[29]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[29]) # (!RC1_E_src1[29]))))) ) ) ) # ( RC1_E_src2[28] & ( !RC1_E_src1[28] & ( (!RC1_R_logic_op[1] & ((!RC1_R_logic_op[0] & ((RC1_E_src1[29]) # (RC1_E_src2[29]))) # (RC1_R_logic_op[0] & ((!RC1_E_src2[29]) # (!RC1_E_src1[29]))))) ) ) ) # ( !RC1_E_src2[28] & ( !RC1_E_src1[28] & ( (!RC1_E_src2[29] & ((!RC1_R_logic_op[1] & (RC1_R_logic_op[0])) # (RC1_R_logic_op[1] & ((!RC1_E_src1[29]))))) # (RC1_E_src2[29] & (RC1_R_logic_op[0] & (!RC1_R_logic_op[1] $ (RC1_E_src1[29])))) ) ) );


--RC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~22
RC1L375 = (!RC1_E_src2[24] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[24])) # (RC1_R_logic_op[1] & ((RC1_E_src1[24]))))) # (RC1_E_src2[24] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[24])))));


--RC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

RC1_E_src2[0] = DFFEAS(RC1L725, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23
RC1L351 = (!RC1_E_src2[0] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[0])) # (RC1_R_logic_op[1] & ((RC1_E_src1[0]))))) # (RC1_E_src2[0] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[0])))));


--RC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

RC1_E_src2[31] = DFFEAS(RC1L723, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~24
RC1L382 = (!RC1_E_src2[31] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[31])) # (RC1_R_logic_op[1] & ((RC1_E_src1[31]))))) # (RC1_E_src2[31] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[31])))));


--RC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~25
RC1L381 = (!RC1_E_src2[30] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[30])) # (RC1_R_logic_op[1] & ((RC1_E_src1[30]))))) # (RC1_E_src2[30] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[30])))));


--RC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
RC1L583 = ( !RC1L382 & ( !RC1L381 & ( (!RC1L354 & (!RC1L353 & (!RC1L375 & !RC1L351))) ) ) );


--RC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
RC1L584 = ( RC1L582 & ( RC1L583 & ( (RC1L574 & (RC1L579 & (RC1L580 & RC1L581))) ) ) );


--RC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

RC1_R_compare_op[1] = DFFEAS(RC1L298, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
RC1L340 = ( RC1L584 & ( RC1_R_compare_op[1] & ( (!RC1_R_compare_op[0] & (RC1L118)) # (RC1_R_compare_op[0] & (((!RC1L572) # (!RC1L573)))) ) ) ) # ( !RC1L584 & ( RC1_R_compare_op[1] & ( (RC1_R_compare_op[0]) # (RC1L118) ) ) ) # ( RC1L584 & ( !RC1_R_compare_op[1] & ( (!RC1_R_compare_op[0] & (((RC1L572 & RC1L573)))) # (RC1_R_compare_op[0] & (!RC1L118)) ) ) ) # ( !RC1L584 & ( !RC1_R_compare_op[1] & ( (!RC1L118 & RC1_R_compare_op[0]) ) ) );


--RC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

RC1_W_status_reg_pie = DFFEAS(RC1L832, CLOCK_50, !CE1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
RC1L585 = ( !RC1_D_iw[6] & ( (!RC1_D_iw[9] & (!RC1_D_iw[8] & (!RC1_D_iw[10] & !RC1_D_iw[7]))) ) );


--RC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
RC1L586 = ( RC1_D_iw[6] & ( (!RC1_D_iw[9] & (!RC1_D_iw[8] & (!RC1_D_iw[10] & !RC1_D_iw[7]))) ) );


--RC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

RC1_W_bstatus_reg = DFFEAS(RC1L773, CLOCK_50, !CE1_r_sync_rst,  , RC1_E_valid_from_R,  ,  ,  ,  );


--RC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
RC1L587 = (!RC1_D_iw[9] & (!RC1_D_iw[8] & (!RC1_D_iw[10] & RC1_D_iw[7])));


--RC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

RC1_W_ienable_reg[0] = DFFEAS(RC1_E_src1[0], CLOCK_50, !CE1_r_sync_rst,  , RC1L786,  ,  ,  ,  );


--RC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

RC1_W_ipending_reg[0] = DFFEAS(RC1_W_ipending_reg_nxt[0], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
RC1L341 = ( !RC1_D_iw[6] & ( RC1_W_ipending_reg[0] & ( (!RC1_D_iw[9] & (RC1_D_iw[8] & (!RC1_D_iw[10] & !RC1_D_iw[7]))) ) ) );


--RC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
RC1L342 = ( RC1L341 & ( (!RC1_D_iw[6] & (!RC1_W_bstatus_reg & RC1L587)) ) ) # ( !RC1L341 & ( (!RC1L587) # ((!RC1_D_iw[6] & (!RC1_W_bstatus_reg)) # (RC1_D_iw[6] & ((!RC1_W_ienable_reg[0])))) ) );


--RC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
RC1L343 = ( RC1L342 & ( (!RC1L585 & (((RC1_W_estatus_reg & RC1L586)))) # (RC1L585 & (RC1_W_status_reg_pie)) ) ) # ( !RC1L342 & ( (!RC1L585 & (((!RC1L586) # (RC1_W_estatus_reg)))) # (RC1L585 & (RC1_W_status_reg_pie)) ) );


--RC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
RC1L305 = ( RC1L122 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L351)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) ) # ( !RC1L122 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L351))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[0])))) ) );


--RC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1]
--register power-up is low

RC1_W_ipending_reg[1] = DFFEAS(RC1L792, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L997 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0
RC1L997 = (RC1_W_status_reg_pie & ((RC1_W_ipending_reg[1]) # (RC1_W_ipending_reg[0])));


--XB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

XB4_av_readdata_pre[22] = DFFEAS(UC1_readdata[22], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
SB2L2 = (XB4_read_latency_shift_reg[0] & (WB4_mem[0][73] & WB4_mem[0][55]));


--SB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
SB3L2 = (XB5_read_latency_shift_reg[0] & (WB5_mem[0][73] & WB5_mem[0][55]));


--RC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
RC1L610 = ( SB3L2 & ( (!RC1L997 & (((XB4_av_readdata_pre[22] & SB2L2)) # (XD1_q_a[22]))) ) ) # ( !SB3L2 & ( (!RC1L997 & (XB4_av_readdata_pre[22] & SB2L2)) ) );


--RC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

RC1_hbreak_pending = DFFEAS(RC1L993, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

CD1_jtag_break = DFFEAS(CD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--RC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

RC1_wait_for_one_post_bret_inst = DFFEAS(RC1L999, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
RC1L994 = ( RC1_wait_for_one_post_bret_inst & ( (RC1_W_valid & (!RC1_hbreak_enabled & ((CD1_jtag_break) # (RC1_hbreak_pending)))) ) ) # ( !RC1_wait_for_one_post_bret_inst & ( (!RC1_hbreak_enabled & ((CD1_jtag_break) # (RC1_hbreak_pending))) ) );


--RC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
RC1L652 = (!RC1_i_read & ((SB3L2) # (SB2L2)));


--XB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

XB4_av_readdata_pre[23] = DFFEAS(UC1_readdata[23], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
RC1L611 = ( XD1_q_a[23] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[23])) # (SB3L2))) ) ) # ( !XD1_q_a[23] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[23])) ) );


--XB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

XB4_av_readdata_pre[24] = DFFEAS(UC1_readdata[24], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
RC1L612 = ( XD1_q_a[24] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[24])) # (SB3L2))) ) ) # ( !XD1_q_a[24] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[24])) ) );


--XB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

XB4_av_readdata_pre[25] = DFFEAS(UC1_readdata[25], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
RC1L613 = ( XD1_q_a[25] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[25])) # (SB3L2))) ) ) # ( !XD1_q_a[25] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[25])) ) );


--XB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

XB4_av_readdata_pre[26] = DFFEAS(UC1_readdata[26], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
RC1L614 = ( XD1_q_a[26] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[26])) # (SB3L2))) ) ) # ( !XD1_q_a[26] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[26])) ) );


--CE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(CE1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

CE1_r_sync_rst_chain[3] = DFFEAS(CE1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1L18 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1
CE1L18 = (CE1_altera_reset_synchronizer_int_chain[2] & CE1_r_sync_rst_chain[3]);


--RC1L279 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]~0
RC1L279 = (!RC1L997 & !RC1L994);


--XB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

XB4_av_readdata_pre[11] = DFFEAS(UC1_readdata[11], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
RC1L599 = ( XD1_q_a[11] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[11]))) # (SB3L2) ) ) # ( !XD1_q_a[11] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[11])) ) );


--XB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

XB4_av_readdata_pre[12] = DFFEAS(UC1_readdata[12], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
RC1L600 = ( XD1_q_a[12] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[12])) # (SB3L2))) ) ) # ( !XD1_q_a[12] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[12])) ) );


--XB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

XB4_av_readdata_pre[13] = DFFEAS(UC1_readdata[13], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
RC1L601 = ( XD1_q_a[13] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[13]))) # (SB3L2) ) ) # ( !XD1_q_a[13] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[13])) ) );


--XB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

XB4_av_readdata_pre[14] = DFFEAS(UC1_readdata[14], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
RC1L602 = ( XD1_q_a[14] & ( (((SB2L2 & XB4_av_readdata_pre[14])) # (SB3L2)) # (RC1L997) ) ) # ( !XD1_q_a[14] & ( ((SB2L2 & XB4_av_readdata_pre[14])) # (RC1L997) ) );


--XB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

XB4_av_readdata_pre[15] = DFFEAS(UC1_readdata[15], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
RC1L603 = ( XD1_q_a[15] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[15]))) # (SB3L2) ) ) # ( !XD1_q_a[15] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[15])) ) );


--XB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

XB4_av_readdata_pre[16] = DFFEAS(UC1_readdata[16], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
RC1L604 = ( XD1_q_a[16] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[16]))) # (SB3L2) ) ) # ( !XD1_q_a[16] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[16])) ) );


--RC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
RC1L588 = ( SB3L2 & ( (!RC1L997 & (((XB4_av_readdata_pre[0] & SB2L2)) # (XD1_q_a[0]))) ) ) # ( !SB3L2 & ( (XB4_av_readdata_pre[0] & (!RC1L997 & SB2L2)) ) );


--XB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

XB4_av_readdata_pre[1] = DFFEAS(UC1_readdata[1], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
RC1L589 = ( RC1L279 & ( (!SB2L2 & (SB3L2 & ((XD1_q_a[1])))) # (SB2L2 & (((SB3L2 & XD1_q_a[1])) # (XB4_av_readdata_pre[1]))) ) ) # ( !RC1L279 );


--XB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

XB4_av_readdata_pre[2] = DFFEAS(UC1_readdata[2], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
RC1L590 = ( XD1_q_a[2] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[2])) # (SB3L2))) ) ) # ( !XD1_q_a[2] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[2])) ) );


--XB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

XB4_av_readdata_pre[3] = DFFEAS(UC1_readdata[3], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
RC1L591 = ( XD1_q_a[3] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[3]))) # (SB3L2) ) ) # ( !XD1_q_a[3] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[3])) ) );


--XB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

XB4_av_readdata_pre[4] = DFFEAS(UC1_readdata[4], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
RC1L592 = ( XD1_q_a[4] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[4]))) # (SB3L2) ) ) # ( !XD1_q_a[4] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[4])) ) );


--XB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

XB4_av_readdata_pre[5] = DFFEAS(UC1_readdata[5], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
RC1L593 = ( XD1_q_a[5] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[5]))) # (SB3L2) ) ) # ( !XD1_q_a[5] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[5])) ) );


--RC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
RC1L240 = (RC1_D_iw[12] & (((RC1_D_iw[11] & !RC1_D_iw[16])) # (RC1_D_iw[15])));


--RC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
RC1L241 = (!RC1_D_iw[13] & (RC1_D_iw[14] & (RC1L544 & RC1L240)));


--RC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
RC1L244 = (!RC1_D_iw[11] & ((!RC1_D_iw[14] & ((!RC1_D_iw[16]))) # (RC1_D_iw[14] & (RC1_D_iw[15]))));


--RC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
RC1L245 = (RC1_D_iw[12] & (!RC1_D_iw[13] & (RC1L544 & RC1L244)));


--RC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
RC1L216 = ( RC1_D_iw[2] & ( RC1_D_iw[5] & ( (!RC1_D_iw[0] & (!RC1_D_iw[1] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
RC1L217 = ( !RC1L220 & ( (!RC1L564 & (!RC1L565 & (!RC1L222 & !RC1L221))) ) );


--RC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
RC1L207 = (!RC1L554 & (!RC1L212 & (!RC1L211 & !RC1L210)));


--RC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
RC1L566 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
RC1L567 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
RC1L568 = ( RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
RC1L234 = (!RC1L551 & (!RC1L552 & ((!RC1L544) # (!RC1L237))));


--RC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
RC1L569 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & !RC1_D_iw[14]))) ) ) );


--RC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
RC1L570 = ( !RC1_D_iw[15] & ( !RC1_D_iw[16] & ( (RC1_D_iw[11] & (!RC1_D_iw[12] & (!RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
RC1L213 = (!RC1L555 & ((!RC1L544) # ((!RC1L569 & !RC1L570))));


--RC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
RC1L214 = ( RC1L234 & ( RC1L213 & ( (!RC1L207) # ((RC1L544 & ((!RC1L217) # (RC1L215)))) ) ) ) # ( !RC1L234 & ( RC1L213 ) ) # ( RC1L234 & ( !RC1L213 ) ) # ( !RC1L234 & ( !RC1L213 ) );


--RC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
RC1L732 = ( RC1L304 ) # ( !RC1L304 & ( (((RC1_R_valid & RC1L661)) # (RC1L733)) # (RC1L202) ) );


--RC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

RC1_D_valid = DFFEAS(RC1L652, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
RC1L543 = (((RC1L541) # (RC1L539)) # (RC1_R_valid)) # (RC1_E_st_stall);


--RC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
RC1L235 = ( RC1L236 & ( RC1L234 & ( ((!RC1L207) # (RC1L553)) # (RC1L544) ) ) ) # ( !RC1L236 & ( RC1L234 & ( ((!RC1L207) # ((RC1L544 & RC1L219))) # (RC1L553) ) ) ) # ( RC1L236 & ( !RC1L234 ) ) # ( !RC1L236 & ( !RC1L234 ) );


--RC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
RC1L223 = ( !RC1_D_iw[5] & ( (!RC1_D_iw[1] & (!RC1_D_iw[4] & (!RC1_D_iw[3] & !RC1_D_iw[2]))) ) );


--XB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

XB4_av_readdata_pre[10] = DFFEAS(UC1_readdata[10], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~17
RC1L598 = ( XD1_q_a[10] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[10])) # (SB3L2))) ) ) # ( !XD1_q_a[10] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[10])) ) );


--RC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
RC1L556 = ( RC1_D_iw[4] & ( !RC1_D_iw[5] & ( (!RC1_D_iw[0] & (RC1_D_iw[1] & (RC1_D_iw[2] & !RC1_D_iw[3]))) ) ) );


--RC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
RC1L339 = ( RC1L199 & ( RC1_R_valid ) ) # ( !RC1L199 & ( (RC1_R_valid & (((RC1L544 & RC1L200)) # (RC1L201))) ) );


--XB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

XB4_av_readdata_pre[17] = DFFEAS(UC1_readdata[17], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~18
RC1L605 = ( XD1_q_a[17] & ( (((SB2L2 & XB4_av_readdata_pre[17])) # (SB3L2)) # (RC1L997) ) ) # ( !XD1_q_a[17] & ( ((SB2L2 & XB4_av_readdata_pre[17])) # (RC1L997) ) );


--RC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

RC1_av_ld_byte1_data[5] = DFFEAS(RC1L885, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7
RC1L809 = ( RC1_av_ld_byte1_data[5] & ( ((RC1_W_alu_result[13] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[5] & ( (RC1_W_alu_result[13] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--XB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

XB4_av_readdata_pre[19] = DFFEAS(UC1_readdata[19], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~19
RC1L607 = ( XD1_q_a[19] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[19]))) # (SB3L2) ) ) # ( !XD1_q_a[19] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[19])) ) );


--RC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

RC1_av_ld_byte1_data[3] = DFFEAS(RC1L876, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~8
RC1L807 = ( RC1_av_ld_byte1_data[3] & ( ((RC1_W_alu_result[11] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[3] & ( (RC1_W_alu_result[11] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

RC1_av_ld_byte1_data[2] = DFFEAS(RC1L871, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9
RC1L806 = ( RC1_av_ld_byte1_data[2] & ( ((RC1_W_alu_result[10] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[2] & ( (RC1_W_alu_result[10] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

RC1_av_ld_byte1_data[1] = DFFEAS(RC1L867, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10
RC1L805 = ( RC1_av_ld_byte1_data[1] & ( ((RC1_W_alu_result[9] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[1] & ( (RC1_W_alu_result[9] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~11
RC1L804 = ( RC1_av_ld_byte1_data[0] & ( ((RC1_W_alu_result[8] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[0] & ( (RC1_W_alu_result[8] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--XB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

XB4_av_readdata_pre[9] = DFFEAS(UC1_readdata[9], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~20
RC1L597 = ( XD1_q_a[9] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[9])) # (SB3L2))) ) ) # ( !XD1_q_a[9] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[9])) ) );


--XB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

XB4_av_readdata_pre[8] = DFFEAS(UC1_readdata[8], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~21
RC1L596 = ( XD1_q_a[8] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[8])) # (SB3L2))) ) ) # ( !XD1_q_a[8] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[8])) ) );


--XB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

XB4_av_readdata_pre[18] = DFFEAS(UC1_readdata[18], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~22
RC1L606 = ( XB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!RC1L997 & ((SB3L2) # (SB2L2)))) # (RC1L994) ) ) ) # ( !XB4_av_readdata_pre[18] & ( XD1_q_a[18] & ( ((!RC1L997 & SB3L2)) # (RC1L994) ) ) ) # ( XB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( ((!RC1L997 & SB2L2)) # (RC1L994) ) ) ) # ( !XB4_av_readdata_pre[18] & ( !XD1_q_a[18] & ( RC1L994 ) ) );


--RC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

RC1_av_ld_byte1_data[4] = DFFEAS(RC1L881, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~12
RC1L808 = ( RC1_av_ld_byte1_data[4] & ( ((RC1_W_alu_result[12] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[4] & ( (RC1_W_alu_result[12] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--RC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14
RC1L445 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[15])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[17])));


--RC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

RC1_av_ld_byte1_data[7] = DFFEAS(RC1L893, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~13
RC1L811 = ( RC1_av_ld_byte1_data[7] & ( ((RC1_W_alu_result[15] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[7] & ( (RC1_W_alu_result[15] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--XB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

XB4_av_readdata_pre[21] = DFFEAS(UC1_readdata[21], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~23
RC1L609 = ( XD1_q_a[21] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[21]))) # (SB3L2) ) ) # ( !XD1_q_a[21] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[21])) ) );


--XB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

XB4_av_readdata_pre[20] = DFFEAS(UC1_readdata[20], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24
RC1L608 = ( XD1_q_a[20] & ( ((!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[20]))) # (SB3L2) ) ) # ( !XD1_q_a[20] & ( (!RC1L279) # ((SB2L2 & XB4_av_readdata_pre[20])) ) );


--RC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

RC1_av_ld_byte1_data[6] = DFFEAS(RC1L889, CLOCK_50, !CE1_r_sync_rst,  , RC1L863,  ,  ,  ,  );


--RC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14
RC1L810 = ( RC1_av_ld_byte1_data[6] & ( ((RC1_W_alu_result[14] & (!RC1_R_ctrl_rd_ctl_reg & !RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld) ) ) # ( !RC1_av_ld_byte1_data[6] & ( (RC1_W_alu_result[14] & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp & !RC1_R_ctrl_ld))) ) );


--WB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
WB2L3 = (WB2_mem_used[0] & ((!XB2_read_latency_shift_reg[0]) # (WB2_mem_used[1])));


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_component_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4
WB2L4 = ( XB2L38 & ( WB2L3 ) ) # ( !XB2L38 & ( WB2L3 ) ) # ( XB2L38 & ( !WB2L3 & ( (ZB1L9 & (!WB2_mem_used[1] & (!XB2_wait_latency_counter[1] & XB2L34))) ) ) );


--WB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
WB3L3 = ( WB3_mem_used[0] & ( ((!XB3_read_latency_shift_reg[0]) # ((CB1_rst1 & RB1L3))) # (WB3_mem_used[1]) ) ) # ( !WB3_mem_used[0] & ( (CB1_rst1 & (!WB3_mem_used[1] & RB1L3)) ) );


--DE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

DE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(DE3_altera_reset_synchronizer_int_chain[1], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--WB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~2
WB7L3 = ( WB7_mem_used[0] & ( ((!XB7_read_latency_shift_reg[0]) # ((ZB1L9 & XB7L6))) # (WB7_mem_used[1]) ) ) # ( !WB7_mem_used[0] & ( (ZB1L9 & XB7L6) ) );


--WB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
WB1L3 = (!WB1_mem_used[1] & (((!XB1_read_latency_shift_reg[0] & WB1_mem_used[0])) # (WB1L6))) # (WB1_mem_used[1] & (((WB1_mem_used[0]))));


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
JC1L2 = ( SB1L1 & ( ((!JC1_top_priority_reg[0] & ((!S1L67) # (!AC1L2)))) # (JC1_top_priority_reg[1]) ) );


--JC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JC1L5 = ( UB1_WideOr1 & ( UB1L54 & ( ((S1L67 & AC1L2)) # (SB1L1) ) ) ) # ( !UB1_WideOr1 & ( UB1L54 & ( (!UB1_packet_in_progress & (((S1L67 & AC1L2)) # (SB1L1))) ) ) ) # ( !UB1_WideOr1 & ( !UB1L54 & ( (!UB1_packet_in_progress & (((S1L67 & AC1L2)) # (SB1L1))) ) ) );


--RC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

RC1_R_ctrl_exception = DFFEAS(RC1L208, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

RC1_R_ctrl_break = DFFEAS(RC1L205, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

RC1_R_ctrl_uncond_cti_non_br = DFFEAS(RC1L248, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

RC1_R_ctrl_br_uncond = DFFEAS(RC1L547, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
RC1L651 = (!RC1_R_ctrl_uncond_cti_non_br & (!RC1_R_ctrl_br_uncond & ((!RC1_W_cmp_result) # (!RC1_R_ctrl_br))));


--RC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~0
RC1L646 = ( RC1L651 & ( (!RC1_R_ctrl_exception & ((!RC1L46) # (RC1_R_ctrl_break))) ) ) # ( !RC1L651 & ( (!RC1_R_ctrl_exception & ((!RC1L102) # (RC1_R_ctrl_break))) ) );


--RC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
RC1L649 = (!RC1_R_ctrl_exception & RC1_R_ctrl_break);


--RC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
RC1L650 = (!RC1_R_ctrl_exception & (!RC1_R_ctrl_break & !RC1L651));


--RC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1
RC1L644 = (!RC1L649 & ((!RC1L650 & ((RC1L38))) # (RC1L650 & (RC1L94))));


--RC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~2
RC1L643 = ((!RC1L650 & ((RC1L10))) # (RC1L650 & (RC1L66))) # (RC1L649);


--RC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~3
RC1L647 = ((!RC1L650 & ((RC1L42))) # (RC1L650 & (RC1L98))) # (RC1L649);


--RC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4
RC1L645 = (!RC1L649 & ((!RC1L650 & ((RC1L6))) # (RC1L650 & (RC1L62))));


--RC1L996 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
RC1L996 = (!RC1_W_valid & (((SB3L2) # (SB2L2)) # (RC1_i_read)));


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
ZB2L2 = ( UB2_saved_grant[1] & ( (!BC1L1 & (((!WB5_mem_used[1])))) # (BC1L1 & (WB4L16 & ((UB1_saved_grant[1])))) ) ) # ( !UB2_saved_grant[1] & ( (WB4L16 & (BC1L1 & UB1_saved_grant[1])) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
ZB2L3 = ( !SB3L2 & ( ZB2L2 & ( (!SB2L2 & (((CB1_rst1 & !RC1_i_read)) # (ZB2_read_accepted))) ) ) ) # ( !SB3L2 & ( !ZB2L2 & ( (ZB2_read_accepted & !SB2L2) ) ) );


--UB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
UB1_src_data[46] = (!RC1_W_alu_result[10] & (((UB1_saved_grant[1] & RC1_F_pc[8])))) # (RC1_W_alu_result[10] & (((UB1_saved_grant[1] & RC1_F_pc[8])) # (UB1_saved_grant[0])));


--MD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
MD1L49 = (!MD1_ir[1] & (!MD1_ir[0] & MD1_enable_action_strobe));


--MD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

MD1_jdo[17] = DFFEAS(ND1_sr[17], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

MD1_jdo[34] = DFFEAS(ND1_sr[34], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
KD1L107 = ( KD1L2 & ( (MD1L49 & (((!MD1_jdo[17]) # (!MD1_jdo[34])) # (MD1_jdo[35]))) ) ) # ( !KD1L2 & ( (!MD1_jdo[35] & (MD1L49 & (!MD1_jdo[17] & MD1_jdo[34]))) ) );


--UC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
UC1L55 = ( WB4L13 & ( (!UC1_read & (((!WB4_mem_used[1] & UB1_WideOr1)))) # (UC1_read & (KD1_waitrequest)) ) ) # ( !WB4L13 & ( (KD1_waitrequest & UC1_read) ) );


--KD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
KD1L105 = ( KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (((!KD1L162 & UC1_read)) # (UC1_write))) ) ) # ( !KD1_avalon_ociram_readdata_ready & ( (KD1_waitrequest & (!UC1_write & (!KD1L162 & UC1_read))) ) );


--WB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
WB4L9 = ( WB4L13 & ( WB4_mem_used[0] & ( ((!XB4_read_latency_shift_reg[0]) # ((!KD1_waitrequest & UB1_WideOr1))) # (WB4_mem_used[1]) ) ) ) # ( !WB4L13 & ( WB4_mem_used[0] & ( (!XB4_read_latency_shift_reg[0]) # (WB4_mem_used[1]) ) ) ) # ( WB4L13 & ( !WB4_mem_used[0] & ( (!KD1_waitrequest & (!WB4_mem_used[1] & UB1_WideOr1)) ) ) );


--JC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
JC2L2 = (SB1L2 & (((!RB1L6 & !JC2_top_priority_reg[0])) # (JC2_top_priority_reg[1])));


--JC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
JC2L5 = ( UB2_packet_in_progress & ( UB2_saved_grant[1] & ( (XB5L3 & (((UB2_saved_grant[0] & RB1L6)) # (SB1L2))) ) ) ) # ( !UB2_packet_in_progress & ( UB2_saved_grant[1] & ( (!SB1L2 & (RB1L6 & ((!UB2_saved_grant[0]) # (XB5L3)))) # (SB1L2 & (((XB5L3)))) ) ) ) # ( UB2_packet_in_progress & ( !UB2_saved_grant[1] & ( (UB2_saved_grant[0] & (XB5L3 & RB1L6)) ) ) ) # ( !UB2_packet_in_progress & ( !UB2_saved_grant[1] & ( (!RB1L6 & (((SB1L2)))) # (RB1L6 & ((!UB2_saved_grant[0]) # ((XB5L3)))) ) ) );


--WB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
WB5L9 = ( WB5L13 & ( WB5_mem_used[0] & ( ((!XB5_read_latency_shift_reg[0]) # ((CB1_rst1 & UB2_WideOr1))) # (WB5_mem_used[1]) ) ) ) # ( !WB5L13 & ( WB5_mem_used[0] & ( (!XB5_read_latency_shift_reg[0]) # (WB5_mem_used[1]) ) ) ) # ( WB5L13 & ( !WB5_mem_used[0] & ( (CB1_rst1 & (!WB5_mem_used[1] & UB2_WideOr1)) ) ) );


--XB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

XB4_av_readdata_pre[7] = DFFEAS(UC1_readdata[7], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~25
RC1L595 = ( XD1_q_a[7] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[7])) # (SB3L2))) ) ) # ( !XD1_q_a[7] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[7])) ) );


--RC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
RC1L430 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[0]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[2]));


--XB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

XB4_av_readdata_pre[6] = DFFEAS(UC1_readdata[6], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~26
RC1L594 = ( XD1_q_a[6] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[6])) # (SB3L2))) ) ) # ( !XD1_q_a[6] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[6])) ) );


--XB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

XB6_av_readdata_pre[1] = DFFEAS(U1_readdata[1], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
FC1L7 = ( XB2_av_readdata_pre[1] & ( XB6_av_readdata_pre[1] & ( (!XB6_read_latency_shift_reg[0] & (!XB2_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1])))) ) ) ) # ( !XB2_av_readdata_pre[1] & ( XB6_av_readdata_pre[1] & ( (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]))) ) ) ) # ( XB2_av_readdata_pre[1] & ( !XB6_av_readdata_pre[1] & ( (!XB2_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]))) ) ) ) # ( !XB2_av_readdata_pre[1] & ( !XB6_av_readdata_pre[1] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[1]) ) ) );


--FC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
FC1L8 = ( FC1L7 & ( (!XB3_av_readdata_pre[0] & (((!SB2L1) # (!XB4_av_readdata_pre[1])))) # (XB3_av_readdata_pre[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[1])))) ) );


--FC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
FC1L9 = (!FC1L8) # ((SB3L1 & XD1_q_a[1]));


--RC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

RC1_W_ienable_reg[1] = DFFEAS(RC1_E_src1[1], CLOCK_50, !CE1_r_sync_rst,  , RC1L786,  ,  ,  ,  );


--RC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
RC1L306 = ( RC1L352 & ( (!RC1_R_ctrl_shift_rot & (((RC1L114)) # (RC1_R_ctrl_logic))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[1])))) ) ) # ( !RC1L352 & ( (!RC1_R_ctrl_shift_rot & (!RC1_R_ctrl_logic & ((RC1L114)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[1])))) ) );


--XB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

XB6_av_readdata_pre[2] = DFFEAS(U1_readdata[2], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]
--register power-up is low

XB3_av_readdata_pre[2] = DFFEAS(XB3L4, CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--FC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
FC1L10 = ( XB2_av_readdata_pre[2] & ( XB3_av_readdata_pre[2] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[2])))) ) ) ) # ( !XB2_av_readdata_pre[2] & ( XB3_av_readdata_pre[2] & ( (!XB3_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[2]))) ) ) ) # ( XB2_av_readdata_pre[2] & ( !XB3_av_readdata_pre[2] & ( (!XB2_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[2]))) ) ) ) # ( !XB2_av_readdata_pre[2] & ( !XB3_av_readdata_pre[2] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[2]) ) ) );


--FC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
FC1L11 = ( FC1L10 & ( (!XB6_read_latency_shift_reg[0] & ((!SB2L1) # ((!XB4_av_readdata_pre[2])))) # (XB6_read_latency_shift_reg[0] & (!XB6_av_readdata_pre[2] & ((!SB2L1) # (!XB4_av_readdata_pre[2])))) ) );


--FC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
FC1L12 = (!FC1L11) # ((SB3L1 & XD1_q_a[2]));


--XB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

XB6_av_readdata_pre[3] = DFFEAS(U1_readdata[3], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
FC1L13 = ( XB2_av_readdata_pre[3] & ( XB6_av_readdata_pre[3] & ( (!XB6_read_latency_shift_reg[0] & (!XB2_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3])))) ) ) ) # ( !XB2_av_readdata_pre[3] & ( XB6_av_readdata_pre[3] & ( (!XB6_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]))) ) ) ) # ( XB2_av_readdata_pre[3] & ( !XB6_av_readdata_pre[3] & ( (!XB2_read_latency_shift_reg[0] & ((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]))) ) ) ) # ( !XB2_av_readdata_pre[3] & ( !XB6_av_readdata_pre[3] & ( (!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[3]) ) ) );


--FC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
FC1L14 = ( FC1L13 & ( (!SB2L1 & (SB3L1 & ((XD1_q_a[3])))) # (SB2L1 & (((SB3L1 & XD1_q_a[3])) # (XB4_av_readdata_pre[3]))) ) ) # ( !FC1L13 );


--XB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

XB3_av_readdata_pre[30] = DFFEAS(RC1_W_alu_result[2], CLOCK_50, DE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--FC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
FC1L15 = (XB3_read_latency_shift_reg[0] & XB3_av_readdata_pre[30]);


--FC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
FC1L16 = (!XB1_read_latency_shift_reg[0] & (XB2_read_latency_shift_reg[0] & ((XB2_av_readdata_pre[4])))) # (XB1_read_latency_shift_reg[0] & (((XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[4])) # (XB1_av_readdata_pre[4])));


--XB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

XB6_av_readdata_pre[4] = DFFEAS(U1_readdata[4], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
FC1L17 = (!XB6_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[4]))) # (XB6_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[4])) # (XB6_av_readdata_pre[4])));


--FC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
FC1L18 = ( FC1L17 ) # ( !FC1L17 & ( (((SB3L1 & XD1_q_a[4])) # (FC1L16)) # (FC1L15) ) );


--FC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
FC1L19 = (!XB1_read_latency_shift_reg[0] & (XB2_read_latency_shift_reg[0] & ((XB2_av_readdata_pre[5])))) # (XB1_read_latency_shift_reg[0] & (((XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[5])) # (XB1_av_readdata_pre[5])));


--XB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

XB6_av_readdata_pre[5] = DFFEAS(U1_readdata[5], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
FC1L20 = (!XB6_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[5]))) # (XB6_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[5])) # (XB6_av_readdata_pre[5])));


--FC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
FC1L21 = ( FC1L20 ) # ( !FC1L20 & ( (((SB3L1 & XD1_q_a[5])) # (FC1L19)) # (FC1L15) ) );


--FC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
FC1L22 = (!XB1_read_latency_shift_reg[0] & (XB2_read_latency_shift_reg[0] & ((XB2_av_readdata_pre[6])))) # (XB1_read_latency_shift_reg[0] & (((XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[6])) # (XB1_av_readdata_pre[6])));


--XB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

XB6_av_readdata_pre[6] = DFFEAS(U1_readdata[6], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
FC1L23 = (!XB6_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[6]))) # (XB6_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[6])) # (XB6_av_readdata_pre[6])));


--FC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17
FC1L24 = ( FC1L23 ) # ( !FC1L23 & ( (((SB3L1 & XD1_q_a[6])) # (FC1L22)) # (FC1L15) ) );


--FC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18
FC1L25 = (!XB1_read_latency_shift_reg[0] & (XB2_read_latency_shift_reg[0] & ((XB2_av_readdata_pre[7])))) # (XB1_read_latency_shift_reg[0] & (((XB2_read_latency_shift_reg[0] & XB2_av_readdata_pre[7])) # (XB1_av_readdata_pre[7])));


--XB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

XB6_av_readdata_pre[7] = DFFEAS(U1_readdata[7], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19
FC1L26 = (!XB6_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[7]))) # (XB6_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[7])) # (XB6_av_readdata_pre[7])));


--FC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20
FC1L27 = ( FC1L26 ) # ( !FC1L26 & ( (((SB3L1 & XD1_q_a[7])) # (FC1L25)) # (FC1L15) ) );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--S1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

S1_r_val = DFFEAS(S1L83, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

CB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, CB1L41, !CE1_r_sync_rst);


--CB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
CB1L22 = AMPP_FUNCTION(!S1_r_val, !CB1_r_ena1);


--LB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB2_b_full = DFFEAS(LB2L6, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
CB1L96 = AMPP_FUNCTION(!A1L137, !CB1_tck_t_dav, !CB1_td_shift[10], !CB1_write_stalled);


--CB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
CB1L97 = AMPP_FUNCTION(!A1L130, !CB1_state, !CB1_count[1], !A1L134, !A1L139, !A1L129);


--CB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

CB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[0], !CE1_r_sync_rst, CB1L22);


--CB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

CB1_td_shift[3] = AMPP_FUNCTION(A1L136, CB1L74, !A1L128, CB1L57);


--CB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
CB1L73 = AMPP_FUNCTION(!A1L130, !CB1_count[9], !A1L134, !CB1L71, !CB1_rdata[0], !CB1_td_shift[3]);


--CB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
CB1L41 = AMPP_FUNCTION(!CB1_rvalid0, !S1_r_val, !CB1_r_ena1);


--CB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

CB1_read_req = AMPP_FUNCTION(A1L136, CB1_td_shift[9], !A1L128, CB1L97);


--CB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

CB1_read1 = AMPP_FUNCTION(CLOCK_50, CB1_read, !CE1_r_sync_rst);


--CB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

CB1_read2 = AMPP_FUNCTION(CLOCK_50, CB1_read1, !CE1_r_sync_rst);


--CB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

CB1_rst2 = AMPP_FUNCTION(CLOCK_50, CB1_rst1, !CE1_r_sync_rst);


--CB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
CB1L42 = AMPP_FUNCTION(!CB1_user_saw_rvalid, !CB1L41, !CB1_read_req, !CB1_read1, !CB1_read2, !CB1_rst2);


--MD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
MD1_take_action_ocimem_a = ( MD1_jdo[34] & ( (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & !MD1_jdo[35]))) ) );


--MD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

MD1_jdo[25] = DFFEAS(ND1_sr[25], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

UC1_writedata[0] = DFFEAS(UB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

UC1_address[0] = DFFEAS(UB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

UC1_address[2] = DFFEAS(UB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

UC1_address[1] = DFFEAS(UB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

UC1_address[7] = DFFEAS(UB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

UC1_address[6] = DFFEAS(UB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

UC1_address[5] = DFFEAS(UB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

UC1_address[4] = DFFEAS(UB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

UC1_address[3] = DFFEAS(UB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
ZC1L1 = ( !UC1_address[4] & ( !UC1_address[3] & ( (UC1_address[8] & (!UC1_address[7] & (!UC1_address[6] & !UC1_address[5]))) ) ) );


--UC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

UC1_debugaccess = DFFEAS(UB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
ZC1L13 = ( ZC1L1 & ( UC1_debugaccess & ( (UC1_write & (!UC1_address[0] & (!UC1_address[2] & !UC1_address[1]))) ) ) );


--CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
CD1L10 = ( ZC1L13 & ( (!CD1_monitor_ready & (UC1_writedata[0] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) # (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # ((!MD1_jdo[25])))) ) ) # ( !ZC1L13 & ( (CD1_monitor_ready & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25]))) ) );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
ND1L59 = ( KD1_MonDReg[2] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) ) # ( !KD1_MonDReg[2] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[2])))) # (LD1L2 & (((ND1_sr[4])))) ) );


--MD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

MD1_jdo[1] = DFFEAS(ND1_sr[1], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

MD1_jdo[4] = DFFEAS(ND1_sr[4], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

MD1_update_jdo_strobe = DFFEAS(MD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

ND1_sr[36] = DFFEAS(ND1L61, A1L162,  ,  , ND1L52,  ,  ,  ,  );


--ND1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

ND1_sr[37] = DFFEAS(ND1L62, A1L162,  ,  , ND1L52,  ,  ,  ,  );


--MD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

MD1_jxuir = DFFEAS(MD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

KD1_jtag_ram_wr = DFFEAS(KD1L112, CLOCK_50,  ,  , !MD1L50,  ,  ,  ,  );


--KD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
KD1L160 = ( KD1_jtag_ram_wr & ( ((UC1_write & (!UC1_address[8] & UC1_debugaccess))) # (KD1_jtag_ram_access) ) ) # ( !KD1_jtag_ram_wr & ( (UC1_write & (!UC1_address[8] & (!KD1_jtag_ram_access & UC1_debugaccess))) ) );


--CE1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

CE1_r_early_rst = DFFEAS(CE1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
KD1_ociram_reset_req = (!CE1_r_early_rst) # (KD1_jtag_ram_access);


--KD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
KD1L128 = (!KD1_jtag_ram_access & ((UC1_writedata[0]))) # (KD1_jtag_ram_access & (KD1_MonDReg[0]));


--KD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
KD1L115 = (!KD1_jtag_ram_access & ((UC1_address[0]))) # (KD1_jtag_ram_access & (KD1_MonAReg[2]));


--KD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
KD1L116 = (!KD1_jtag_ram_access & ((UC1_address[1]))) # (KD1_jtag_ram_access & (KD1_MonAReg[3]));


--KD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
KD1L117 = (!KD1_jtag_ram_access & ((UC1_address[2]))) # (KD1_jtag_ram_access & (KD1_MonAReg[4]));


--KD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
KD1L118 = (!KD1_jtag_ram_access & ((UC1_address[3]))) # (KD1_jtag_ram_access & (KD1_MonAReg[5]));


--KD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
KD1L119 = (!KD1_jtag_ram_access & ((UC1_address[4]))) # (KD1_jtag_ram_access & (KD1_MonAReg[6]));


--KD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
KD1L120 = (!KD1_jtag_ram_access & ((UC1_address[5]))) # (KD1_jtag_ram_access & (KD1_MonAReg[7]));


--KD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
KD1L121 = (!KD1_jtag_ram_access & ((UC1_address[6]))) # (KD1_jtag_ram_access & (KD1_MonAReg[8]));


--KD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
KD1L122 = (!KD1_jtag_ram_access & ((UC1_address[7]))) # (KD1_jtag_ram_access & (KD1_MonAReg[9]));


--UC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

UC1_byteenable[0] = DFFEAS(UB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
KD1L123 = (UC1_byteenable[0]) # (KD1_jtag_ram_access);


--KD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

KD1_jtag_ram_rd = DFFEAS(KD1L110, CLOCK_50,  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--ND1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

ND1_sr[35] = DFFEAS(ND1L63, A1L162,  ,  ,  ,  ,  ,  ,  );


--KD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

KD1_jtag_rd = DFFEAS(MD1L50, CLOCK_50,  ,  , !MD1_take_action_ocimem_b,  ,  ,  ,  );


--RC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
RC1L991 = ((RC1_hbreak_enabled & ((!RC1L544) # (!RC1L570)))) # (RC1_R_ctrl_break);


--RC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
RC1L840 = (!RC1_d_read & ((!RC1_av_ld_align_cycle[1] $ (!RC1_av_ld_align_cycle[0])))) # (RC1_d_read & (FC1_WideOr1 & (!RC1_av_ld_align_cycle[1] $ (!RC1_av_ld_align_cycle[0]))));


--RC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
RC1L839 = (!RC1_av_ld_align_cycle[0] & ((!RC1_d_read) # (FC1_WideOr1)));


--RC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
RC1L193 = !RC1_E_shift_rot_cnt[4] $ (!RC1L540);


--RC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
RC1L194 = !RC1_E_shift_rot_cnt[3] $ ((((RC1_E_shift_rot_cnt[0]) # (RC1_E_shift_rot_cnt[1])) # (RC1_E_shift_rot_cnt[2])));


--RC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
RC1L195 = !RC1_E_shift_rot_cnt[2] $ (((RC1_E_shift_rot_cnt[0]) # (RC1_E_shift_rot_cnt[1])));


--RC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
RC1L196 = !RC1_E_shift_rot_cnt[1] $ (RC1_E_shift_rot_cnt[0]);


--U1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
U1_readdata[0] = (U1_data_out[0] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--S1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

S1_ien_AF = DFFEAS(RC1_d_writedata[0], CLOCK_50, !CE1_r_sync_rst,  , S1L78,  ,  ,  ,  );


--S1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

S1_read_0 = DFFEAS(S1L74, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L2Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~22
--register power-up is low

Y1L2Q = DFFEAS(RC1_d_writedata[0], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--Y1L1Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~21
--register power-up is low

Y1L1Q = DFFEAS(VCC, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

UC1_readdata[0] = DFFEAS(UC1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--T1_readdata[0] is nios_system:u0|nios_system_key:key|readdata[0]
--register power-up is low

T1_readdata[0] = DFFEAS(T1L9, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
X1L1 = (RC1_d_write & (!ZB1_write_accepted & (UB2_saved_grant[0] & !WB5_mem_used[1])));


--X1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
X1L2 = ( UB2_saved_grant[1] & ( X1L1 & ( (!UB2_saved_grant[0] & ((!YB2L1) # ((BC1L1)))) # (UB2_saved_grant[0] & (!RB1L6 & ((!YB2L1) # (BC1L1)))) ) ) ) # ( !UB2_saved_grant[1] & ( X1L1 & ( (!UB2_saved_grant[0]) # (!RB1L6) ) ) ) # ( UB2_saved_grant[1] & ( !X1L1 ) ) # ( !UB2_saved_grant[1] & ( !X1L1 ) );


--UB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
UB2L24 = (RC1_d_writedata[0] & UB2_saved_grant[0]);


--UB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
UB2_src_data[38] = (!RC1_W_alu_result[2] & (((UB2_saved_grant[1] & RC1_F_pc[0])))) # (RC1_W_alu_result[2] & (((UB2_saved_grant[1] & RC1_F_pc[0])) # (UB2_saved_grant[0])));


--UB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
UB2_src_data[39] = (!RC1_W_alu_result[3] & (((UB2_saved_grant[1] & RC1_F_pc[1])))) # (RC1_W_alu_result[3] & (((UB2_saved_grant[1] & RC1_F_pc[1])) # (UB2_saved_grant[0])));


--UB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
UB2_src_data[40] = (!RC1_W_alu_result[4] & (((UB2_saved_grant[1] & RC1_F_pc[2])))) # (RC1_W_alu_result[4] & (((UB2_saved_grant[1] & RC1_F_pc[2])) # (UB2_saved_grant[0])));


--UB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
UB2_src_data[41] = (!RC1_W_alu_result[5] & (((UB2_saved_grant[1] & RC1_F_pc[3])))) # (RC1_W_alu_result[5] & (((UB2_saved_grant[1] & RC1_F_pc[3])) # (UB2_saved_grant[0])));


--UB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
UB2_src_data[42] = (!RC1_W_alu_result[6] & (((UB2_saved_grant[1] & RC1_F_pc[4])))) # (RC1_W_alu_result[6] & (((UB2_saved_grant[1] & RC1_F_pc[4])) # (UB2_saved_grant[0])));


--UB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
UB2_src_data[43] = (!RC1_W_alu_result[7] & (((UB2_saved_grant[1] & RC1_F_pc[5])))) # (RC1_W_alu_result[7] & (((UB2_saved_grant[1] & RC1_F_pc[5])) # (UB2_saved_grant[0])));


--UB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
UB2_src_data[44] = (!RC1_W_alu_result[8] & (((UB2_saved_grant[1] & RC1_F_pc[6])))) # (RC1_W_alu_result[8] & (((UB2_saved_grant[1] & RC1_F_pc[6])) # (UB2_saved_grant[0])));


--UB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
UB2_src_data[45] = (!RC1_W_alu_result[9] & (((UB2_saved_grant[1] & RC1_F_pc[7])))) # (RC1_W_alu_result[9] & (((UB2_saved_grant[1] & RC1_F_pc[7])) # (UB2_saved_grant[0])));


--UB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
UB2_src_data[46] = (!RC1_W_alu_result[10] & (((UB2_saved_grant[1] & RC1_F_pc[8])))) # (RC1_W_alu_result[10] & (((UB2_saved_grant[1] & RC1_F_pc[8])) # (UB2_saved_grant[0])));


--UB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
UB2_src_data[47] = (!RC1_W_alu_result[11] & (((RC1_F_pc[9] & UB2_saved_grant[1])))) # (RC1_W_alu_result[11] & (((RC1_F_pc[9] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48]
UB2_src_data[48] = (!RC1_W_alu_result[12] & (((RC1_F_pc[10] & UB2_saved_grant[1])))) # (RC1_W_alu_result[12] & (((RC1_F_pc[10] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--UB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49]
UB2_src_data[49] = (!RC1_W_alu_result[13] & (((RC1_F_pc[11] & UB2_saved_grant[1])))) # (RC1_W_alu_result[13] & (((RC1_F_pc[11] & UB2_saved_grant[1])) # (UB2_saved_grant[0])));


--RC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

RC1_d_byteenable[0] = DFFEAS(RC1L386, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32]
UB2_src_data[32] = ((UB2_saved_grant[0] & RC1_d_byteenable[0])) # (UB2_saved_grant[1]);


--RC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
RC1L653 = (!RC1_W_alu_result[1] & (RC1_W_alu_result[0] & (!RC1_av_ld_align_cycle[1] & !RC1_av_ld_align_cycle[0]))) # (RC1_W_alu_result[1] & ((!RC1_av_ld_align_cycle[1]) # ((RC1_W_alu_result[0] & !RC1_av_ld_align_cycle[0]))));


--XB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

XB1_av_readdata_pre[8] = DFFEAS(S1L64, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

RC1_R_ctrl_ld_signed = DFFEAS(RC1L224, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
RC1L835 = ( RC1_R_ctrl_ld_signed & ( (!RC1_D_iw[4] & ((!RC1L231 & (RC1_av_ld_byte0_data[7])) # (RC1L231 & ((RC1_av_ld_byte1_data[7]))))) # (RC1_D_iw[4] & (RC1_av_ld_byte0_data[7])) ) );


--RC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

RC1_av_ld_byte2_data[0] = DFFEAS(RC1L905, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
RC1L864 = ( XD1_q_a[8] & ( RC1L866 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[8] & ( RC1L866 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[8] & ( !RC1L866 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[8] & ( !RC1L866 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--RC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
RC1L863 = ((!RC1L231) # (RC1L847)) # (RC1_D_iw[4]);


--RC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
RC1L708 = ( XC2_q_b[16] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[6])))) ) ) # ( !XC2_q_b[16] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[6])))) ) );


--RC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

RC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(RC1L249, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
RC1L724 = (RC1_R_ctrl_unsigned_lo_imm16) # (RC1_R_ctrl_force_src2_zero);


--RC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~0
RC1L481 = (RC1L707) # (RC1L706);


--RC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
RC1L726 = ( RC1_D_iw[7] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L730) # (XC2_q_b[1])))) ) ) # ( !RC1_D_iw[7] & ( (XC2_q_b[1] & (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & RC1L730))) ) );


--RC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~2
RC1L714 = ( XC2_q_b[22] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[12])) ) ) # ( !XC2_q_b[22] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[12])) ) );


--RC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
RC1L713 = ( XC2_q_b[21] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[11])) ) ) # ( !XC2_q_b[21] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[11])) ) );


--RC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4
RC1L712 = ( XC2_q_b[20] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[10])))) ) ) # ( !XC2_q_b[20] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[10])))) ) );


--RC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
RC1L711 = ( XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[9])) ) ) # ( !XC2_q_b[19] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[9])) ) );


--RC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6
RC1L710 = ( XC2_q_b[18] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[8])))) ) ) # ( !XC2_q_b[18] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[8])))) ) );


--RC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7
RC1L709 = ( XC2_q_b[17] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[7])))) ) ) # ( !XC2_q_b[17] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[7])))) ) );


--RC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~8
RC1L717 = ( XC2_q_b[25] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[15])) ) ) # ( !XC2_q_b[25] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[15])) ) );


--RC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9
RC1L715 = ( XC2_q_b[23] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[13])) ) ) # ( !XC2_q_b[23] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[13])) ) );


--RC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~10
RC1L719 = ( XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) ) # ( !XC2_q_b[27] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[17])))) ) );


--RC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~11
RC1L718 = ( XC2_q_b[26] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[16])) ) ) # ( !XC2_q_b[26] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[16])) ) );


--RC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12
RC1L721 = ( XC2_q_b[29] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[19])))) ) ) # ( !XC2_q_b[29] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[19])))) ) );


--RC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~13
RC1L720 = ( XC2_q_b[28] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[18])))) ) ) # ( !XC2_q_b[28] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[18])))) ) );


--RC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~14
RC1L716 = ( XC2_q_b[24] & ( (!RC1_R_ctrl_hi_imm16 & (((!RC1_R_src2_use_imm) # (RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[14])) ) ) # ( !XC2_q_b[24] & ( (!RC1_R_ctrl_hi_imm16 & (((RC1_R_src2_use_imm & RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (RC1_D_iw[14])) ) );


--RC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
RC1L725 = ( RC1_D_iw[6] & ( (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & ((!RC1L730) # (XC2_q_b[0])))) ) ) # ( !RC1_D_iw[6] & ( (XC2_q_b[0] & (!RC1_R_ctrl_hi_imm16 & (!RC1_R_ctrl_force_src2_zero & RC1L730))) ) );


--RC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15
RC1L723 = ( XC2_q_b[31] & ( (!RC1L724 & (((!RC1_R_ctrl_hi_imm16 & !RC1_R_src2_use_imm)) # (RC1_D_iw[21]))) ) ) # ( !XC2_q_b[31] & ( (RC1_D_iw[21] & (!RC1L724 & ((RC1_R_src2_use_imm) # (RC1_R_ctrl_hi_imm16)))) ) );


--RC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16
RC1L722 = ( XC2_q_b[30] & ( (!RC1_R_ctrl_hi_imm16 & ((!RC1_R_src2_use_imm) # ((RC1_D_iw[21])))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[20])))) ) ) # ( !XC2_q_b[30] & ( (!RC1_R_ctrl_hi_imm16 & (RC1_R_src2_use_imm & (RC1_D_iw[21]))) # (RC1_R_ctrl_hi_imm16 & (((RC1_D_iw[20])))) ) );


--RC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

RC1_R_ctrl_wrctl_inst = DFFEAS(RC1_D_op_wrctl, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
RC1L830 = (!RC1L585 & (((RC1_W_status_reg_pie)))) # (RC1L585 & ((!RC1_R_ctrl_wrctl_inst & ((RC1_W_status_reg_pie))) # (RC1_R_ctrl_wrctl_inst & (RC1_E_src1[0]))));


--RC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
RC1L831 = ( RC1L570 & ( RC1L830 & ( (!RC1L544) # ((!RC1L569 & ((RC1_W_bstatus_reg))) # (RC1L569 & (RC1_W_estatus_reg))) ) ) ) # ( !RC1L570 & ( RC1L830 & ( (!RC1L544) # ((!RC1L569) # (RC1_W_estatus_reg)) ) ) ) # ( RC1L570 & ( !RC1L830 & ( (RC1L544 & ((!RC1L569 & ((RC1_W_bstatus_reg))) # (RC1L569 & (RC1_W_estatus_reg)))) ) ) ) # ( !RC1L570 & ( !RC1L830 & ( (RC1L544 & (RC1_W_estatus_reg & RC1L569)) ) ) );


--RC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
RC1L832 = (!RC1_R_ctrl_exception & (!RC1_R_ctrl_break & RC1L831));


--RC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
RC1L782 = (!RC1L586 & (((RC1_W_estatus_reg)))) # (RC1L586 & ((!RC1_R_ctrl_wrctl_inst & ((RC1_W_estatus_reg))) # (RC1_R_ctrl_wrctl_inst & (RC1_E_src1[0]))));


--RC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
RC1L786 = (RC1_E_valid_from_R & (RC1_D_iw[6] & (RC1L587 & RC1_R_ctrl_wrctl_inst)));


--T1_irq_mask is nios_system:u0|nios_system_key:key|irq_mask
--register power-up is low

T1_irq_mask = DFFEAS(T1L8, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_edge_capture is nios_system:u0|nios_system_key:key|edge_capture
--register power-up is low

T1_edge_capture = DFFEAS(T1L6, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

ZC1_oci_ienable[0] = DFFEAS(ZC1L5, CLOCK_50, !CE1_r_sync_rst,  , ZC1L12,  ,  ,  ,  );


--RC1_W_ipending_reg_nxt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]
RC1_W_ipending_reg_nxt[0] = (RC1_W_ienable_reg[0] & (T1_irq_mask & (T1_edge_capture & !ZC1_oci_ienable[0])));


--RC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

RC1_R_ctrl_shift_logical = DFFEAS(RC1L239, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

RC1_R_ctrl_rot_right = DFFEAS(RC1_R_ctrl_rot_right_nxt, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
RC1L395 = (!RC1_R_ctrl_shift_logical & ((!RC1_R_ctrl_rot_right & ((RC1_E_shift_rot_result[31]))) # (RC1_R_ctrl_rot_right & (RC1_E_shift_rot_result[0]))));


--RC1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16
RC1L429 = (!RC1_R_ctrl_shift_rot_right & ((RC1L395))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[1]));


--ZC1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

ZC1_oci_ienable[1] = DFFEAS(ZC1L7, CLOCK_50, !CE1_r_sync_rst,  , ZC1L12,  ,  ,  ,  );


--S1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

S1_fifo_AE = DFFEAS(S1L58, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

S1_ien_AE = DFFEAS(RC1_d_writedata[1], CLOCK_50, !CE1_r_sync_rst,  , S1L78,  ,  ,  ,  );


--S1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
S1_av_readdata[9] = (S1_fifo_AE & S1_ien_AE);


--S1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

S1_pause_irq = DFFEAS(S1L81, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

S1_fifo_AF = DFFEAS(S1L60, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
S1L64 = (S1_ien_AF & ((S1_fifo_AF) # (S1_pause_irq)));


--RC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0
RC1L792 = (RC1_W_ienable_reg[1] & (!ZC1_oci_ienable[1] & ((S1L64) # (S1_av_readdata[9]))));


--UB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
UB2L25 = (UB2_saved_grant[0] & RC1_d_writedata[22]);


--RC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

RC1_d_byteenable[2] = DFFEAS(RC1L384, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
UB2_src_data[34] = ((UB2_saved_grant[0] & RC1_d_byteenable[2])) # (UB2_saved_grant[1]);


--RC1L993 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
RC1L993 = (!RC1_hbreak_pending & ((RC1L994))) # (RC1_hbreak_pending & (!RC1_hbreak_enabled));


--MD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

MD1_jdo[21] = DFFEAS(ND1_sr[21], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

MD1_jdo[20] = DFFEAS(ND1_sr[20], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

CD1_break_on_reset = DFFEAS(CD1L2, CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--QD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

QD1_dreg[0] = DFFEAS(QD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
CD1L4 = ( CD1_break_on_reset & ( QD1_dreg[0] & ( (!MD1_take_action_ocimem_a) # (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21])) ) ) ) # ( !CD1_break_on_reset & ( QD1_dreg[0] & ( (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) ) # ( !CD1_break_on_reset & ( !QD1_dreg[0] & ( (!MD1_take_action_ocimem_a & (CD1_jtag_break)) # (MD1_take_action_ocimem_a & (((CD1_jtag_break & !MD1_jdo[20])) # (MD1_jdo[21]))) ) ) );


--ZC1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

ZC1_oci_single_step_mode = DFFEAS(ZC1L11, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
RC1L999 = (ZC1_oci_single_step_mode & (((RC1_wait_for_one_post_bret_inst & !RC1L652)) # (RC1_hbreak_enabled)));


--UB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
UB2L26 = (UB2_saved_grant[0] & RC1_d_writedata[23]);


--RC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

RC1_d_writedata[24] = DFFEAS(RC1L530, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
UB2L27 = (UB2_saved_grant[0] & RC1_d_writedata[24]);


--RC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

RC1_d_byteenable[3] = DFFEAS(RC1L385, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
UB2_src_data[35] = ((UB2_saved_grant[0] & RC1_d_byteenable[3])) # (UB2_saved_grant[1]);


--RC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

RC1_d_writedata[25] = DFFEAS(RC1L531, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
UB2L28 = (UB2_saved_grant[0] & RC1_d_writedata[25]);


--RC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

RC1_d_writedata[26] = DFFEAS(RC1L532, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
UB2L29 = (UB2_saved_grant[0] & RC1_d_writedata[26]);


--CE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(DE1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
UB2L30 = (UB2_saved_grant[0] & RC1_d_writedata[11]);


--RC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

RC1_d_byteenable[1] = DFFEAS(RC1L383, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33]
UB2_src_data[33] = ((UB2_saved_grant[0] & RC1_d_byteenable[1])) # (UB2_saved_grant[1]);


--UB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
UB2L31 = (UB2_saved_grant[0] & RC1_d_writedata[12]);


--UB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
UB2L32 = (UB2_saved_grant[0] & RC1_d_writedata[13]);


--UB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
UB2L33 = (UB2_saved_grant[0] & RC1_d_writedata[14]);


--UB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
UB2L34 = (UB2_saved_grant[0] & RC1_d_writedata[15]);


--UB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
UB2L35 = (UB2_saved_grant[0] & RC1_d_writedata[16]);


--UC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

UC1_readdata[1] = DFFEAS(UC1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
UB2L36 = (RC1_d_writedata[1] & UB2_saved_grant[0]);


--UB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
UB2L37 = (RC1_d_writedata[2] & UB2_saved_grant[0]);


--UB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
UB2L38 = (RC1_d_writedata[3] & UB2_saved_grant[0]);


--UB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
UB2L39 = (RC1_d_writedata[4] & UB2_saved_grant[0]);


--UB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16
UB2L40 = (RC1_d_writedata[5] & UB2_saved_grant[0]);


--UB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17
UB2L41 = (UB2_saved_grant[0] & RC1_d_writedata[10]);


--RC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~5
RC1L638 = (!RC1L649 & ((!RC1L650 & ((RC1L2))) # (RC1L650 & (RC1L58))));


--XB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

XB4_av_readdata_pre[27] = DFFEAS(UC1_readdata[27], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
RC1L615 = ( XD1_q_a[27] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[27])) # (SB3L2))) ) ) # ( !XD1_q_a[27] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[27])) ) );


--XB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

XB4_av_readdata_pre[28] = DFFEAS(UC1_readdata[28], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
RC1L616 = ( XD1_q_a[28] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[28])) # (SB3L2))) ) ) # ( !XD1_q_a[28] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[28])) ) );


--XB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

XB4_av_readdata_pre[29] = DFFEAS(UC1_readdata[29], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
RC1L617 = ( XD1_q_a[29] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[29])) # (SB3L2))) ) ) # ( !XD1_q_a[29] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[29])) ) );


--XB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

XB4_av_readdata_pre[30] = DFFEAS(UC1_readdata[30], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
RC1L618 = ( XD1_q_a[30] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[30])) # (SB3L2))) ) ) # ( !XD1_q_a[30] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[30])) ) );


--XB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

XB4_av_readdata_pre[31] = DFFEAS(UC1_readdata[31], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
RC1L619 = ( XD1_q_a[31] & ( (!RC1L997 & (((SB2L2 & XB4_av_readdata_pre[31])) # (SB3L2))) ) ) # ( !XD1_q_a[31] & ( (!RC1L997 & (SB2L2 & XB4_av_readdata_pre[31])) ) );


--UB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18
UB2L42 = (UB2_saved_grant[0] & RC1_d_writedata[17]);


--XB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

XB1_av_readdata_pre[13] = DFFEAS(XB1L15, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

RC1_av_ld_byte2_data[5] = DFFEAS(RC1L923, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~1
RC1L885 = ( XD1_q_a[13] & ( RC1L887 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[13] & ( RC1L887 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[13] & ( !RC1L887 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[13] & ( !RC1L887 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--UB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19
UB2L43 = (UB2_saved_grant[0] & RC1_d_writedata[19]);


--RC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

RC1_av_ld_byte2_data[3] = DFFEAS(RC1L916, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

XB1_av_readdata_pre[10] = DFFEAS(S1_ac, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

RC1_av_ld_byte2_data[2] = DFFEAS(RC1L912, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~6
RC1L642 = (!RC1L649 & ((!RC1L650 & ((RC1L14))) # (RC1L650 & (RC1L70))));


--XB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

XB1_av_readdata_pre[9] = DFFEAS(S1_av_readdata[9], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

RC1_av_ld_byte2_data[1] = DFFEAS(RC1L908, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2
RC1L867 = ( XD1_q_a[9] & ( RC1L869 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[9] & ( RC1L869 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[9] & ( !RC1L869 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[9] & ( !RC1L869 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--RC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~7
RC1L641 = (!RC1L649 & ((!RC1L650 & ((RC1L18))) # (RC1L650 & (RC1L74))));


--RC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~8
RC1L640 = (!RC1L649 & ((!RC1L650 & ((RC1L22))) # (RC1L650 & (RC1L78))));


--RC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9
RC1L639 = (!RC1L649 & ((!RC1L650 & ((RC1L26))) # (RC1L650 & (RC1L82))));


--RC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~10
RC1L648 = ((!RC1L650 & ((RC1L30))) # (RC1L650 & (RC1L86))) # (RC1L649);


--UB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20
UB2L44 = (UB2_saved_grant[0] & RC1_d_writedata[9]);


--RC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~11
RC1L637 = (!RC1L649 & ((!RC1L650 & ((RC1L34))) # (RC1L650 & (RC1L90))));


--UB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21
UB2L45 = (UB2_saved_grant[0] & RC1_d_writedata[8]);


--UB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22
UB2L46 = (UB2_saved_grant[0] & RC1_d_writedata[18]);


--XB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

XB1_av_readdata_pre[12] = DFFEAS(LB2_b_non_empty, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

RC1_av_ld_byte2_data[4] = DFFEAS(RC1L919, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17
RC1L446 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[16])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[18])));


--XB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

XB1_av_readdata_pre[15] = DFFEAS(S1_rvalid, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

RC1_av_ld_byte2_data[7] = DFFEAS(RC1L931, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~3
RC1L893 = ( XD1_q_a[15] & ( RC1L895 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[15] & ( RC1L895 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[15] & ( !RC1L895 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[15] & ( !RC1L895 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--UB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23
UB2L47 = (UB2_saved_grant[0] & RC1_d_writedata[21]);


--UB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24
UB2L48 = (UB2_saved_grant[0] & RC1_d_writedata[20]);


--XB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

XB1_av_readdata_pre[14] = DFFEAS(S1_woverflow, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

RC1_av_ld_byte2_data[6] = DFFEAS(RC1L927, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

DE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--RC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
RC1L208 = (!RC1L206) # ((RC1L544 & ((RC1L209) # (RC1L219))));


--RC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
RC1L205 = ( RC1_D_iw[16] & ( RC1L544 & ( (!RC1_D_iw[12] & (RC1_D_iw[13] & (!RC1_D_iw[14] & RC1_D_iw[15]))) ) ) );


--RC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
RC1L247 = (!RC1L568 & (!RC1L566 & !RC1L567));


--RC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
RC1L248 = ( RC1L223 ) # ( !RC1L223 & ( (RC1L544 & (((!RC1L247) # (RC1L570)) # (RC1L569))) ) );


--ND1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

ND1_sr[34] = DFFEAS(ND1L65, A1L162,  ,  , ND1L30,  ,  ,  ,  );


--RC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~12
RC1L636 = (!RC1L649 & ((!RC1L650 & ((RC1L50))) # (RC1L650 & (RC1L106))));


--UB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25
UB2L49 = (RC1_d_writedata[7] & UB2_saved_grant[0]);


--RC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~13
RC1L635 = (!RC1L649 & ((!RC1L650 & ((RC1L54))) # (RC1L650 & (RC1L110))));


--UB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26
UB2L50 = (RC1_d_writedata[6] & UB2_saved_grant[0]);


--Y1L3Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~23
--register power-up is low

Y1L3Q = DFFEAS(RC1_d_writedata[1], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
U1_readdata[1] = (U1_data_out[1] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--U1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
U1_readdata[2] = (U1_data_out[2] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--Y1L4Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~24
--register power-up is low

Y1L4Q = DFFEAS(RC1_d_writedata[2], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--Y1L5Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~25
--register power-up is low

Y1L5Q = DFFEAS(RC1_d_writedata[3], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
U1_readdata[3] = (U1_data_out[3] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--Y1L6Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~26
--register power-up is low

Y1L6Q = DFFEAS(RC1_d_writedata[4], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
U1_readdata[4] = (U1_data_out[4] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--Y1L7Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~27
--register power-up is low

Y1L7Q = DFFEAS(RC1_d_writedata[5], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
U1_readdata[5] = (U1_data_out[5] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--Y1L8Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~28
--register power-up is low

Y1L8Q = DFFEAS(RC1_d_writedata[6], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
U1_readdata[6] = (U1_data_out[6] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--Y1L9Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~29
--register power-up is low

Y1L9Q = DFFEAS(RC1_d_writedata[7], CLOCK_50,  ,  , Y1L11,  ,  ,  ,  );


--U1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
U1_readdata[7] = (U1_data_out[7] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2]));


--S1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

S1_fifo_wr = DFFEAS(S1L76, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB1_b_non_empty = DFFEAS(LB1L8, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
S1L83 = (!CB1_rvalid0 & (LB1_b_non_empty & ((!S1_r_val) # (!CB1_r_ena1))));


--NB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB2_counter_reg_bit[0] = DFFEAS(NB2_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB2_counter_reg_bit[1] = DFFEAS(NB2_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB2_counter_reg_bit[2] = DFFEAS(NB2_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB2_counter_reg_bit[3] = DFFEAS(NB2_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB2_counter_reg_bit[4] = DFFEAS(NB2_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB2_counter_reg_bit[5] = DFFEAS(NB2_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , S1_fifo_wr,  ,  ,  ,  );


--NB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB1_counter_reg_bit[0] = DFFEAS(NB1_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--NB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB1_counter_reg_bit[1] = DFFEAS(NB1_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--NB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB1_counter_reg_bit[2] = DFFEAS(NB1_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--NB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB1_counter_reg_bit[3] = DFFEAS(NB1_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--NB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB1_counter_reg_bit[4] = DFFEAS(NB1_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--NB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB1_counter_reg_bit[5] = DFFEAS(NB1_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , S1L83,  ,  ,  ,  );


--LB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

LB2_b_non_empty = DFFEAS(LB2L8, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
S1L72 = (!RC1_W_alu_result[2] & !S1_av_waitrequest);


--S1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
S1L73 = ( S1L72 & ( (!WB1_mem_used[1] & (AC1L8 & (XB1L27 & LB2_b_non_empty))) ) );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--CB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

CB1L50Q = AMPP_FUNCTION(CLOCK_50, CB1L49, !CE1_r_sync_rst);


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , LB2L3,  ,  ,  ,  );


--LB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB2L5 = ( PB2_counter_reg_bit[2] & ( (LB2_b_non_empty & (PB2_counter_reg_bit[5] & (PB2_counter_reg_bit[4] & PB2_counter_reg_bit[3]))) ) );


--LB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB2L6 = ( CB1L50Q & ( LB2L5 & ( (!S1L73 & (((PB2_counter_reg_bit[1] & PB2_counter_reg_bit[0])) # (LB2_b_full))) ) ) ) # ( !CB1L50Q & ( LB2L5 & ( (LB2_b_full & !S1L73) ) ) ) # ( CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !S1L73) ) ) ) # ( !CB1L50Q & ( !LB2L5 & ( (LB2_b_full & !S1L73) ) ) );


--CB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

CB1_td_shift[4] = AMPP_FUNCTION(A1L136, CB1L75, !A1L128, CB1L57);


--CB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

CB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[1], !CE1_r_sync_rst, CB1L22);


--CB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
CB1L74 = AMPP_FUNCTION(!CB1_count[9], !A1L134, !CB1L71, !CB1_td_shift[4], !CB1_rdata[1]);


--CB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

CB1_read = AMPP_FUNCTION(A1L136, CB1L36, !A1L128, CB1L97);


--UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
UB1L21 = (RC1_d_writedata[0] & UB1_saved_grant[0]);


--UB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
UB1_src_data[38] = (!RC1_W_alu_result[2] & (((UB1_saved_grant[1] & RC1_F_pc[0])))) # (RC1_W_alu_result[2] & (((UB1_saved_grant[1] & RC1_F_pc[0])) # (UB1_saved_grant[0])));


--UB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
UB1_src_data[40] = (!RC1_W_alu_result[4] & (((UB1_saved_grant[1] & RC1_F_pc[2])))) # (RC1_W_alu_result[4] & (((UB1_saved_grant[1] & RC1_F_pc[2])) # (UB1_saved_grant[0])));


--UB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
UB1_src_data[39] = (!RC1_W_alu_result[3] & (((UB1_saved_grant[1] & RC1_F_pc[1])))) # (RC1_W_alu_result[3] & (((UB1_saved_grant[1] & RC1_F_pc[1])) # (UB1_saved_grant[0])));


--UB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
UB1_src_data[45] = (!RC1_W_alu_result[9] & (((UB1_saved_grant[1] & RC1_F_pc[7])))) # (RC1_W_alu_result[9] & (((UB1_saved_grant[1] & RC1_F_pc[7])) # (UB1_saved_grant[0])));


--UB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
UB1_src_data[44] = (!RC1_W_alu_result[8] & (((UB1_saved_grant[1] & RC1_F_pc[6])))) # (RC1_W_alu_result[8] & (((UB1_saved_grant[1] & RC1_F_pc[6])) # (UB1_saved_grant[0])));


--UB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
UB1_src_data[43] = (!RC1_W_alu_result[7] & (((UB1_saved_grant[1] & RC1_F_pc[5])))) # (RC1_W_alu_result[7] & (((UB1_saved_grant[1] & RC1_F_pc[5])) # (UB1_saved_grant[0])));


--UB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
UB1_src_data[42] = (!RC1_W_alu_result[6] & (((UB1_saved_grant[1] & RC1_F_pc[4])))) # (RC1_W_alu_result[6] & (((UB1_saved_grant[1] & RC1_F_pc[4])) # (UB1_saved_grant[0])));


--UB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
UB1_src_data[41] = (!RC1_W_alu_result[5] & (((UB1_saved_grant[1] & RC1_F_pc[3])))) # (RC1_W_alu_result[5] & (((UB1_saved_grant[1] & RC1_F_pc[3])) # (UB1_saved_grant[0])));


--UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
UB1L22 = (UB1_saved_grant[0] & RC1_hbreak_enabled);


--ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
ND1L60 = ( KD1_MonDReg[3] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) ) # ( !KD1_MonDReg[3] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[3])))) # (LD1L2 & (((ND1_sr[5])))) ) );


--MD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

MD1_jdo[2] = DFFEAS(ND1_sr[2], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

MD1_jdo[5] = DFFEAS(ND1_sr[5], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

UC1_writedata[1] = DFFEAS(UB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
KD1L129 = (!KD1_jtag_ram_access & ((UC1_writedata[1]))) # (KD1_jtag_ram_access & (KD1_MonDReg[1]));


--MD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

MD1_sync2_udr = DFFEAS(QD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

QD4_dreg[0] = DFFEAS(QD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
MD1L53 = (!MD1_sync2_udr & QD4_dreg[0]);


--ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
ND1L61 = (A1L155 & (!A1L166 & (A1L141 & ND1_sr[37])));


--ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15
ND1L52 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) );


--ND1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
ND1L62 = (A1L155 & (!A1L166 & (A1L141 & A1L164)));


--MD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

MD1_sync2_uir = DFFEAS(QD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

QD5_dreg[0] = DFFEAS(QD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
MD1L45 = (!MD1_sync2_uir & QD5_dreg[0]);


--KD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
KD1L112 = (MD1_take_action_ocimem_b & KD1L2);


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
MD1L50 = (!MD1_ir[1] & (!MD1_ir[0] & (MD1_enable_action_strobe & !MD1_jdo[35])));


--DE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

DE2_altera_reset_synchronizer_int_chain_out = DFFEAS(DE2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CE1L9 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0
CE1L9 = (!CE1_r_sync_rst_chain[2]) # (DE2_altera_reset_synchronizer_int_chain_out);


--MD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

MD1_jdo[26] = DFFEAS(ND1_sr[26], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

MD1_jdo[27] = DFFEAS(ND1_sr[27], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

MD1_jdo[28] = DFFEAS(ND1_sr[28], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

MD1_jdo[29] = DFFEAS(ND1_sr[29], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

MD1_jdo[30] = DFFEAS(ND1_sr[30], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

MD1_jdo[31] = DFFEAS(ND1_sr[31], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

MD1_jdo[32] = DFFEAS(ND1_sr[32], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

MD1_jdo[33] = DFFEAS(ND1_sr[33], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
UB1_src_data[32] = ((UB1_saved_grant[0] & RC1_d_byteenable[0])) # (UB1_saved_grant[1]);


--KD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
KD1L110 = (MD1L50 & ((!MD1_jdo[34] & ((KD1L2))) # (MD1_jdo[34] & (!MD1_jdo[17]))));


--LD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
LD1_virtual_state_cdr = (!A1L166 & (A1L141 & A1L146));


--ND1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

ND1_DRsize.100 = DFFEAS(ND1L4, A1L162,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
ND1L63 = ( ND1L98 & ( (!LD1L2) # ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L164))) ) ) # ( !ND1L98 & ( (LD1L2 & ((!ND1_DRsize.100 & ((ND1_sr[36]))) # (ND1_DRsize.100 & (A1L164)))) ) );


--S1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
S1L78 = ( VB7L1 & ( (RC1_W_alu_result[2] & (!S1_av_waitrequest & (!WB1_mem_used[1] & AC1L8))) ) );


--S1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
S1_wr_rfifo = (!LB2_b_full & CB1L50Q);


--CB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

CB1_wdata[0] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, CB1L97);


--NB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

NB4_counter_reg_bit[0] = DFFEAS(NB4_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

NB4_counter_reg_bit[1] = DFFEAS(NB4_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

NB4_counter_reg_bit[2] = DFFEAS(NB4_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

NB4_counter_reg_bit[3] = DFFEAS(NB4_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

NB4_counter_reg_bit[4] = DFFEAS(NB4_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

NB4_counter_reg_bit[5] = DFFEAS(NB4_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , S1_wr_rfifo,  ,  ,  ,  );


--NB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

NB3_counter_reg_bit[0] = DFFEAS(NB3_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--NB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

NB3_counter_reg_bit[1] = DFFEAS(NB3_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--NB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

NB3_counter_reg_bit[2] = DFFEAS(NB3_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--NB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

NB3_counter_reg_bit[3] = DFFEAS(NB3_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--NB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

NB3_counter_reg_bit[4] = DFFEAS(NB3_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--NB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

NB3_counter_reg_bit[5] = DFFEAS(NB3_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , S1L73,  ,  ,  ,  );


--S1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
S1L74 = (!WB1_mem_used[1] & (AC1L8 & (XB1L27 & S1L72)));


--AC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3
AC1L15 = ( !AC1L6 & ( AC1L3 & ( (RC1_W_alu_result[5] & (!RC1_W_alu_result[3] & ((!RC1_d_read) # (ZB1_read_accepted)))) ) ) ) # ( !AC1L6 & ( !AC1L3 ) );


--Y1L10 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~30
Y1L10 = ( AC1L15 & ( RC1_d_byteenable[0] & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & !AC1L12))) ) ) );


--Y1L43 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~30
Y1L43 = (!RC1_W_alu_result[5] & (!RC1_W_alu_result[12] & (!RC1_W_alu_result[3] & !RC1_W_alu_result[2])));


--Y1L44 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~31
Y1L44 = (!RC1_W_alu_result[4] & (!RC1_W_alu_result[6] & (AC1L4 & Y1L43)));


--Y1L11 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_0~31
Y1L11 = ( RC1_d_byteenable[0] & ( Y1L44 & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & AC1L13))) ) ) );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
ZC1L2 = (!UC1_address[2] & (!UC1_address[1] & ZC1L1));


--CD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

CD1_monitor_error = DFFEAS(CD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
UC1L51 = ( ZC1_oci_ienable[0] & ( CD1_monitor_error & ( (!UC1_address[8] & (WD1_q_a[0])) # (UC1_address[8] & (((!UC1_address[0] & ZC1L2)))) ) ) ) # ( !ZC1_oci_ienable[0] & ( CD1_monitor_error & ( (!UC1_address[8] & (WD1_q_a[0])) # (UC1_address[8] & ((ZC1L2))) ) ) ) # ( ZC1_oci_ienable[0] & ( !CD1_monitor_error & ( (!UC1_address[8] & WD1_q_a[0]) ) ) ) # ( !ZC1_oci_ienable[0] & ( !CD1_monitor_error & ( (!UC1_address[8] & (WD1_q_a[0])) # (UC1_address[8] & (((UC1_address[0] & ZC1L2)))) ) ) );


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--T1L9 is nios_system:u0|nios_system_key:key|read_mux_out~0
T1L9 = ( KEY[1] & ( (!RC1_W_alu_result[3] & (!RC1_W_alu_result[2])) # (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (T1_irq_mask)) # (RC1_W_alu_result[2] & ((T1_edge_capture))))) ) ) # ( !KEY[1] & ( (RC1_W_alu_result[3] & ((!RC1_W_alu_result[2] & (T1_irq_mask)) # (RC1_W_alu_result[2] & ((T1_edge_capture))))) ) );


--RC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
RC1L232 = (!RC1_D_iw[4] & RC1L231);


--RC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
RC1L229 = (RC1_D_iw[0] & (!RC1_D_iw[3] & ((RC1_D_iw[2]) # (RC1_D_iw[1]))));


--RC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
RC1L230 = (!RC1L229) # (RC1_D_iw[4]);


--RC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
RC1L386 = (!RC1L114 & (((!RC1L122) # (RC1L230)) # (RC1L232))) # (RC1L114 & (!RC1L232 $ (((!RC1L230)))));


--Y1L13Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~22
--register power-up is low

Y1L13Q = DFFEAS(RC1_d_writedata[8], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--Y1L12Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~21
--register power-up is low

Y1L12Q = DFFEAS(VCC, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
RC1L905 = ( XD1_q_a[16] & ( RC1L907 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[16] & ( RC1L907 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[16] & ( !RC1L907 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[16] & ( !RC1L907 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--RC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

RC1_E_invert_arith_src_msb = DFFEAS(RC1L350, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
RC1L812 = ( RC1_W_alu_result[16] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[0])))) ) ) # ( !RC1_W_alu_result[16] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[0]) ) );


--RC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
RC1L249 = ((RC1L228) # (RC1L733)) # (RC1L250);


--RC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~16
RC1L818 = ( RC1_W_alu_result[22] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[6])))) ) ) # ( !RC1_W_alu_result[22] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[6]) ) );


--RC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17
RC1L817 = ( RC1_W_alu_result[21] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[5])))) ) ) # ( !RC1_W_alu_result[21] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[5]) ) );


--RC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18
RC1L816 = ( RC1_W_alu_result[20] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[4])))) ) ) # ( !RC1_W_alu_result[20] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[4]) ) );


--RC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19
RC1L815 = ( RC1_W_alu_result[19] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[3])))) ) ) # ( !RC1_W_alu_result[19] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[3]) ) );


--RC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
RC1L814 = ( RC1_W_alu_result[18] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[2])))) ) ) # ( !RC1_W_alu_result[18] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[2]) ) );


--RC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21
RC1L813 = ( RC1_W_alu_result[17] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[1])))) ) ) # ( !RC1_W_alu_result[17] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[1]) ) );


--RC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~22
RC1L821 = ( RC1_W_alu_result[25] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[1])))) ) ) # ( !RC1_W_alu_result[25] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[1]) ) );


--RC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23
RC1L819 = ( RC1_W_alu_result[23] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte2_data[7])))) ) ) # ( !RC1_W_alu_result[23] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte2_data[7]) ) );


--RC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~24
RC1L823 = ( RC1_W_alu_result[27] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[3])))) ) ) # ( !RC1_W_alu_result[27] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[3]) ) );


--RC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~25
RC1L822 = ( RC1_W_alu_result[26] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[2])))) ) ) # ( !RC1_W_alu_result[26] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[2]) ) );


--RC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~26
RC1L825 = ( RC1_W_alu_result[29] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[5])))) ) ) # ( !RC1_W_alu_result[29] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[5]) ) );


--RC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~27
RC1L824 = ( RC1_W_alu_result[28] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[4])))) ) ) # ( !RC1_W_alu_result[28] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[4]) ) );


--RC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~28
RC1L820 = ( RC1_W_alu_result[24] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[0])))) ) ) # ( !RC1_W_alu_result[24] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[0]) ) );


--RC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29
RC1L827 = ( RC1_W_alu_result[31] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[7])))) ) ) # ( !RC1_W_alu_result[31] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[7]) ) );


--RC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30
RC1L826 = ( RC1_W_alu_result[30] & ( (!RC1_R_ctrl_ld & (!RC1_R_ctrl_rd_ctl_reg & (!RC1_R_ctrl_br_cmp))) # (RC1_R_ctrl_ld & (((RC1_av_ld_byte3_data[6])))) ) ) # ( !RC1_W_alu_result[30] & ( (RC1_R_ctrl_ld & RC1_av_ld_byte3_data[6]) ) );


--RC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
RC1L571 = ( !RC1_D_iw[15] & ( RC1_D_iw[16] & ( (!RC1_D_iw[11] & (RC1_D_iw[12] & (RC1_D_iw[13] & RC1_D_iw[14]))) ) ) );


--RC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
RC1_D_op_wrctl = (RC1L544 & RC1L571);


--T1L1 is nios_system:u0|nios_system_key:key|always1~0
T1L1 = (RC1_d_write & (!ZB1_write_accepted & (RC1_W_alu_result[3] & !XB7_wait_latency_counter[0])));


--T1L2 is nios_system:u0|nios_system_key:key|always1~1
T1L2 = (CB1_rst1 & (VB7L2 & (!XB7_wait_latency_counter[1] & T1L1)));


--T1L8 is nios_system:u0|nios_system_key:key|irq_mask~0
T1L8 = (!RC1_W_alu_result[2] & ((!T1L2 & ((T1_irq_mask))) # (T1L2 & (RC1_d_writedata[0])))) # (RC1_W_alu_result[2] & (((T1_irq_mask))));


--T1_d2_data_in is nios_system:u0|nios_system_key:key|d2_data_in
--register power-up is low

T1_d2_data_in = DFFEAS(T1_d1_data_in, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_d1_data_in is nios_system:u0|nios_system_key:key|d1_data_in
--register power-up is low

T1_d1_data_in = DFFEAS(KEY[1], CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L6 is nios_system:u0|nios_system_key:key|edge_capture~0
T1L6 = ( T1_d1_data_in & ( (T1_edge_capture & ((!RC1_W_alu_result[2]) # (!T1L2))) ) ) # ( !T1_d1_data_in & ( (!RC1_W_alu_result[2] & (((T1_d2_data_in)) # (T1_edge_capture))) # (RC1_W_alu_result[2] & (!T1L2 & ((T1_d2_data_in) # (T1_edge_capture)))) ) );


--ZC1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
ZC1L12 = ( ZC1L1 & ( UC1_debugaccess & ( (UC1_write & (UC1_address[0] & (!UC1_address[2] & !UC1_address[1]))) ) ) );


--RC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1
RC1L239 = (RC1L544 & (((RC1L238) # (RC1L559)) # (RC1L557)));


--RC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
RC1_R_ctrl_rot_right_nxt = (RC1L558 & RC1L544);


--RC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18
RC1L460 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[30]))) # (RC1_R_ctrl_shift_rot_right & (RC1L395));


--LB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

LB1_b_full = DFFEAS(LB1L4, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--S1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
S1L57 = (PB1_counter_reg_bit[3] & (((PB1_counter_reg_bit[1]) # (PB1_counter_reg_bit[2])) # (PB1_counter_reg_bit[0])));


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !CE1_r_sync_rst,  , LB1L1,  ,  ,  ,  );


--S1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
S1L58 = (!LB1_b_full & (!S1L57 & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--CB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

CB1L52Q = AMPP_FUNCTION(CLOCK_50, CB1L51, !CE1_r_sync_rst);


--S1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
S1L81 = (!S1_read_0 & (((LB2_b_non_empty & CB1L52Q)) # (S1_pause_irq))) # (S1_read_0 & (((LB2_b_non_empty & CB1L52Q))));


--S1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
S1L59 = (S1L18 & (((S1L26) # (S1L22)) # (PB2_counter_reg_bit[0])));


--S1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
S1L60 = ( !S1L59 & ( (!S1L2 & (!S1L6 & (!S1L10 & !S1L14))) ) );


--ZC1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

ZC1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !CE1_r_sync_rst,  , ZC1L12,  ,  ,  ,  );


--ZC1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
ZC1L9 = (UC1_address[0] & (ZC1L2 & ZC1_oci_ienable[31]));


--RC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
RC1L529 = ((!RC1L231 & !RC1L229)) # (RC1_D_iw[4]);


--RC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
RC1L384 = (!RC1L114 & (!RC1L232 $ (((!RC1L230))))) # (RC1L114 & (((!RC1L122) # (RC1L230)) # (RC1L232)));


--MD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

MD1_jdo[19] = DFFEAS(ND1_sr[19], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

MD1_jdo[18] = DFFEAS(ND1_sr[18], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
CD1L2 = ((CD1_break_on_reset & !MD1_jdo[18])) # (MD1_jdo[19]);


--QD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

QD1_din_s1 = DFFEAS(CE1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

UC1_writedata[3] = DFFEAS(UB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
ZC1L11 = (!ZC1L13 & (ZC1_oci_single_step_mode)) # (ZC1L13 & ((UC1_writedata[3])));


--RC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
RC1L530 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[24]))) # (RC1L232 & (XC2_q_b[8])) ) ) # ( !RC1L230 & ( XC2_q_b[0] ) );


--RC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
RC1L385 = (!RC1L114 & (!RC1L232 $ (((!RC1L230))))) # (RC1L114 & (((RC1L230) # (RC1L122)) # (RC1L232)));


--RC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
RC1L531 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[25]))) # (RC1L232 & (XC2_q_b[9])) ) ) # ( !RC1L230 & ( XC2_q_b[1] ) );


--RC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
RC1L532 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[26]))) # (RC1L232 & (XC2_q_b[10])) ) ) # ( !RC1L230 & ( XC2_q_b[2] ) );


--DE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

DE1_altera_reset_synchronizer_int_chain_out = DFFEAS(DE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !CE1L10,  ,  ,  ,  ,  ,  );


--RC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
RC1L383 = (!RC1L114 & (((RC1L230) # (RC1L122)) # (RC1L232))) # (RC1L114 & (!RC1L232 $ (((!RC1L230)))));


--UC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
UC1L52 = ( WD1_q_a[1] & ( ZC1_oci_ienable[1] & ( (!UC1_address[8]) # ((CD1_monitor_ready & (!UC1_address[0] & ZC1L2))) ) ) ) # ( !WD1_q_a[1] & ( ZC1_oci_ienable[1] & ( (UC1_address[8] & (CD1_monitor_ready & (!UC1_address[0] & ZC1L2))) ) ) ) # ( WD1_q_a[1] & ( !ZC1_oci_ienable[1] & ( (!UC1_address[8]) # ((ZC1L2 & ((UC1_address[0]) # (CD1_monitor_ready)))) ) ) ) # ( !WD1_q_a[1] & ( !ZC1_oci_ienable[1] & ( (UC1_address[8] & (ZC1L2 & ((UC1_address[0]) # (CD1_monitor_ready)))) ) ) );


--CD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

CD1_monitor_go = DFFEAS(CD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
UC1L53 = (ZC1L2 & ((!UC1_address[0] & ((CD1_monitor_go))) # (UC1_address[0] & (ZC1_oci_ienable[31]))));


--UC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
UC1L54 = (ZC1L2 & ((!UC1_address[0] & (ZC1_oci_single_step_mode)) # (UC1_address[0] & ((ZC1_oci_ienable[31])))));


--RC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

RC1_d_writedata[27] = DFFEAS(RC1L533, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27
UB2L51 = (UB2_saved_grant[0] & RC1_d_writedata[27]);


--RC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

RC1_d_writedata[28] = DFFEAS(RC1L534, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28
UB2L52 = (UB2_saved_grant[0] & RC1_d_writedata[28]);


--RC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

RC1_d_writedata[29] = DFFEAS(RC1L535, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29
UB2L53 = (UB2_saved_grant[0] & RC1_d_writedata[29]);


--RC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

RC1_d_writedata[30] = DFFEAS(RC1L536, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30
UB2L54 = (UB2_saved_grant[0] & RC1_d_writedata[30]);


--RC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

RC1_d_writedata[31] = DFFEAS(RC1L537, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31
UB2L55 = (UB2_saved_grant[0] & RC1_d_writedata[31]);


--Y1L18Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~27
--register power-up is low

Y1L18Q = DFFEAS(RC1_d_writedata[13], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--Y1L16Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~25
--register power-up is low

Y1L16Q = DFFEAS(RC1_d_writedata[11], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--RC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~1
RC1L916 = ( XD1_q_a[19] & ( RC1L918 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[19] & ( RC1L918 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[19] & ( !RC1L918 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[19] & ( !RC1L918 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--S1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

S1_ac = DFFEAS(S1L62, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L15Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~24
--register power-up is low

Y1L15Q = DFFEAS(RC1_d_writedata[10], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--Y1L14Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~23
--register power-up is low

Y1L14Q = DFFEAS(RC1_d_writedata[9], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--RC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~2
RC1L908 = ( XD1_q_a[17] & ( RC1L910 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[17] & ( RC1L910 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[17] & ( !RC1L910 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[17] & ( !RC1L910 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--Y1L17Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~26
--register power-up is low

Y1L17Q = DFFEAS(RC1_d_writedata[12], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--RC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~3
RC1L919 = ( XD1_q_a[20] & ( RC1L921 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[20] & ( RC1L921 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[20] & ( !RC1L921 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[20] & ( !RC1L921 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--RC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19
RC1L447 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[17])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[19])));


--Y1L20Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~29
--register power-up is low

Y1L20Q = DFFEAS(RC1_d_writedata[15], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--S1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

S1_rvalid = DFFEAS(S1L86, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

S1_woverflow = DFFEAS(S1L90, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1L19Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~28
--register power-up is low

Y1L19Q = DFFEAS(RC1_d_writedata[14], CLOCK_50,  ,  , Y1L22,  ,  ,  ,  );


--RC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~4
RC1L927 = ( XD1_q_a[22] & ( RC1L929 & ( (!RC1_av_ld_aligning_data & (((SB3L1)))) # (RC1_av_ld_aligning_data & (!RC1L653 & (RC1L835))) ) ) ) # ( !XD1_q_a[22] & ( RC1L929 & ( (RC1_av_ld_aligning_data & (!RC1L653 & RC1L835)) ) ) ) # ( XD1_q_a[22] & ( !RC1L929 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) ) # ( !XD1_q_a[22] & ( !RC1L929 & ( (!RC1_av_ld_aligning_data) # ((RC1L835) # (RC1L653)) ) ) );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
ND1L64 = ( KD1_MonDReg[16] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) ) # ( !KD1_MonDReg[16] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[16])))) # (LD1L2 & (((ND1_sr[18])))) ) );


--ND1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19
ND1L29 = ( !A1L143 & ( (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166)))) ) );


--ND1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~20
ND1L30 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) );


--ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
ND1L4 = (!A1L142 & !A1L143);


--ND1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21
ND1L65 = (!LD1L2 & (ND1L4 & ((CD1_monitor_error)))) # (LD1L2 & (((ND1_sr[35]))));


--CB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

CB1_wdata[1] = AMPP_FUNCTION(A1L136, CB1_td_shift[5], !A1L128, CB1L85);


--CB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

CB1_wdata[2] = AMPP_FUNCTION(A1L136, CB1_td_shift[6], !A1L128, CB1L85);


--CB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

CB1_wdata[3] = AMPP_FUNCTION(A1L136, CB1_td_shift[7], !A1L128, CB1L85);


--CB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

CB1_wdata[4] = AMPP_FUNCTION(A1L136, CB1_td_shift[8], !A1L128, CB1L85);


--CB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

CB1_wdata[5] = AMPP_FUNCTION(A1L136, CB1_td_shift[9], !A1L128, CB1L85);


--CB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

CB1_wdata[6] = AMPP_FUNCTION(A1L136, CB1_td_shift[10], !A1L128, CB1L85);


--CB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

CB1_wdata[7] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, CB1L85);


--S1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
S1L89 = ( VB7L1 & ( (!RC1_W_alu_result[2] & (!S1_av_waitrequest & (!WB1_mem_used[1] & AC1L8))) ) );


--S1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
S1L76 = (!LB1_b_full & S1L89);


--LB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB1L6 = (!PB1_counter_reg_bit[2] & (!PB1_counter_reg_bit[1] & (!PB1_counter_reg_bit[5] & !PB1_counter_reg_bit[4])));


--LB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
LB1L7 = (S1L83 & (!PB1_counter_reg_bit[3] & (PB1_counter_reg_bit[0] & LB1L6)));


--LB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
LB1L8 = (((LB1_b_non_empty & !LB1L7)) # (LB1_b_full)) # (S1_fifo_wr);


--LB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB2L1 = (!PB2_counter_reg_bit[5] & (!PB2_counter_reg_bit[4] & ((!CB1L50Q) # (LB2_b_full))));


--LB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
LB2L2 = ( LB2L1 & ( (!PB2_counter_reg_bit[3] & (!PB2_counter_reg_bit[2] & (!PB2_counter_reg_bit[1] & PB2_counter_reg_bit[0]))) ) );


--LB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
LB2L8 = ( LB2L2 & ( ((!LB2_b_non_empty & ((CB1L50Q))) # (LB2_b_non_empty & (!S1L73))) # (LB2_b_full) ) ) # ( !LB2L2 & ( ((CB1L50Q) # (LB2_b_non_empty)) # (LB2_b_full) ) );


--LB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
LB2L3 = ( S1L72 & ( S1_wr_rfifo & ( ((!AC1L8) # ((!XB1L27) # (!LB2_b_non_empty))) # (WB1_mem_used[1]) ) ) ) # ( !S1L72 & ( S1_wr_rfifo ) ) # ( S1L72 & ( !S1_wr_rfifo & ( (!WB1_mem_used[1] & (AC1L8 & (XB1L27 & LB2_b_non_empty))) ) ) );


--CB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

CB1_write1 = AMPP_FUNCTION(CLOCK_50, CB1_write, !CE1_r_sync_rst);


--CB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

CB1_write2 = AMPP_FUNCTION(CLOCK_50, CB1_write1, !CE1_r_sync_rst);


--CB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
CB1L2 = AMPP_FUNCTION(!CB1_write1, !CB1_write2);


--CB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

CB1_write_valid = AMPP_FUNCTION(A1L136, CB1_td_shift[10], !A1L128, CB1L97);


--CB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
CB1L49 = AMPP_FUNCTION(!S1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L50Q, !CB1L2, !CB1_write_valid);


--CB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

CB1_td_shift[5] = AMPP_FUNCTION(A1L136, CB1L76, !A1L128, CB1L57);


--CB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

CB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[2], !CE1_r_sync_rst, CB1L22);


--CB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
CB1L75 = AMPP_FUNCTION(!CB1_count[9], !A1L134, !CB1L71, !CB1_td_shift[5], !CB1_rdata[2]);


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
ND1L66 = ( KD1_MonDReg[24] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) ) # ( !KD1_MonDReg[24] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[24])))) # (LD1L2 & (((ND1_sr[26])))) ) );


--KD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

KD1_MonDReg[4] = DFFEAS(KD1L84, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--ND1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
ND1L67 = ( KD1_MonDReg[4] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) ) # ( !KD1_MonDReg[4] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[4])))) # (LD1L2 & (((ND1_sr[6])))) ) );


--MD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

MD1_jdo[6] = DFFEAS(ND1_sr[6], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

UC1_writedata[2] = DFFEAS(UB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
KD1L130 = (!KD1_jtag_ram_access & ((UC1_writedata[2]))) # (KD1_jtag_ram_access & (KD1_MonDReg[2]));


--UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
UB1L23 = (RC1_d_writedata[1] & UB1_saved_grant[0]);


--QD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

QD4_din_s1 = DFFEAS(LD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

QD5_din_s1 = DFFEAS(LD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--DE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

DE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(DE2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

ND1_sr[31] = DFFEAS(ND1L79, A1L162,  ,  ,  ,  ,  ,  ,  );


--ND1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

ND1_sr[33] = DFFEAS(ND1L81, A1L162,  ,  , ND1L30,  ,  ,  ,  );


--CD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
CD1L6 = ( CD1_monitor_error & ( (!MD1_take_action_ocimem_a) # (!MD1_jdo[25]) ) ) # ( !CD1_monitor_error & ( (ZC1L13 & (UC1_writedata[1] & ((!MD1_take_action_ocimem_a) # (!MD1_jdo[25])))) ) );


--Y1L21 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~30
Y1L21 = ( AC1L15 & ( RC1_d_byteenable[1] & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & !AC1L12))) ) ) );


--Y1L22 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_1~31
Y1L22 = ( RC1_d_byteenable[1] & ( Y1L44 & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & AC1L13))) ) ) );


--Y1L24Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~22
--register power-up is low

Y1L24Q = DFFEAS(RC1_d_writedata[16], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--Y1L23Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~21
--register power-up is low

Y1L23Q = DFFEAS(VCC, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21
FC1L28 = ( XD1_q_a[24] & ( XB2_av_readdata_pre[24] & ( (((SB2L1 & XB4_av_readdata_pre[24])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[24] & ( XB2_av_readdata_pre[24] & ( ((SB2L1 & XB4_av_readdata_pre[24])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[24] & ( !XB2_av_readdata_pre[24] & ( ((SB2L1 & XB4_av_readdata_pre[24])) # (SB3L1) ) ) ) # ( !XD1_q_a[24] & ( !XB2_av_readdata_pre[24] & ( (SB2L1 & XB4_av_readdata_pre[24]) ) ) );


--RC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
RC1L349 = ( RC1L562 & ( (!RC1L544 & (!RC1L545 & !RC1L546)) ) ) # ( !RC1L562 & ( (!RC1L545 & (!RC1L546 & ((!RC1L544) # (!RC1L560)))) ) );


--RC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
RC1L350 = (RC1_R_valid & (((!RC1L349) # (RC1L556)) # (RC1L550)));


--RC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
RC1L321 = ( RC1L142 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L367)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[16])))) ) ) # ( !RC1L142 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & ((RC1L367)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[16])))) ) );


--RC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~18
RC1L327 = ( RC1L146 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L373)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[22])))) ) ) # ( !RC1L146 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L373))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[22])))) ) );


--RC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19
RC1L326 = ( RC1L150 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L372)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[21])))) ) ) # ( !RC1L150 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L372))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[21])))) ) );


--RC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20
RC1L325 = ( RC1L154 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L371)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[20])))) ) ) # ( !RC1L154 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L371))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[20])))) ) );


--RC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21
RC1L324 = ( RC1L158 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L370)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[19])))) ) ) # ( !RC1L158 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L370))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[19])))) ) );


--RC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22
RC1L323 = ( RC1L162 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L369)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[18])))) ) ) # ( !RC1L162 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L369))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[18])))) ) );


--RC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23
RC1L322 = ( RC1L166 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L368)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[17])))) ) ) # ( !RC1L166 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L368))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[17])))) ) );


--FC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22
FC1L29 = ( XD1_q_a[25] & ( XB2_av_readdata_pre[25] & ( (((SB2L1 & XB4_av_readdata_pre[25])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[25] & ( XB2_av_readdata_pre[25] & ( ((SB2L1 & XB4_av_readdata_pre[25])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[25] & ( !XB2_av_readdata_pre[25] & ( ((SB2L1 & XB4_av_readdata_pre[25])) # (SB3L1) ) ) ) # ( !XD1_q_a[25] & ( !XB2_av_readdata_pre[25] & ( (SB2L1 & XB4_av_readdata_pre[25]) ) ) );


--RC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~26
RC1L376 = (!RC1_E_src2[25] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[25])) # (RC1_R_logic_op[1] & ((RC1_E_src1[25]))))) # (RC1_E_src2[25] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[25])))));


--RC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~24
RC1L330 = ( RC1L170 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L376)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[25])))) ) ) # ( !RC1L170 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L376))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[25])))) ) );


--RC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~27
RC1L374 = (!RC1_E_src2[23] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[23])) # (RC1_R_logic_op[1] & ((RC1_E_src1[23]))))) # (RC1_E_src2[23] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[23])))));


--RC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25
RC1L328 = ( RC1L174 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L374)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[23])))) ) ) # ( !RC1L174 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L374))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[23])))) ) );


--FC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23
FC1L30 = ( XD1_q_a[27] & ( XB2_av_readdata_pre[27] & ( (((SB2L1 & XB4_av_readdata_pre[27])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[27] & ( XB2_av_readdata_pre[27] & ( ((SB2L1 & XB4_av_readdata_pre[27])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[27] & ( !XB2_av_readdata_pre[27] & ( ((SB2L1 & XB4_av_readdata_pre[27])) # (SB3L1) ) ) ) # ( !XD1_q_a[27] & ( !XB2_av_readdata_pre[27] & ( (SB2L1 & XB4_av_readdata_pre[27]) ) ) );


--RC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~28
RC1L378 = (!RC1_E_src2[27] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[27])) # (RC1_R_logic_op[1] & ((RC1_E_src1[27]))))) # (RC1_E_src2[27] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[27])))));


--RC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~26
RC1L332 = ( RC1L178 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L378)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) ) # ( !RC1L178 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L378))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[27])))) ) );


--FC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24
FC1L31 = ( XD1_q_a[26] & ( XB2_av_readdata_pre[26] & ( (((SB2L1 & XB4_av_readdata_pre[26])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[26] & ( XB2_av_readdata_pre[26] & ( ((SB2L1 & XB4_av_readdata_pre[26])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[26] & ( !XB2_av_readdata_pre[26] & ( ((SB2L1 & XB4_av_readdata_pre[26])) # (SB3L1) ) ) ) # ( !XD1_q_a[26] & ( !XB2_av_readdata_pre[26] & ( (SB2L1 & XB4_av_readdata_pre[26]) ) ) );


--RC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~29
RC1L377 = (!RC1_E_src2[26] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[26])) # (RC1_R_logic_op[1] & ((RC1_E_src1[26]))))) # (RC1_E_src2[26] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[26])))));


--RC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~27
RC1L331 = ( RC1L182 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L377)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[26])))) ) ) # ( !RC1L182 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L377))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[26])))) ) );


--FC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25
FC1L32 = (!FC1L15 & ((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[29])));


--FC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26
FC1L33 = ( FC1L32 & ( (!SB2L1 & (SB3L1 & ((XD1_q_a[29])))) # (SB2L1 & (((SB3L1 & XD1_q_a[29])) # (XB4_av_readdata_pre[29]))) ) ) # ( !FC1L32 );


--RC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30
RC1L380 = (!RC1_E_src2[29] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[29])) # (RC1_R_logic_op[1] & ((RC1_E_src1[29]))))) # (RC1_E_src2[29] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[29])))));


--RC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~28
RC1L334 = ( RC1_E_shift_rot_result[29] & ( ((!RC1_R_ctrl_logic & ((RC1L138))) # (RC1_R_ctrl_logic & (RC1L380))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[29] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L138))) # (RC1_R_ctrl_logic & (RC1L380)))) ) );


--FC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27
FC1L34 = ( XD1_q_a[28] & ( XB2_av_readdata_pre[28] & ( (((SB2L1 & XB4_av_readdata_pre[28])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[28] & ( XB2_av_readdata_pre[28] & ( ((SB2L1 & XB4_av_readdata_pre[28])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[28] & ( !XB2_av_readdata_pre[28] & ( ((SB2L1 & XB4_av_readdata_pre[28])) # (SB3L1) ) ) ) # ( !XD1_q_a[28] & ( !XB2_av_readdata_pre[28] & ( (SB2L1 & XB4_av_readdata_pre[28]) ) ) );


--RC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31
RC1L379 = (!RC1_E_src2[28] & ((!RC1_R_logic_op[1] & (!RC1_R_logic_op[0] & !RC1_E_src1[28])) # (RC1_R_logic_op[1] & ((RC1_E_src1[28]))))) # (RC1_E_src2[28] & (!RC1_R_logic_op[1] $ (((!RC1_R_logic_op[0]) # (!RC1_E_src1[28])))));


--RC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~29
RC1L333 = ( RC1L186 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L379)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[28])))) ) ) # ( !RC1L186 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L379))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[28])))) ) );


--RC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~30
RC1L329 = ( RC1L190 & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic) # ((RC1L375)))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[24])))) ) ) # ( !RC1L190 & ( (!RC1_R_ctrl_shift_rot & (RC1_R_ctrl_logic & (RC1L375))) # (RC1_R_ctrl_shift_rot & (((RC1_E_shift_rot_result[24])))) ) );


--FC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28
FC1L35 = ( XD1_q_a[31] & ( XB2_av_readdata_pre[31] & ( (((SB2L1 & XB4_av_readdata_pre[31])) # (SB3L1)) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( !XD1_q_a[31] & ( XB2_av_readdata_pre[31] & ( ((SB2L1 & XB4_av_readdata_pre[31])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XD1_q_a[31] & ( !XB2_av_readdata_pre[31] & ( ((SB2L1 & XB4_av_readdata_pre[31])) # (SB3L1) ) ) ) # ( !XD1_q_a[31] & ( !XB2_av_readdata_pre[31] & ( (SB2L1 & XB4_av_readdata_pre[31]) ) ) );


--RC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31
RC1L336 = ( RC1_E_shift_rot_result[31] & ( ((!RC1_R_ctrl_logic & ((RC1L126))) # (RC1_R_ctrl_logic & (RC1L382))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[31] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L126))) # (RC1_R_ctrl_logic & (RC1L382)))) ) );


--FC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29
FC1L36 = (!FC1L15 & ((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[30])));


--FC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30
FC1L37 = ( FC1L36 & ( (!SB2L1 & (SB3L1 & ((XD1_q_a[30])))) # (SB2L1 & (((SB3L1 & XD1_q_a[30])) # (XB4_av_readdata_pre[30]))) ) ) # ( !FC1L36 );


--RC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32
RC1L335 = ( RC1_E_shift_rot_result[30] & ( ((!RC1_R_ctrl_logic & ((RC1L134))) # (RC1_R_ctrl_logic & (RC1L381))) # (RC1_R_ctrl_shift_rot) ) ) # ( !RC1_E_shift_rot_result[30] & ( (!RC1_R_ctrl_shift_rot & ((!RC1_R_ctrl_logic & ((RC1L134))) # (RC1_R_ctrl_logic & (RC1L381)))) ) );


--RC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20
RC1L459 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[29]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[31]));


--LB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
LB1L3 = ( PB1_counter_reg_bit[4] & ( (S1_fifo_wr & (LB1_b_non_empty & (PB1_counter_reg_bit[3] & PB1_counter_reg_bit[5]))) ) );


--LB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
LB1L4 = ( PB1_counter_reg_bit[1] & ( LB1L3 & ( (!S1L83 & (((PB1_counter_reg_bit[0] & PB1_counter_reg_bit[2])) # (LB1_b_full))) ) ) ) # ( !PB1_counter_reg_bit[1] & ( LB1L3 & ( (!S1L83 & LB1_b_full) ) ) ) # ( PB1_counter_reg_bit[1] & ( !LB1L3 & ( (!S1L83 & LB1_b_full) ) ) ) # ( !PB1_counter_reg_bit[1] & ( !LB1L3 & ( (!S1L83 & LB1_b_full) ) ) );


--LB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
LB1L1 = ( LB1_b_non_empty & ( !S1_fifo_wr $ ((((S1_r_val & CB1_r_ena1)) # (CB1_rvalid0))) ) ) # ( !LB1_b_non_empty & ( S1_fifo_wr ) );


--CB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

CB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate, !CE1_r_sync_rst);


--CB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

CB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, CB1_jupdate1, !CE1_r_sync_rst);


--CB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
CB1L3 = AMPP_FUNCTION(!CB1_jupdate1, !CB1_jupdate2);


--CB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
CB1L51 = AMPP_FUNCTION(!S1_t_dav, !CB1_write_stalled, !CB1_rst2, !CB1L2, !CB1_write_valid, !CB1L3);


--UC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

UC1_writedata[22] = DFFEAS(UB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
KD1L150 = (!KD1_jtag_ram_access & ((UC1_writedata[22]))) # (KD1_jtag_ram_access & (KD1_MonDReg[22]));


--UC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

UC1_byteenable[2] = DFFEAS(UB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
KD1L125 = (UC1_byteenable[2]) # (KD1_jtag_ram_access);


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
ND1L68 = ( KD1_MonDReg[20] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) ) # ( !KD1_MonDReg[20] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[20])))) # (LD1L2 & (((ND1_sr[22])))) ) );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
ND1L69 = ( KD1_MonDReg[19] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) ) # ( !KD1_MonDReg[19] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[19])))) # (LD1L2 & (((ND1_sr[21])))) ) );


--UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
UB1L24 = (RC1_d_writedata[3] & UB1_saved_grant[0]);


--UC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

UC1_writedata[23] = DFFEAS(UB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
KD1L151 = (!KD1_jtag_ram_access & ((UC1_writedata[23]))) # (KD1_jtag_ram_access & (KD1_MonDReg[23]));


--UC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

UC1_writedata[24] = DFFEAS(UB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
KD1L152 = (!KD1_jtag_ram_access & ((UC1_writedata[24]))) # (KD1_jtag_ram_access & (KD1_MonDReg[24]));


--UC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

UC1_byteenable[3] = DFFEAS(UB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
KD1L126 = (UC1_byteenable[3]) # (KD1_jtag_ram_access);


--UC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

UC1_writedata[25] = DFFEAS(UB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
KD1L153 = (!KD1_jtag_ram_access & ((UC1_writedata[25]))) # (KD1_jtag_ram_access & (KD1_MonDReg[25]));


--UC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

UC1_writedata[26] = DFFEAS(UB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
KD1L154 = (!KD1_jtag_ram_access & ((UC1_writedata[26]))) # (KD1_jtag_ram_access & (KD1_MonDReg[26]));


--DE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

DE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(DE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !CE1L10,  ,  ,  ,  ,  ,  );


--CD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

CD1_resetrequest = DFFEAS(MD1_jdo[22], CLOCK_50,  ,  , MD1_take_action_ocimem_a,  ,  ,  ,  );


--CE1L10 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0
CE1L10 = (!key0_d3) # (CD1_resetrequest);


--UC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

UC1_writedata[11] = DFFEAS(UB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
KD1L139 = (!KD1_jtag_ram_access & ((UC1_writedata[11]))) # (KD1_jtag_ram_access & (KD1_MonDReg[11]));


--UC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

UC1_byteenable[1] = DFFEAS(UB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
KD1L124 = (UC1_byteenable[1]) # (KD1_jtag_ram_access);


--KD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

KD1_MonDReg[12] = DFFEAS(KD1L85, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

UC1_writedata[12] = DFFEAS(UB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
KD1L140 = (!KD1_jtag_ram_access & ((UC1_writedata[12]))) # (KD1_jtag_ram_access & (KD1_MonDReg[12]));


--UC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

UC1_writedata[13] = DFFEAS(UB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
KD1L141 = (!KD1_jtag_ram_access & ((UC1_writedata[13]))) # (KD1_jtag_ram_access & (KD1_MonDReg[13]));


--KD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

KD1_MonDReg[14] = DFFEAS(KD1L86, CLOCK_50,  ,  , !MD1L50,  ,  ,  ,  );


--UC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

UC1_writedata[14] = DFFEAS(UB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
KD1L142 = (!KD1_jtag_ram_access & ((UC1_writedata[14]))) # (KD1_jtag_ram_access & (KD1_MonDReg[14]));


--UC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

UC1_writedata[15] = DFFEAS(UB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
KD1L143 = (!KD1_jtag_ram_access & ((UC1_writedata[15]))) # (KD1_jtag_ram_access & (KD1_MonDReg[15]));


--UC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

UC1_writedata[16] = DFFEAS(UB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
KD1L144 = (!KD1_jtag_ram_access & ((UC1_writedata[16]))) # (KD1_jtag_ram_access & (KD1_MonDReg[16]));


--MD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

MD1_jdo[23] = DFFEAS(ND1_sr[23], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--A1L154 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L154 = INPUT();


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
CD1L8 = (!MD1_take_action_ocimem_a & (CD1_monitor_go & ((!A1L154)))) # (MD1_take_action_ocimem_a & (((CD1_monitor_go & !A1L154)) # (MD1_jdo[23])));


--KD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
KD1L131 = (!KD1_jtag_ram_access & ((UC1_writedata[3]))) # (KD1_jtag_ram_access & (KD1_MonDReg[3]));


--UC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

UC1_writedata[4] = DFFEAS(UB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
KD1L132 = (!KD1_jtag_ram_access & ((UC1_writedata[4]))) # (KD1_jtag_ram_access & (KD1_MonDReg[4]));


--KD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

KD1_MonDReg[5] = DFFEAS(KD1L100, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

UC1_writedata[5] = DFFEAS(UB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
KD1L133 = (!KD1_jtag_ram_access & ((UC1_writedata[5]))) # (KD1_jtag_ram_access & (KD1_MonDReg[5]));


--UC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

UC1_writedata[10] = DFFEAS(UB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~17
KD1L138 = (!KD1_jtag_ram_access & ((UC1_writedata[10]))) # (KD1_jtag_ram_access & (KD1_MonDReg[10]));


--RC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
RC1L533 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[27]))) # (RC1L232 & (XC2_q_b[11])) ) ) # ( !RC1L230 & ( XC2_q_b[3] ) );


--RC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
RC1L534 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[28]))) # (RC1L232 & (XC2_q_b[12])) ) ) # ( !RC1L230 & ( XC2_q_b[4] ) );


--RC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
RC1L535 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[29]))) # (RC1L232 & (XC2_q_b[13])) ) ) # ( !RC1L230 & ( XC2_q_b[5] ) );


--RC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
RC1L536 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[30]))) # (RC1L232 & (XC2_q_b[14])) ) ) # ( !RC1L230 & ( XC2_q_b[6] ) );


--RC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
RC1L537 = ( RC1L230 & ( (!RC1L232 & ((XC2_q_b[31]))) # (RC1L232 & (XC2_q_b[15])) ) ) # ( !RC1L230 & ( XC2_q_b[7] ) );


--UC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

UC1_writedata[17] = DFFEAS(UB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18
KD1L145 = (!KD1_jtag_ram_access & ((UC1_writedata[17]))) # (KD1_jtag_ram_access & (KD1_MonDReg[17]));


--Y1L29Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~27
--register power-up is low

Y1L29Q = DFFEAS(RC1_d_writedata[21], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--UC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

UC1_writedata[19] = DFFEAS(UB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~19
KD1L147 = (!KD1_jtag_ram_access & ((UC1_writedata[19]))) # (KD1_jtag_ram_access & (KD1_MonDReg[19]));


--Y1L27Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~25
--register power-up is low

Y1L27Q = DFFEAS(RC1_d_writedata[19], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--S1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
S1L62 = ( S1_ac & ( (!RC1_d_writedata[10]) # (((!S1L78) # (CB1L52Q)) # (CB1L50Q)) ) ) # ( !S1_ac & ( (CB1L52Q) # (CB1L50Q) ) );


--Y1L26Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~24
--register power-up is low

Y1L26Q = DFFEAS(RC1_d_writedata[18], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--Y1L25Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~23
--register power-up is low

Y1L25Q = DFFEAS(RC1_d_writedata[17], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--UC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

UC1_writedata[9] = DFFEAS(UB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~20
KD1L137 = (!KD1_jtag_ram_access & ((UC1_writedata[9]))) # (KD1_jtag_ram_access & (KD1_MonDReg[9]));


--KD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

KD1_MonDReg[8] = DFFEAS(KD1L96, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

UC1_writedata[8] = DFFEAS(UB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~21
KD1L136 = (!KD1_jtag_ram_access & ((UC1_writedata[8]))) # (KD1_jtag_ram_access & (KD1_MonDReg[8]));


--KD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

KD1_MonDReg[18] = DFFEAS(KD1L92, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--UC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

UC1_writedata[18] = DFFEAS(UB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22
KD1L146 = (!KD1_jtag_ram_access & ((UC1_writedata[18]))) # (KD1_jtag_ram_access & (KD1_MonDReg[18]));


--Y1L28Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~26
--register power-up is low

Y1L28Q = DFFEAS(RC1_d_writedata[20], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--RC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21
RC1L448 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[18])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[20])));


--S1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
S1L86 = (!S1L74 & ((S1_rvalid))) # (S1L74 & (LB2_b_non_empty));


--Y1L31Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~29
--register power-up is low

Y1L31Q = DFFEAS(RC1_d_writedata[23], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--UC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

UC1_writedata[21] = DFFEAS(UB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23
KD1L149 = (!KD1_jtag_ram_access & ((UC1_writedata[21]))) # (KD1_jtag_ram_access & (KD1_MonDReg[21]));


--UC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

UC1_writedata[20] = DFFEAS(UB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24
KD1L148 = (!KD1_jtag_ram_access & ((UC1_writedata[20]))) # (KD1_jtag_ram_access & (KD1_MonDReg[20]));


--S1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~1
S1L90 = (!S1L89 & ((S1_woverflow))) # (S1L89 & (LB1_b_full));


--Y1L30Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~28
--register power-up is low

Y1L30Q = DFFEAS(RC1_d_writedata[22], CLOCK_50,  ,  , Y1L33,  ,  ,  ,  );


--ND1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
ND1L70 = ( KD1_MonDReg[17] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[17])))) # (LD1L2 & (((ND1_sr[19])))) ) ) # ( !KD1_MonDReg[17] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[17])))) # (LD1L2 & (((ND1_sr[19])))) ) );


--MD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

MD1_jdo[16] = DFFEAS(ND1_sr[16], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

UC1_writedata[7] = DFFEAS(UB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25
KD1L135 = (!KD1_jtag_ram_access & ((UC1_writedata[7]))) # (KD1_jtag_ram_access & (KD1_MonDReg[7]));


--UC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

UC1_writedata[6] = DFFEAS(UB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~26
KD1L134 = (!KD1_jtag_ram_access & ((UC1_writedata[6]))) # (KD1_jtag_ram_access & (KD1_MonDReg[6]));


--CB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
CB1L85 = AMPP_FUNCTION(!A1L130, !CB1_state, !A1L134, !A1L139, !A1L129, !CB1_count[8]);


--CB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

CB1_td_shift[6] = AMPP_FUNCTION(A1L136, CB1L77, !A1L128, CB1L57);


--CB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

CB1_td_shift[7] = AMPP_FUNCTION(A1L136, CB1L78, !A1L128, CB1L57);


--CB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

CB1_write = AMPP_FUNCTION(A1L136, CB1L99, !A1L128, CB1L85);


--CB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

CB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[3], !CE1_r_sync_rst, CB1L22);


--CB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
CB1L76 = AMPP_FUNCTION(!A1L130, !CB1_count[9], !A1L134, !CB1L71, !CB1_td_shift[6], !CB1_rdata[3]);


--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
ND1L71 = ( AD1_break_readreg[25] & ( (!LD1L2 & (((KD1_MonDReg[25])) # (A1L143))) # (LD1L2 & (((ND1_sr[27])))) ) ) # ( !AD1_break_readreg[25] & ( (!LD1L2 & (!A1L143 & ((KD1_MonDReg[25])))) # (LD1L2 & (((ND1_sr[27])))) ) );


--MD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

MD1_jdo[24] = DFFEAS(ND1_sr[24], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

ND1_sr[7] = DFFEAS(ND1L85, A1L162,  ,  ,  ,  ,  ,  ,  );


--ND1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
ND1L72 = ( AD1_break_readreg[5] & ( (!LD1L2 & (((KD1_MonDReg[5])) # (A1L143))) # (LD1L2 & (((ND1_sr[7])))) ) ) # ( !AD1_break_readreg[5] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[5]))) # (LD1L2 & (((ND1_sr[7])))) ) );


--MD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

MD1_jdo[7] = DFFEAS(ND1_sr[7], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
KD1L83 = (!KD1_jtag_ram_rd_d1 & (!KD1_MonAReg[4] & (!KD1_MonAReg[3] & KD1_MonAReg[2])));


--KD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
KD1L84 = ( KD1L83 & ( (!MD1_take_action_ocimem_b) # (MD1_jdo[7]) ) ) # ( !KD1L83 & ( (!MD1_take_action_ocimem_b & (KD1_jtag_ram_rd_d1 & (WD1_q_a[4]))) # (MD1_take_action_ocimem_b & (((MD1_jdo[7])))) ) );


--UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
UB1L25 = (RC1_d_writedata[2] & UB1_saved_grant[0]);


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
LD1L3 = (!A1L166 & (A1L141 & A1L160));


--DE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

DE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(DE2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
ND1L73 = ( AD1_break_readreg[26] & ( (!LD1L2 & (((KD1_MonDReg[26])) # (A1L143))) # (LD1L2 & (((ND1_sr[28])))) ) ) # ( !AD1_break_readreg[26] & ( (!LD1L2 & (!A1L143 & ((KD1_MonDReg[26])))) # (LD1L2 & (((ND1_sr[28])))) ) );


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
ND1L74 = ( KD1_MonDReg[27] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) ) # ( !KD1_MonDReg[27] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[27])))) # (LD1L2 & (((ND1_sr[29])))) ) );


--ND1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
ND1L75 = ( KD1_MonDReg[28] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) ) # ( !KD1_MonDReg[28] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[28])))) # (LD1L2 & (((ND1_sr[30])))) ) );


--KD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

KD1_MonDReg[29] = DFFEAS(KD1L88, CLOCK_50,  ,  , KD1L50,  ,  ,  ,  );


--ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
ND1L76 = ( KD1_MonDReg[29] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) ) # ( !KD1_MonDReg[29] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[29])))) # (LD1L2 & (((ND1_sr[31])))) ) );


--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33
ND1L31 = ( A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & !A1L142))) ) ) # ( !A1L143 & ( (!A1L166 & (A1L141 & A1L146)) ) );


--ND1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
ND1L77 = (!A1L143 & (KD1_MonDReg[30])) # (A1L143 & ((AD1_break_readreg[30])));


--ND1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
ND1L78 = (!A1L166 & (A1L141 & (A1L146 & !A1L142)));


--ND1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
ND1L79 = ( ND1L77 & ( ND1L78 & ( (!LD1L2) # (ND1_sr[32]) ) ) ) # ( !ND1L77 & ( ND1L78 & ( (!LD1L2 & (!ND1L31 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L31 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) ) # ( !ND1L77 & ( !ND1L78 & ( (!LD1L2 & (!ND1L31 & (ND1_sr[31]))) # (LD1L2 & (((ND1_sr[32])))) ) ) );


--ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
ND1L80 = ( KD1_MonDReg[31] & ( (!LD1L2 & ((!A1L143) # ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) ) # ( !KD1_MonDReg[31] & ( (!LD1L2 & (A1L143 & ((AD1_break_readreg[31])))) # (LD1L2 & (((ND1_sr[33])))) ) );


--CD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

CD1_resetlatch = DFFEAS(CD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ND1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
ND1L81 = (!LD1L2 & (ND1L4 & ((CD1_resetlatch)))) # (LD1L2 & (((ND1_sr[34]))));


--Y1L32 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~30
Y1L32 = ( AC1L15 & ( RC1_d_byteenable[2] & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & !AC1L12))) ) ) );


--Y1L33 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_2~31
Y1L33 = ( RC1_d_byteenable[2] & ( Y1L44 & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & AC1L13))) ) ) );


--Y1L35Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~22
--register power-up is low

Y1L35Q = DFFEAS(RC1_d_writedata[24], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--Y1L34Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~21
--register power-up is low

Y1L34Q = DFFEAS(VCC, CLOCK_50, !CE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~22
RC1L451 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[21]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[23]));


--RC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23
RC1L450 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[20]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[22]));


--RC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24
RC1L449 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[19])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[21])));


--Y1L36Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~23
--register power-up is low

Y1L36Q = DFFEAS(RC1_d_writedata[25], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--RC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~25
RC1L454 = (!RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[24])) # (RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[26])));


--RC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
RC1L452 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[22]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[24]));


--Y1L38Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~25
--register power-up is low

Y1L38Q = DFFEAS(RC1_d_writedata[27], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--RC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~27
RC1L456 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[26]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[28]));


--Y1L37Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~24
--register power-up is low

Y1L37Q = DFFEAS(RC1_d_writedata[26], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--RC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~28
RC1L455 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[25]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[27]));


--Y1L40Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~27
--register power-up is low

Y1L40Q = DFFEAS(RC1_d_writedata[29], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--RC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29
RC1L458 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[28]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[30]));


--Y1L39Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~26
--register power-up is low

Y1L39Q = DFFEAS(RC1_d_writedata[28], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--RC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~30
RC1L457 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[27]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[29]));


--RC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~31
RC1L453 = (!RC1_R_ctrl_shift_rot_right & ((RC1_E_shift_rot_result[23]))) # (RC1_R_ctrl_shift_rot_right & (RC1_E_shift_rot_result[25]));


--Y1L42Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~29
--register power-up is low

Y1L42Q = DFFEAS(RC1_d_writedata[31], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--Y1L41Q is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~28
--register power-up is low

Y1L41Q = DFFEAS(RC1_d_writedata[30], CLOCK_50,  ,  , Y1L46,  ,  ,  ,  );


--CB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

CB1_jupdate = AMPP_FUNCTION(!A1L136, CB1L20, !A1L128);


--UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
UB1L26 = (UB1_saved_grant[0] & RC1_d_writedata[22]);


--UB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
UB1_src_data[34] = ((UB1_saved_grant[0] & RC1_d_byteenable[2])) # (UB1_saved_grant[1]);


--ND1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
ND1L82 = ( AD1_break_readreg[21] & ( (!LD1L2 & (((KD1_MonDReg[21])) # (A1L143))) # (LD1L2 & (((ND1_sr[23])))) ) ) # ( !AD1_break_readreg[21] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[21]))) # (LD1L2 & (((ND1_sr[23])))) ) );


--MD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

MD1_jdo[22] = DFFEAS(ND1_sr[22], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
ND1L83 = ( AD1_break_readreg[18] & ( (!LD1L2 & (((KD1_MonDReg[18])) # (A1L143))) # (LD1L2 & (((ND1_sr[20])))) ) ) # ( !AD1_break_readreg[18] & ( (!LD1L2 & (!A1L143 & ((KD1_MonDReg[18])))) # (LD1L2 & (((ND1_sr[20])))) ) );


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
UB1L27 = (UB1_saved_grant[0] & RC1_d_writedata[23]);


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
UB1L28 = (UB1_saved_grant[0] & RC1_d_writedata[24]);


--UB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
UB1_src_data[35] = ((UB1_saved_grant[0] & RC1_d_byteenable[3])) # (UB1_saved_grant[1]);


--UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
UB1L29 = (UB1_saved_grant[0] & RC1_d_writedata[25]);


--UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
UB1L30 = (UB1_saved_grant[0] & RC1_d_writedata[26]);


--DE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

DE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !CE1L10,  ,  ,  ,  ,  ,  );


--MD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

MD1_jdo[14] = DFFEAS(ND1_sr[14], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
UB1L31 = (UB1_saved_grant[0] & RC1_d_writedata[11]);


--UB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
UB1_src_data[33] = ((UB1_saved_grant[0] & RC1_d_byteenable[1])) # (UB1_saved_grant[1]);


--MD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

MD1_jdo[15] = DFFEAS(ND1_sr[15], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
KD1L85 = ( MD1_jdo[15] & ( (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L83)) # (MD1_take_action_ocimem_b) ) ) # ( !MD1_jdo[15] & ( (!MD1_take_action_ocimem_b & (((KD1_jtag_ram_rd_d1 & WD1_q_a[12])) # (KD1L83))) ) );


--UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
UB1L32 = (UB1_saved_grant[0] & RC1_d_writedata[12]);


--UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
UB1L33 = (UB1_saved_grant[0] & RC1_d_writedata[13]);


--KD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
KD1L86 = ( WD1_q_a[14] & ( KD1L87 & ( (!MD1_take_action_ocimem_b) # (MD1_jdo[17]) ) ) ) # ( !WD1_q_a[14] & ( KD1L87 & ( (!MD1_take_action_ocimem_b & ((!KD1_jtag_rd_d1) # ((!KD1_jtag_ram_rd_d1)))) # (MD1_take_action_ocimem_b & (((MD1_jdo[17])))) ) ) ) # ( WD1_q_a[14] & ( !KD1L87 & ( (!MD1_take_action_ocimem_b & (KD1_jtag_rd_d1 & ((KD1_jtag_ram_rd_d1)))) # (MD1_take_action_ocimem_b & (((MD1_jdo[17])))) ) ) ) # ( !WD1_q_a[14] & ( !KD1L87 & ( (MD1_take_action_ocimem_b & MD1_jdo[17]) ) ) );


--UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
UB1L34 = (UB1_saved_grant[0] & RC1_d_writedata[14]);


--UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
UB1L35 = (UB1_saved_grant[0] & RC1_d_writedata[15]);


--UB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
UB1L36 = (UB1_saved_grant[0] & RC1_d_writedata[16]);


--UB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
UB1L37 = (RC1_d_writedata[4] & UB1_saved_grant[0]);


--MD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

MD1_jdo[8] = DFFEAS(ND1_sr[8], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
UB1L38 = (RC1_d_writedata[5] & UB1_saved_grant[0]);


--MD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

MD1_jdo[13] = DFFEAS(ND1_sr[13], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
UB1L39 = (UB1_saved_grant[0] & RC1_d_writedata[10]);


--UC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

UC1_writedata[27] = DFFEAS(UB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
KD1L155 = (!KD1_jtag_ram_access & ((UC1_writedata[27]))) # (KD1_jtag_ram_access & (KD1_MonDReg[27]));


--UC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

UC1_writedata[28] = DFFEAS(UB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
KD1L156 = (!KD1_jtag_ram_access & ((UC1_writedata[28]))) # (KD1_jtag_ram_access & (KD1_MonDReg[28]));


--UC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

UC1_writedata[29] = DFFEAS(UB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
KD1L157 = (!KD1_jtag_ram_access & ((UC1_writedata[29]))) # (KD1_jtag_ram_access & (KD1_MonDReg[29]));


--UC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

UC1_writedata[30] = DFFEAS(UB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
KD1L158 = (!KD1_jtag_ram_access & ((UC1_writedata[30]))) # (KD1_jtag_ram_access & (KD1_MonDReg[30]));


--UC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

UC1_writedata[31] = DFFEAS(UB1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
KD1L159 = (!KD1_jtag_ram_access & ((UC1_writedata[31]))) # (KD1_jtag_ram_access & (KD1_MonDReg[31]));


--UB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
UB1L40 = (UB1_saved_grant[0] & RC1_d_writedata[17]);


--UB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
UB1L41 = (UB1_saved_grant[0] & RC1_d_writedata[19]);


--MD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

MD1_jdo[12] = DFFEAS(ND1_sr[12], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
UB1L42 = (UB1_saved_grant[0] & RC1_d_writedata[9]);


--MD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

MD1_jdo[11] = DFFEAS(ND1_sr[11], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
UB1L43 = (UB1_saved_grant[0] & RC1_d_writedata[8]);


--UB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
UB1L44 = (UB1_saved_grant[0] & RC1_d_writedata[18]);


--UB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
UB1L45 = (UB1_saved_grant[0] & RC1_d_writedata[21]);


--UB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
UB1L46 = (UB1_saved_grant[0] & RC1_d_writedata[20]);


--MD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

MD1_jdo[10] = DFFEAS(ND1_sr[10], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
UB1L47 = (RC1_d_writedata[7] & UB1_saved_grant[0]);


--MD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

MD1_jdo[9] = DFFEAS(ND1_sr[9], CLOCK_50,  ,  , MD1_update_jdo_strobe,  ,  ,  ,  );


--UB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
UB1L48 = (RC1_d_writedata[6] & UB1_saved_grant[0]);


--CB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

CB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[4], !CE1_r_sync_rst, CB1L22);


--CB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
CB1L77 = AMPP_FUNCTION(!A1L130, !CB1_count[9], !A1L134, !CB1L71, !CB1_td_shift[7], !CB1_rdata[4]);


--CB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

CB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[5], !CE1_r_sync_rst, CB1L22);


--CB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
CB1L78 = AMPP_FUNCTION(!CB1_count[9], !A1L134, !CB1L71, !CB1_td_shift[8], !CB1_rdata[5]);


--CB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

CB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, MB1_q_b[6], !CE1_r_sync_rst, CB1L22);


--CB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
CB1L79 = AMPP_FUNCTION(!CB1_td_shift[9], !CB1_count[9], !CB1_rdata[6]);


--ND1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
ND1L84 = (!A1L143 & (KD1_MonDReg[6])) # (A1L143 & ((AD1_break_readreg[6])));


--ND1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
ND1L85 = ( ND1_sr[8] & ( ND1L84 & ( ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L142))) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( ND1L84 & ( (!LD1L2 & ((!LD1_virtual_state_cdr & ((ND1_sr[7]))) # (LD1_virtual_state_cdr & (!A1L142)))) ) ) ) # ( ND1_sr[8] & ( !ND1L84 & ( ((!LD1_virtual_state_cdr & ND1_sr[7])) # (LD1L2) ) ) ) # ( !ND1_sr[8] & ( !ND1L84 & ( (!LD1L2 & (!LD1_virtual_state_cdr & ND1_sr[7])) ) ) );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
CD1L12 = (!MD1_take_action_ocimem_a & (((CD1_resetlatch)) # (QD1_dreg[0]))) # (MD1_take_action_ocimem_a & (((!MD1_jdo[24] & CD1_resetlatch))));


--Y1L45 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~32
Y1L45 = ( AC1L15 & ( RC1_d_byteenable[3] & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & !AC1L12))) ) ) );


--Y1L46 is nios_system:u0|raminfr_be:ram_component_be_0|RAM_3~33
Y1L46 = ( RC1_d_byteenable[3] & ( Y1L44 & ( (!CE1_r_sync_rst & (VB7L1 & (!WB2_mem_used[1] & AC1L13))) ) ) );


--A1L135 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L135 = INPUT();


--CB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
CB1L20 = AMPP_FUNCTION(!A1L130, !A1L139, !A1L129, !CB1_jupdate, !A1L135);


--ND1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
ND1L86 = ( AD1_break_readreg[22] & ( (!LD1L2 & (((KD1_MonDReg[22])) # (A1L143))) # (LD1L2 & (((ND1_sr[24])))) ) ) # ( !AD1_break_readreg[22] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[22]))) # (LD1L2 & (((ND1_sr[24])))) ) );


--ND1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

ND1_sr[15] = DFFEAS(ND1L92, A1L162,  ,  ,  ,  ,  ,  ,  );


--UB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
UB1L49 = (UB1_saved_grant[0] & RC1_d_writedata[27]);


--UB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
UB1L50 = (UB1_saved_grant[0] & RC1_d_writedata[28]);


--UB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
UB1L51 = (UB1_saved_grant[0] & RC1_d_writedata[29]);


--UB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
UB1L52 = (UB1_saved_grant[0] & RC1_d_writedata[30]);


--UB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
UB1L53 = (UB1_saved_grant[0] & RC1_d_writedata[31]);


--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
ND1L87 = ( AD1_break_readreg[15] & ( (!LD1L2 & (((KD1_MonDReg[15])) # (A1L143))) # (LD1L2 & (((ND1_sr[17])))) ) ) # ( !AD1_break_readreg[15] & ( (!LD1L2 & (!A1L143 & ((KD1_MonDReg[15])))) # (LD1L2 & (((ND1_sr[17])))) ) );


--ND1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
ND1L88 = ( AD1_break_readreg[23] & ( (!LD1L2 & (((KD1_MonDReg[23])) # (A1L143))) # (LD1L2 & (((ND1_sr[25])))) ) ) # ( !AD1_break_readreg[23] & ( (!LD1L2 & (!A1L143 & ((KD1_MonDReg[23])))) # (LD1L2 & (((ND1_sr[25])))) ) );


--ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
ND1L89 = ( AD1_break_readreg[7] & ( (!LD1L2 & (((KD1_MonDReg[7])) # (A1L143))) # (LD1L2 & (((ND1_sr[9])))) ) ) # ( !AD1_break_readreg[7] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[7]))) # (LD1L2 & (((ND1_sr[9])))) ) );


--ND1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
ND1L90 = ( AD1_break_readreg[13] & ( (!LD1L2 & (((KD1_MonDReg[13])) # (A1L143))) # (LD1L2 & (((ND1_sr[15])))) ) ) # ( !AD1_break_readreg[13] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[13]))) # (LD1L2 & (((ND1_sr[15])))) ) );


--ND1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

ND1_DRsize.010 = DFFEAS(ND1L32, A1L162,  ,  , LD1_virtual_state_uir,  ,  ,  ,  );


--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
ND1L91 = ( ND1_sr[15] & ( AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L142 & ((KD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( !ND1_sr[15] & ( AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L142 & ((KD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( ND1_sr[15] & ( !AD1_break_readreg[14] & ( (!LD1_virtual_state_cdr) # ((!A1L142 & (!A1L143 & KD1_MonDReg[14]))) ) ) ) # ( !ND1_sr[15] & ( !AD1_break_readreg[14] & ( (LD1_virtual_state_cdr & (!A1L142 & (!A1L143 & KD1_MonDReg[14]))) ) ) );


--ND1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
ND1L92 = ( ND1L91 & ( (!LD1L2) # ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L164))) ) ) # ( !ND1L91 & ( (LD1L2 & ((!ND1_DRsize.010 & ((ND1_sr[16]))) # (ND1_DRsize.010 & (A1L164)))) ) );


--ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
ND1L93 = ( AD1_break_readreg[12] & ( (!LD1L2 & (((KD1_MonDReg[12])) # (A1L143))) # (LD1L2 & (((ND1_sr[14])))) ) ) # ( !AD1_break_readreg[12] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[12]))) # (LD1L2 & (((ND1_sr[14])))) ) );


--ND1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
ND1L94 = ( AD1_break_readreg[11] & ( (!LD1L2 & (((KD1_MonDReg[11])) # (A1L143))) # (LD1L2 & (((ND1_sr[13])))) ) ) # ( !AD1_break_readreg[11] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[11]))) # (LD1L2 & (((ND1_sr[13])))) ) );


--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
ND1L95 = ( AD1_break_readreg[10] & ( (!LD1L2 & (((KD1_MonDReg[10])) # (A1L143))) # (LD1L2 & (((ND1_sr[12])))) ) ) # ( !AD1_break_readreg[10] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[10]))) # (LD1L2 & (((ND1_sr[12])))) ) );


--ND1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
ND1L96 = ( AD1_break_readreg[9] & ( (!LD1L2 & (((KD1_MonDReg[9])) # (A1L143))) # (LD1L2 & (((ND1_sr[11])))) ) ) # ( !AD1_break_readreg[9] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[9]))) # (LD1L2 & (((ND1_sr[11])))) ) );


--ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
ND1L97 = ( AD1_break_readreg[8] & ( (!LD1L2 & (((KD1_MonDReg[8])) # (A1L143))) # (LD1L2 & (((ND1_sr[10])))) ) ) # ( !AD1_break_readreg[8] & ( (!LD1L2 & (!A1L143 & (KD1_MonDReg[8]))) # (LD1L2 & (((ND1_sr[10])))) ) );


--ND1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55
ND1L32 = (A1L142 & A1L143);


--RC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~4
RC1L865 = ( XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[8] & ( (!XB1_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[8])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[8] & ( (!XB1_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[8]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[8] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[8]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[8] & ( (!SB2L1) # (!XB4_av_readdata_pre[8]) ) ) );


--RC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5
RC1L866 = ( RC1L865 & ( (!RC1_av_ld_aligning_data & (((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[8])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[0])) ) ) # ( !RC1L865 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte2_data[0]) ) );


--RC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~6
RC1L886 = ( XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[13] & ( (!XB1_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[13])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[13] & ( (!XB1_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[13]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[13] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[13]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[13] & ( (!SB2L1) # (!XB4_av_readdata_pre[13]) ) ) );


--RC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~7
RC1L887 = ( RC1L886 & ( (!RC1_av_ld_aligning_data & (((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[13])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[5])) ) ) # ( !RC1L886 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte2_data[5]) ) );


--RC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~8
RC1L870 = ( XB1_av_readdata_pre[10] & ( XB2_av_readdata_pre[10] & ( (((SB2L1 & XB4_av_readdata_pre[10])) # (XB2_read_latency_shift_reg[0])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[10] & ( XB2_av_readdata_pre[10] & ( ((SB2L1 & XB4_av_readdata_pre[10])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XB1_av_readdata_pre[10] & ( !XB2_av_readdata_pre[10] & ( ((SB2L1 & XB4_av_readdata_pre[10])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[10] & ( !XB2_av_readdata_pre[10] & ( (SB2L1 & XB4_av_readdata_pre[10]) ) ) );


--RC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
RC1L868 = ( XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[9] & ( (!XB1_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[9])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[9] & ( (!XB1_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[9]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[9] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[9]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[9] & ( (!SB2L1) # (!XB4_av_readdata_pre[9]) ) ) );


--RC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10
RC1L869 = ( RC1L868 & ( (!RC1_av_ld_aligning_data & (((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[9])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[1])) ) ) # ( !RC1L868 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte2_data[1]) ) );


--RC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~11
RC1L880 = ( XB1_av_readdata_pre[12] & ( XB2_av_readdata_pre[12] & ( (((SB2L1 & XB4_av_readdata_pre[12])) # (XB2_read_latency_shift_reg[0])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[12] & ( XB2_av_readdata_pre[12] & ( ((SB2L1 & XB4_av_readdata_pre[12])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XB1_av_readdata_pre[12] & ( !XB2_av_readdata_pre[12] & ( ((SB2L1 & XB4_av_readdata_pre[12])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[12] & ( !XB2_av_readdata_pre[12] & ( (SB2L1 & XB4_av_readdata_pre[12]) ) ) );


--RC1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12
RC1L894 = ( XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[15] & ( (!XB1_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[15])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB1_av_readdata_pre[15] & ( (!XB1_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[15]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[15] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[15]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB1_av_readdata_pre[15] & ( (!SB2L1) # (!XB4_av_readdata_pre[15]) ) ) );


--RC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~13
RC1L895 = ( RC1L894 & ( (!RC1_av_ld_aligning_data & (((!XB2_read_latency_shift_reg[0]) # (!XB2_av_readdata_pre[15])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte2_data[7])) ) ) # ( !RC1L894 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte2_data[7]) ) );


--RC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~14
RC1L888 = ( XB1_av_readdata_pre[14] & ( XB2_av_readdata_pre[14] & ( (((SB2L1 & XB4_av_readdata_pre[14])) # (XB2_read_latency_shift_reg[0])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[14] & ( XB2_av_readdata_pre[14] & ( ((SB2L1 & XB4_av_readdata_pre[14])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XB1_av_readdata_pre[14] & ( !XB2_av_readdata_pre[14] & ( ((SB2L1 & XB4_av_readdata_pre[14])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[14] & ( !XB2_av_readdata_pre[14] & ( (SB2L1 & XB4_av_readdata_pre[14]) ) ) );


--ND1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
ND1L98 = ( QD2_dreg[0] & ( (!LD1_virtual_state_cdr & (ND1_sr[35])) # (LD1_virtual_state_cdr & ((!A1L142 & ((!A1L143))) # (A1L142 & (ND1_sr[35] & A1L143)))) ) ) # ( !QD2_dreg[0] & ( (ND1_sr[35] & ((!LD1_virtual_state_cdr) # ((A1L142 & A1L143)))) ) );


--RC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5
RC1L906 = ( XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[16] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[16])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[16] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[16]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[16] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[16]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[16] & ( (!SB2L1) # (!XB4_av_readdata_pre[16]) ) ) );


--RC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~6
RC1L907 = ( RC1L906 & ( (!RC1_av_ld_aligning_data & (((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[16])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[0])) ) ) # ( !RC1L906 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte3_data[0]) ) );


--RC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~7
RC1L922 = ( XB1_av_readdata_pre[21] & ( XB2_av_readdata_pre[21] & ( (((SB2L1 & XB4_av_readdata_pre[21])) # (XB2_read_latency_shift_reg[0])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[21] & ( XB2_av_readdata_pre[21] & ( ((SB2L1 & XB4_av_readdata_pre[21])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XB1_av_readdata_pre[21] & ( !XB2_av_readdata_pre[21] & ( ((SB2L1 & XB4_av_readdata_pre[21])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[21] & ( !XB2_av_readdata_pre[21] & ( (SB2L1 & XB4_av_readdata_pre[21]) ) ) );


--RC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8
RC1L917 = ( XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[19] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[19])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[19] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[19]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[19] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[19]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[19] & ( (!SB2L1) # (!XB4_av_readdata_pre[19]) ) ) );


--RC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~9
RC1L918 = ( RC1L917 & ( (!RC1_av_ld_aligning_data & (((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[19])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[3])) ) ) # ( !RC1L917 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte3_data[3]) ) );


--RC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10
RC1L911 = ( XB1_av_readdata_pre[18] & ( XB2_av_readdata_pre[18] & ( (((SB2L1 & XB4_av_readdata_pre[18])) # (XB2_read_latency_shift_reg[0])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[18] & ( XB2_av_readdata_pre[18] & ( ((SB2L1 & XB4_av_readdata_pre[18])) # (XB2_read_latency_shift_reg[0]) ) ) ) # ( XB1_av_readdata_pre[18] & ( !XB2_av_readdata_pre[18] & ( ((SB2L1 & XB4_av_readdata_pre[18])) # (XB1_read_latency_shift_reg[0]) ) ) ) # ( !XB1_av_readdata_pre[18] & ( !XB2_av_readdata_pre[18] & ( (SB2L1 & XB4_av_readdata_pre[18]) ) ) );


--RC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~11
RC1L909 = ( XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[17] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[17])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[17] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[17]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[17] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[17]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[17] & ( (!SB2L1) # (!XB4_av_readdata_pre[17]) ) ) );


--RC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12
RC1L910 = ( RC1L909 & ( (!RC1_av_ld_aligning_data & (((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[17])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[1])) ) ) # ( !RC1L909 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte3_data[1]) ) );


--RC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~13
RC1L920 = ( XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[20] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[20])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[20] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[20]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[20] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[20]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[20] & ( (!SB2L1) # (!XB4_av_readdata_pre[20]) ) ) );


--RC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14
RC1L921 = ( RC1L920 & ( (!RC1_av_ld_aligning_data & (((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[20])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[4])) ) ) # ( !RC1L920 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte3_data[4]) ) );


--RC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~15
RC1L928 = ( XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[22] & ( (!XB2_read_latency_shift_reg[0] & (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[22])))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( XB2_av_readdata_pre[22] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[22]))) ) ) ) # ( XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[22] & ( (!XB3_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[22]))) ) ) ) # ( !XB3_av_readdata_pre[30] & ( !XB2_av_readdata_pre[22] & ( (!SB2L1) # (!XB4_av_readdata_pre[22]) ) ) );


--RC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~16
RC1L929 = ( RC1L928 & ( (!RC1_av_ld_aligning_data & (((!XB1_read_latency_shift_reg[0]) # (!XB1_av_readdata_pre[22])))) # (RC1_av_ld_aligning_data & (!RC1_av_ld_byte3_data[6])) ) ) # ( !RC1L928 & ( (RC1_av_ld_aligning_data & !RC1_av_ld_byte3_data[6]) ) );


--KD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
KD1L87 = ( KD1_MonAReg[2] & ( (!KD1_jtag_rd_d1 & (KD1_MonDReg[14])) # (KD1_jtag_rd_d1 & (((KD1_MonAReg[4] & !KD1_MonAReg[3])))) ) ) # ( !KD1_MonAReg[2] & ( (!KD1_jtag_rd_d1 & (KD1_MonDReg[14])) # (KD1_jtag_rd_d1 & (((!KD1_MonAReg[4] & !KD1_MonAReg[3])))) ) );


--FC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
FC1L5 = ( XB1_av_readdata_pre[0] & ( XB2_av_readdata_pre[0] & ( (!XB1_read_latency_shift_reg[0] & (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0])))) ) ) ) # ( !XB1_av_readdata_pre[0] & ( XB2_av_readdata_pre[0] & ( (!XB2_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0]))) ) ) ) # ( XB1_av_readdata_pre[0] & ( !XB2_av_readdata_pre[0] & ( (!XB1_read_latency_shift_reg[0] & ((!SB2L1) # (!XB4_av_readdata_pre[0]))) ) ) ) # ( !XB1_av_readdata_pre[0] & ( !XB2_av_readdata_pre[0] & ( (!SB2L1) # (!XB4_av_readdata_pre[0]) ) ) );


--FC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
FC1L6 = (!XB3_av_readdata_pre[0] & (((XB7_read_latency_shift_reg[0] & XB7_av_readdata_pre[0])))) # (XB3_av_readdata_pre[0] & (((XB7_read_latency_shift_reg[0] & XB7_av_readdata_pre[0])) # (XB3_read_latency_shift_reg[0])));


--RC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~15
RC1L875 = (!XB2_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[11]))) # (XB2_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[11])) # (XB2_av_readdata_pre[11])));


--RC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~17
RC1L930 = (!XB2_read_latency_shift_reg[0] & (SB2L1 & (XB4_av_readdata_pre[23]))) # (XB2_read_latency_shift_reg[0] & (((SB2L1 & XB4_av_readdata_pre[23])) # (XB2_av_readdata_pre[23])));


--RC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
RC1L209 = ( RC1_D_iw[16] & ( RC1_D_iw[15] & ( (RC1_D_iw[14] & (RC1_D_iw[13] & (!RC1_D_iw[12] & RC1_D_iw[11]))) ) ) ) # ( RC1_D_iw[16] & ( !RC1_D_iw[15] & ( (RC1_D_iw[13] & ((!RC1_D_iw[12]) # ((!RC1_D_iw[14] & RC1_D_iw[11])))) ) ) );


--RC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
RC1L199 = ( !RC1_D_iw[0] & ( (RC1_D_iw[4] & (!RC1_D_iw[3] & (!RC1_D_iw[2] $ (RC1_D_iw[1])))) ) );


--RC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
RC1L200 = ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & (!RC1_D_iw[15] $ (!RC1_D_iw[14]))) ) ) );


--RC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
RC1L236 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & (!RC1_D_iw[14] & RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[13] & ((!RC1_D_iw[14]) # (RC1_D_iw[15])))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[14] & RC1_D_iw[13])) ) ) );


--RC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
RC1L237 = ( !RC1_D_iw[12] & ( (RC1_D_iw[14] & (RC1_D_iw[13] & (!RC1_D_iw[16] $ (!RC1_D_iw[15])))) ) );


--RC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
RC1L215 = ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[13] & (!RC1_D_iw[16] $ (RC1_D_iw[15]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & (!RC1_D_iw[14] & RC1_D_iw[13]))) ) ) );


--RC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
RC1L225 = ( RC1_D_iw[0] & ( (RC1_D_iw[1] & ((!RC1_D_iw[4]) # ((!RC1_D_iw[3] & RC1_D_iw[2])))) ) );


--RC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
RC1L304 = ( RC1_D_iw[0] & ( (RC1_D_iw[2] & (!RC1_D_iw[1] & ((!RC1_D_iw[4]) # (!RC1_D_iw[3])))) ) );


--RC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
RC1L210 = ( RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) # (RC1_D_iw[5] & (!RC1_D_iw[4] & ((!RC1_D_iw[2])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (!RC1_D_iw[4] & (!RC1_D_iw[3] & !RC1_D_iw[2]))) ) ) );


--RC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
RC1L211 = ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[5] & (!RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
RC1L212 = ( RC1_D_iw[1] & ( RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & ((!RC1_D_iw[2]) # (RC1_D_iw[3])))) ) ) ) # ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & RC1_D_iw[2]))) ) ) ) # ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (RC1_D_iw[4] & (RC1_D_iw[3] & !RC1_D_iw[2]))) ) ) );


--RC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
RC1L218 = ( RC1_D_iw[16] & ( !RC1_D_iw[15] & ( (RC1_D_iw[13] & ((!RC1_D_iw[11] & ((!RC1_D_iw[12]))) # (RC1_D_iw[11] & (!RC1_D_iw[14])))) ) ) );


--RC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
RC1L219 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (((RC1_D_iw[13])))) # (RC1_D_iw[16] & ((!RC1_D_iw[15] & ((!RC1_D_iw[13]) # (RC1_D_iw[14]))) # (RC1_D_iw[15] & ((!RC1_D_iw[14]) # (RC1_D_iw[13]))))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (RC1_D_iw[15] & ((!RC1_D_iw[14]) # (!RC1_D_iw[13])))) # (RC1_D_iw[16] & (!RC1_D_iw[15] & (!RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) # (RC1_D_iw[16] & (!RC1_D_iw[13] $ (((RC1_D_iw[15] & RC1_D_iw[14]))))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[14] & (!RC1_D_iw[15] $ (RC1_D_iw[13])))) # (RC1_D_iw[16] & (RC1_D_iw[15] & (RC1_D_iw[14]))) ) ) );


--RC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
RC1L220 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[13])) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16] & (RC1_D_iw[15] & RC1_D_iw[14])) # (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (!RC1_D_iw[15] & !RC1_D_iw[13])) ) ) );


--RC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
RC1L221 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[16] & (RC1_D_iw[15] & !RC1_D_iw[14])) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[15] & (RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[16] & (!RC1_D_iw[14] & (!RC1_D_iw[15] $ (RC1_D_iw[13])))) ) ) );


--RC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
RC1L222 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (RC1_D_iw[16] & ((!RC1_D_iw[15] & (RC1_D_iw[14] & RC1_D_iw[13])) # (RC1_D_iw[15] & (!RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & (!RC1_D_iw[14] & !RC1_D_iw[13]))) ) ) ) # ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (RC1_D_iw[16] & (RC1_D_iw[15] & RC1_D_iw[14])) ) ) );


--RC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1
RC1L250 = ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[5] & (!RC1_D_iw[2] & (!RC1_D_iw[4] $ (!RC1_D_iw[3])))) ) ) );


--RC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
RC1L197 = ( RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (RC1_D_iw[2] & ((!RC1_D_iw[4] & ((!RC1_D_iw[3]))) # (RC1_D_iw[4] & (!RC1_D_iw[5] & RC1_D_iw[3])))) ) ) ) # ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[2] & ((!RC1_D_iw[5] & (RC1_D_iw[4] & RC1_D_iw[3])) # (RC1_D_iw[5] & (!RC1_D_iw[4] & !RC1_D_iw[3])))) ) ) );


--RC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
RC1L201 = ( !RC1_D_iw[0] & ( (!RC1_D_iw[4] & (RC1_D_iw[3] & (!RC1_D_iw[2] $ (RC1_D_iw[1])))) ) );


--RC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
RC1L198 = ( !RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16] & ((RC1_D_iw[14]))) # (RC1_D_iw[16] & (!RC1_D_iw[15])))) ) ) );


--RC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
RC1L227 = ( RC1_D_iw[0] & ( RC1L226 ) ) # ( !RC1_D_iw[0] & ( RC1L226 ) ) # ( !RC1_D_iw[0] & ( !RC1L226 & ( (RC1_D_iw[2] & (!RC1_D_iw[1] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
RC1L228 = ( !RC1_D_iw[1] & ( !RC1_D_iw[0] & ( (!RC1_D_iw[5] & (RC1_D_iw[2] & ((RC1_D_iw[3]) # (RC1_D_iw[4])))) ) ) );


--RC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
RC1L242 = ( RC1_D_iw[12] & ( RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[16]) # ((RC1_D_iw[15] & RC1_D_iw[14])))) ) ) ) # ( RC1_D_iw[12] & ( !RC1_D_iw[11] & ( (!RC1_D_iw[13] & ((!RC1_D_iw[14] & (!RC1_D_iw[16])) # (RC1_D_iw[14] & ((RC1_D_iw[15]))))) ) ) );


--RC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
RC1L243 = (RC1L242 & RC1L544);


--ZB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
ZB1L11 = ( RB1L2 & ( XB2L37 & ( (!ZB1L3 & (((RC1_d_write & CB1_rst1)) # (ZB1_write_accepted))) ) ) ) # ( !RB1L2 & ( XB2L37 & ( (!ZB1L3 & (((RC1_d_write & CB1_rst1)) # (ZB1_write_accepted))) ) ) ) # ( RB1L2 & ( !XB2L37 & ( (ZB1_write_accepted & !ZB1L3) ) ) ) # ( !RB1L2 & ( !XB2L37 & ( (!ZB1L3 & (((RC1_d_write & CB1_rst1)) # (ZB1_write_accepted))) ) ) );


--CE1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
CE1L8 = !CE1_altera_reset_synchronizer_int_chain[3];


--CB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
CB1L54 = AMPP_FUNCTION(!S1_t_dav);


--JC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JC1L6 = !JC1L2;


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
UB1L3 = !UB1L55;


--JC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
JC2L6 = !JC2L2;


--UB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
UB2L3 = !UB2L57;


--XB3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]~0
XB3L4 = !RC1_W_alu_result[2];


--ZC1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
ZC1L5 = !UC1_writedata[0];


--ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
ZC1L7 = !UC1_writedata[1];


--XB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
XB1L15 = !LB1_b_full;


--CB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
CB1L36 = AMPP_FUNCTION(!CB1_read);


--CB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
CB1L99 = AMPP_FUNCTION(!CB1_write);


--DE2L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
DE2L4 = GND;


--A1L197 is ~GND
A1L197 = GND;


--CB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
CB1L16 = AMPP_FUNCTION(!CB1_count[9]);


--RC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
RC1L390 = !RC1_E_shift_rot_cnt[0];


--KD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
KD1L3 = !KD1L2;


