<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PwmCh_num Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PwmCh_num Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___p_w_m.html">Pulse Width Modulation Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> hardware registers.  
 <a href="struct_pwm_ch__num.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afb4e728bc407e0326fc7412eb0aae37e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#afb4e728bc407e0326fc7412eb0aae37e">PWM_CMR</a></td></tr>
<tr class="memdesc:afb4e728bc407e0326fc7412eb0aae37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x0) PWM Channel Mode Register  <a href="#afb4e728bc407e0326fc7412eb0aae37e">More...</a><br /></td></tr>
<tr class="separator:afb4e728bc407e0326fc7412eb0aae37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129f197189cf7d0faf82a5d64e72b8a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a129f197189cf7d0faf82a5d64e72b8a8">PWM_CDTY</a></td></tr>
<tr class="memdesc:a129f197189cf7d0faf82a5d64e72b8a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x4) PWM Channel Duty Cycle Register  <a href="#a129f197189cf7d0faf82a5d64e72b8a8">More...</a><br /></td></tr>
<tr class="separator:a129f197189cf7d0faf82a5d64e72b8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490eddc0be672a5e8df42c2f47addc93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a490eddc0be672a5e8df42c2f47addc93">PWM_CDTYUPD</a></td></tr>
<tr class="memdesc:a490eddc0be672a5e8df42c2f47addc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x8) PWM Channel Duty Cycle Update Register  <a href="#a490eddc0be672a5e8df42c2f47addc93">More...</a><br /></td></tr>
<tr class="separator:a490eddc0be672a5e8df42c2f47addc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1d429a1aa9d31f06b5fec03d873c73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a3c1d429a1aa9d31f06b5fec03d873c73">PWM_CPRD</a></td></tr>
<tr class="memdesc:a3c1d429a1aa9d31f06b5fec03d873c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0xC) PWM Channel Period Register  <a href="#a3c1d429a1aa9d31f06b5fec03d873c73">More...</a><br /></td></tr>
<tr class="separator:a3c1d429a1aa9d31f06b5fec03d873c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03727b1cbd0e96beec704fc159dbda51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a03727b1cbd0e96beec704fc159dbda51">PWM_CPRDUPD</a></td></tr>
<tr class="memdesc:a03727b1cbd0e96beec704fc159dbda51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x10) PWM Channel Period Update Register  <a href="#a03727b1cbd0e96beec704fc159dbda51">More...</a><br /></td></tr>
<tr class="separator:a03727b1cbd0e96beec704fc159dbda51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1de5bfed925e2acb5f34b36111ce62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#aad1de5bfed925e2acb5f34b36111ce62">PWM_CCNT</a></td></tr>
<tr class="memdesc:aad1de5bfed925e2acb5f34b36111ce62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x14) PWM Channel Counter Register  <a href="#aad1de5bfed925e2acb5f34b36111ce62">More...</a><br /></td></tr>
<tr class="separator:aad1de5bfed925e2acb5f34b36111ce62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0fdd6ebe366f281a73c4f886c6a7e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a6a0fdd6ebe366f281a73c4f886c6a7e8">PWM_DT</a></td></tr>
<tr class="memdesc:a6a0fdd6ebe366f281a73c4f886c6a7e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x18) PWM Channel Dead Time Register  <a href="#a6a0fdd6ebe366f281a73c4f886c6a7e8">More...</a><br /></td></tr>
<tr class="separator:a6a0fdd6ebe366f281a73c4f886c6a7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f4a8b59e4c48795afee26811189b49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm_ch__num.html#a06f4a8b59e4c48795afee26811189b49">PWM_DTUPD</a></td></tr>
<tr class="memdesc:a06f4a8b59e4c48795afee26811189b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x1C) PWM Channel Dead Time Update Register  <a href="#a06f4a8b59e4c48795afee26811189b49">More...</a><br /></td></tr>
<tr class="separator:a06f4a8b59e4c48795afee26811189b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00046">46</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aad1de5bfed925e2acb5f34b36111ce62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1de5bfed925e2acb5f34b36111ce62">&#9670;&nbsp;</a></span>PWM_CCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x14) PWM Channel Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00052">52</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a129f197189cf7d0faf82a5d64e72b8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129f197189cf7d0faf82a5d64e72b8a8">&#9670;&nbsp;</a></span>PWM_CDTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CDTY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x4) PWM Channel Duty Cycle Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00048">48</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a490eddc0be672a5e8df42c2f47addc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490eddc0be672a5e8df42c2f47addc93">&#9670;&nbsp;</a></span>PWM_CDTYUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CDTYUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x8) PWM Channel Duty Cycle Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00049">49</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="afb4e728bc407e0326fc7412eb0aae37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4e728bc407e0326fc7412eb0aae37e">&#9670;&nbsp;</a></span>PWM_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x0) PWM Channel Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00047">47</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a3c1d429a1aa9d31f06b5fec03d873c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1d429a1aa9d31f06b5fec03d873c73">&#9670;&nbsp;</a></span>PWM_CPRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CPRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0xC) PWM Channel Period Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00050">50</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a03727b1cbd0e96beec704fc159dbda51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03727b1cbd0e96beec704fc159dbda51">&#9670;&nbsp;</a></span>PWM_CPRDUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CPRDUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x10) PWM Channel Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00051">51</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a6a0fdd6ebe366f281a73c4f886c6a7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0fdd6ebe366f281a73c4f886c6a7e8">&#9670;&nbsp;</a></span>PWM_DT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_DT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x18) PWM Channel Dead Time Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00053">53</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a06f4a8b59e4c48795afee26811189b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f4a8b59e4c48795afee26811189b49">&#9670;&nbsp;</a></span>PWM_DTUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_DTUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers. ">PwmCh_num</a> Offset: 0x1C) PWM Channel Dead Time Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00054">54</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__pwm_8h_source.html">component_pwm.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
