<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> *  - Revision K, 05/23/2011; ADSP-BF542/BF544/BF547/BF548/BF549 Blackfin Processor Anomaly List</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* We do not support 0.0 or 0.1 silicon - sorry */</span>
<span class="cp">#if __SILICON_REVISION__ &lt; 2</span>
<span class="cp"># error will not work on BF548 silicon version 0.0, or 0.1</span>
<span class="cp">#endif</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */</span>
<span class="cp">#define ANOMALY_05000119 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* Data Corruption/Core Hang with L2/L3 Configured in Writeback Cache Mode */</span>
<span class="cp">#define ANOMALY_05000220 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (1)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (1)</span>
<span class="cm">/* Certain Data Cache Writethrough Modes Fail for Vddint &lt;= 0.9V */</span>
<span class="cp">#define ANOMALY_05000272 (1)</span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* FIFO Boot Mode Not Functional */</span>
<span class="cp">#define ANOMALY_05000325 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* bfrom_SysControl() Firmware Function Performs Improper System Reset */</span>
<span class="cm">/*</span>
<span class="cm"> * Note: anomaly sheet says this is fixed with bf54x-0.2+, but testing</span>
<span class="cm"> *       shows that the fix itself does not cover all cases.</span>
<span class="cm"> */</span>
<span class="cp">#define ANOMALY_05000353 (1)</span>
<span class="cm">/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */</span>
<span class="cp">#define ANOMALY_05000357 (1)</span>
<span class="cm">/* External Memory Read Access Hangs Core With PLL Bypass */</span>
<span class="cp">#define ANOMALY_05000360 (1)</span>
<span class="cm">/* DMAs that Go Urgent during Tight Core Writes to External Memory Are Blocked */</span>
<span class="cp">#define ANOMALY_05000365 (1)</span>
<span class="cm">/* Addressing Conflict between Boot ROM and Asynchronous Memory */</span>
<span class="cp">#define ANOMALY_05000369 (1)</span>
<span class="cm">/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */</span>
<span class="cp">#define ANOMALY_05000371 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Security/Authentication Speedpath Causes Authentication To Fail To Initiate */</span>
<span class="cp">#define ANOMALY_05000378 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* 16-Bit NAND FLASH Boot Mode Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000379 (1)</span>
<span class="cm">/* Lockbox SESR Disallows Certain User Interrupts */</span>
<span class="cp">#define ANOMALY_05000404 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Lockbox SESR Firmware Does Not Save/Restore Full Context */</span>
<span class="cp">#define ANOMALY_05000405 (1)</span>
<span class="cm">/* Lockbox SESR Argument Checking Does Not Check L2 Memory Protection Range */</span>
<span class="cp">#define ANOMALY_05000406 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Lockbox SESR Firmware Arguments Are Not Retained After First Initialization */</span>
<span class="cp">#define ANOMALY_05000407 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Lockbox Firmware Memory Cleanup Routine Does not Clear Registers */</span>
<span class="cp">#define ANOMALY_05000408 (1)</span>
<span class="cm">/* Lockbox firmware leaves MDMA0 channel enabled */</span>
<span class="cp">#define ANOMALY_05000409 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* bfrom_SysControl() Firmware Function Cannot be Used to Enter Power Saving Modes */</span>
<span class="cp">#define ANOMALY_05000411 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* NAND Boot Mode Not Compatible With Some NAND Flash Devices */</span>
<span class="cp">#define ANOMALY_05000413 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* OTP_CHECK_FOR_PREV_WRITE Bit is Not Functional in bfrom_OtpWrite() API */</span>
<span class="cp">#define ANOMALY_05000414 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* Multichannel SPORT Channel Misalignment Under Specific Configuration */</span>
<span class="cp">#define ANOMALY_05000425 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* CORE_EPPI_PRIO bit and SYS_EPPI_PRIO bit in the HMDMA1_CONTROL register are not functional */</span>
<span class="cp">#define ANOMALY_05000427 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* WB_EDGE Bit in NFC_IRQSTAT Incorrectly Reflects Buffer Status Instead of IRQ Status */</span>
<span class="cp">#define ANOMALY_05000429 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Software System Reset Corrupts PLL_LOCKCNT Register */</span>
<span class="cp">#define ANOMALY_05000430 (__SILICON_REVISION__ &gt;= 2)</span>
<span class="cm">/* Incorrect Use of Stack in Lockbox Firmware During Authentication */</span>
<span class="cp">#define ANOMALY_05000431 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SW Breakpoints Ignored Upon Return From Lockbox Authentication */</span>
<span class="cp">#define ANOMALY_05000434 (1)</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* CDMAPRIO and L2DMAPRIO Bits in the SYSCR Register Are Not Functional */</span>
<span class="cp">#define ANOMALY_05000446 (1)</span>
<span class="cm">/* UART IrDA Receiver Fails on Extended Bit Pulses */</span>
<span class="cp">#define ANOMALY_05000447 (1)</span>
<span class="cm">/* DDR Clock Duty Cycle Spec Violation (tCH, tCL) */</span>
<span class="cp">#define ANOMALY_05000448 (__SILICON_REVISION__ == 1)</span>
<span class="cm">/* Reduced Timing Margins on DDR Output Setup and Hold (tDS and tDH) */</span>
<span class="cp">#define ANOMALY_05000449 (__SILICON_REVISION__ == 1)</span>
<span class="cm">/* USB DMA Short Packet Data Corruption */</span>
<span class="cp">#define ANOMALY_05000450 (1)</span>
<span class="cm">/* USB Receive Interrupt Is Not Generated in DMA Mode 1 */</span>
<span class="cp">#define ANOMALY_05000456 (1)</span>
<span class="cm">/* Host DMA Port Responds to Certain Bus Activity Without HOST_CE Assertion */</span>
<span class="cp">#define ANOMALY_05000457 (1)</span>
<span class="cm">/* USB DMA Mode 1 Failure When Multiple USB DMA Channels Are Concurrently Enabled */</span>
<span class="cp">#define ANOMALY_05000460 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */</span>
<span class="cp">#define ANOMALY_05000462 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* USB DMA RX Data Corruption */</span>
<span class="cp">#define ANOMALY_05000463 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* USB TX DMA Hang */</span>
<span class="cp">#define ANOMALY_05000464 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* USB Rx DMA Hang */</span>
<span class="cp">#define ANOMALY_05000465 (1)</span>
<span class="cm">/* TxPktRdy Bit Not Set for Transmit Endpoint When Core and DMA Access USB Endpoint FIFOs Simultaneously */</span>
<span class="cp">#define ANOMALY_05000466 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Possible USB RX Data Corruption When Control &amp; Data EP FIFOs are Accessed via the Core */</span>
<span class="cp">#define ANOMALY_05000467 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* Access to DDR SDRAM Causes System Hang with Certain PLL Settings */</span>
<span class="cp">#define ANOMALY_05000474 (__SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* Possible USB Data Corruption When Multiple Endpoints Are Accessed by the Core */</span>
<span class="cp">#define ANOMALY_05000483 (1)</span>
<span class="cm">/* DDR Trim May Not Be Performed for Certain VLEV Values in OTP Page PBS00L */</span>
<span class="cp">#define ANOMALY_05000484 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* PLL_CTL Change Using bfrom_SysControl() Can Result in Processor Overclocking */</span>
<span class="cp">#define ANOMALY_05000485 (__SILICON_REVISION__ &gt; 1 &amp;&amp; __SILICON_REVISION__ &lt; 4)</span>
<span class="cm">/* PLL May Latch Incorrect Values Coming Out of Reset */</span>
<span class="cp">#define ANOMALY_05000489 (1)</span>
<span class="cm">/* SPI Master Boot Can Fail Under Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000490 (1)</span>
<span class="cm">/* Instruction Memory Stalls Can Cause IFLUSH to Fail */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */</span>
<span class="cp">#define ANOMALY_05000494 (1)</span>
<span class="cm">/* CNT_COMMAND Functionality Depends on CNT_IMASK Configuration */</span>
<span class="cp">#define ANOMALY_05000498 (1)</span>
<span class="cm">/* Nand Flash Controller Hangs When the AMC Requests the Async Pins During the last 16 Bytes of a Page Write Operation. */</span>
<span class="cp">#define ANOMALY_05000500 (1)</span>
<span class="cm">/* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */</span>
<span class="cp">#define ANOMALY_05000501 (1)</span>
<span class="cm">/* Async Memory Writes May Be Skipped When Using Odd Clock Ratios */</span>
<span class="cp">#define ANOMALY_05000502 (1)</span>

<span class="cm">/*</span>
<span class="cm"> * These anomalies have been &quot;phased&quot; out of analog.com anomaly sheets and are</span>
<span class="cm"> * here to show running on older silicon just isn&#39;t feasible.</span>
<span class="cm"> */</span>

<span class="cm">/* False Hardware Error when ISR Context Is Not Restored */</span>
<span class="cp">#define ANOMALY_05000281 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* SSYNCs After Writes To CAN/DMA MMR Registers Are Not Always Handled Correctly */</span>
<span class="cp">#define ANOMALY_05000304 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */</span>
<span class="cp">#define ANOMALY_05000312 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* TWI Slave Boot Mode Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000324 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Data Lost When Core and DMA Accesses Are Made to the USB FIFO Simultaneously */</span>
<span class="cp">#define ANOMALY_05000327 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Incorrect Access of OTP_STATUS During otp_write() Function */</span>
<span class="cp">#define ANOMALY_05000328 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Synchronous Burst Flash Boot Mode Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000329 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Host DMA Boot Modes Are Not Functional */</span>
<span class="cp">#define ANOMALY_05000330 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Inadequate Timing Margins on DDR DQS to DQ and DQM Skew */</span>
<span class="cp">#define ANOMALY_05000334 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Inadequate Rotary Debounce Logic Duration */</span>
<span class="cp">#define ANOMALY_05000335 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Phantom Interrupt Occurs After First Configuration of Host DMA Port */</span>
<span class="cp">#define ANOMALY_05000336 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Disallowed Configuration Prevents Subsequent Allowed Configuration on Host DMA Port */</span>
<span class="cp">#define ANOMALY_05000337 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Slave-Mode SPI0 MISO Failure With CPHA = 0 */</span>
<span class="cp">#define ANOMALY_05000338 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* If Memory Reads Are Enabled on SDH or HOSTDP, Other DMAC1 Peripherals Cannot Read */</span>
<span class="cp">#define ANOMALY_05000340 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Boot Host Wait (HWAIT) and Boot Host Wait Alternate (HWAITA) Signals Are Swapped */</span>
<span class="cp">#define ANOMALY_05000344 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* USB Calibration Value Is Not Initialized */</span>
<span class="cp">#define ANOMALY_05000346 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* USB Calibration Value to use */</span>
<span class="cp">#define ANOMALY_05000346_value 0x5411</span>
<span class="cm">/* Preboot Routine Incorrectly Alters Reset Value of USB Register */</span>
<span class="cp">#define ANOMALY_05000347 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Data Lost when Core Reads SDH Data FIFO */</span>
<span class="cp">#define ANOMALY_05000349 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* PLL Status Register Is Inaccurate */</span>
<span class="cp">#define ANOMALY_05000351 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Regulator Programming Blocked when Hibernate Wakeup Source Remains Active */</span>
<span class="cp">#define ANOMALY_05000355 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* System Stalled During A Core Access To AMC While A Core Access To NFC FIFO Is Required */</span>
<span class="cp">#define ANOMALY_05000356 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* WURESET Bit In SYSCR Register Does Not Properly Indicate Hibernate Wake-Up */</span>
<span class="cp">#define ANOMALY_05000367 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Default PLL MSEL and SSEL Settings Can Cause 400MHz Product To Violate Specifications */</span>
<span class="cp">#define ANOMALY_05000370 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* USB DP/DM Data Pins May Lose State When Entering Hibernate */</span>
<span class="cp">#define ANOMALY_05000372 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* 8-Bit NAND Flash Boot Mode Not Functional */</span>
<span class="cp">#define ANOMALY_05000382 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Boot from OTP Memory Not Functional */</span>
<span class="cp">#define ANOMALY_05000385 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* bfrom_SysControl() Firmware Routine Not Functional */</span>
<span class="cp">#define ANOMALY_05000386 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Programmable Preboot Settings Not Functional */</span>
<span class="cp">#define ANOMALY_05000387 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* CRC32 Checksum Support Not Functional */</span>
<span class="cp">#define ANOMALY_05000388 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Reset Vector Must Not Be in SDRAM Memory Space */</span>
<span class="cp">#define ANOMALY_05000389 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Changed Meaning of BCODE Field in SYSCR Register */</span>
<span class="cp">#define ANOMALY_05000390 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Repeated Boot from Page-Mode or Burst-Mode Flash Memory May Fail */</span>
<span class="cp">#define ANOMALY_05000391 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* pTempCurrent Not Present in ADI_BOOT_DATA Structure */</span>
<span class="cp">#define ANOMALY_05000392 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Deprecated Value of dTempByteCount in ADI_BOOT_DATA Structure */</span>
<span class="cp">#define ANOMALY_05000393 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Log Buffer Not Functional */</span>
<span class="cp">#define ANOMALY_05000394 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Hook Routine Not Functional */</span>
<span class="cp">#define ANOMALY_05000395 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Header Indirect Bit Not Functional */</span>
<span class="cp">#define ANOMALY_05000396 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* BK_ONES, BK_ZEROS, and BK_DATECODE Constants Not Functional */</span>
<span class="cp">#define ANOMALY_05000397 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* OTP Write Accesses Not Supported */</span>
<span class="cp">#define ANOMALY_05000442 (__SILICON_REVISION__ &lt; 1)</span>
<span class="cm">/* Incorrect Default Hysteresis Setting for RESET, NMI, and BMODE Signals */</span>
<span class="cp">#define ANOMALY_05000452 (__SILICON_REVISION__ &lt; 1)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000099 (0)</span>
<span class="cp">#define ANOMALY_05000120 (0)</span>
<span class="cp">#define ANOMALY_05000125 (0)</span>
<span class="cp">#define ANOMALY_05000149 (0)</span>
<span class="cp">#define ANOMALY_05000158 (0)</span>
<span class="cp">#define ANOMALY_05000171 (0)</span>
<span class="cp">#define ANOMALY_05000179 (0)</span>
<span class="cp">#define ANOMALY_05000182 (0)</span>
<span class="cp">#define ANOMALY_05000183 (0)</span>
<span class="cp">#define ANOMALY_05000189 (0)</span>
<span class="cp">#define ANOMALY_05000198 (0)</span>
<span class="cp">#define ANOMALY_05000202 (0)</span>
<span class="cp">#define ANOMALY_05000215 (0)</span>
<span class="cp">#define ANOMALY_05000219 (0)</span>
<span class="cp">#define ANOMALY_05000227 (0)</span>
<span class="cp">#define ANOMALY_05000230 (0)</span>
<span class="cp">#define ANOMALY_05000231 (0)</span>
<span class="cp">#define ANOMALY_05000233 (0)</span>
<span class="cp">#define ANOMALY_05000234 (0)</span>
<span class="cp">#define ANOMALY_05000242 (0)</span>
<span class="cp">#define ANOMALY_05000244 (0)</span>
<span class="cp">#define ANOMALY_05000248 (0)</span>
<span class="cp">#define ANOMALY_05000250 (0)</span>
<span class="cp">#define ANOMALY_05000254 (0)</span>
<span class="cp">#define ANOMALY_05000257 (0)</span>
<span class="cp">#define ANOMALY_05000261 (0)</span>
<span class="cp">#define ANOMALY_05000263 (0)</span>
<span class="cp">#define ANOMALY_05000266 (0)</span>
<span class="cp">#define ANOMALY_05000273 (0)</span>
<span class="cp">#define ANOMALY_05000274 (0)</span>
<span class="cp">#define ANOMALY_05000278 (0)</span>
<span class="cp">#define ANOMALY_05000283 (0)</span>
<span class="cp">#define ANOMALY_05000287 (0)</span>
<span class="cp">#define ANOMALY_05000301 (0)</span>
<span class="cp">#define ANOMALY_05000305 (0)</span>
<span class="cp">#define ANOMALY_05000307 (0)</span>
<span class="cp">#define ANOMALY_05000311 (0)</span>
<span class="cp">#define ANOMALY_05000315 (0)</span>
<span class="cp">#define ANOMALY_05000323 (0)</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cp">#define ANOMALY_05000363 (0)</span>
<span class="cp">#define ANOMALY_05000364 (0)</span>
<span class="cp">#define ANOMALY_05000380 (0)</span>
<span class="cp">#define ANOMALY_05000400 (0)</span>
<span class="cp">#define ANOMALY_05000402 (0)</span>
<span class="cp">#define ANOMALY_05000412 (0)</span>
<span class="cp">#define ANOMALY_05000432 (0)</span>
<span class="cp">#define ANOMALY_05000435 (0)</span>
<span class="cp">#define ANOMALY_05000440 (0)</span>
<span class="cp">#define ANOMALY_05000475 (0)</span>
<span class="cp">#define ANOMALY_05000480 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
