Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Sat Dec 05 10:25:14 2015
| Host             : Manu-Asus running 64-bit major release  (build 7600)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.932 |
| Dynamic (W)              | 1.793 |
| Device Static (W)        | 0.140 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.7  |
| Junction Temperature (C) | 47.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.062 |        7 |       --- |             --- |
| Slice Logic              |     0.017 |    30922 |       --- |             --- |
|   LUT as Logic           |     0.014 |    10807 |     17600 |           61.40 |
|   CARRY4                 |     0.002 |      474 |      4400 |           10.77 |
|   Register               |    <0.001 |    14438 |     35200 |           41.01 |
|   LUT as Distributed RAM |    <0.001 |      156 |      6000 |            2.60 |
|   LUT as Shift Register  |    <0.001 |      625 |      6000 |           10.41 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |    <0.001 |     1390 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       54 |     17600 |            0.30 |
|   BUFR                   |     0.000 |        1 |        56 |            1.78 |
| Signals                  |     0.021 |    22630 |       --- |             --- |
| Block RAM                |     0.018 |     21.5 |        60 |           35.83 |
| MMCM                     |     0.106 |        2 |         2 |          100.00 |
| DSPs                     |     0.002 |        3 |        80 |            3.75 |
| I/O                      |     0.043 |       36 |       100 |           36.00 |
| PS7                      |     1.524 |        1 |       --- |             --- |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     1.932 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.129 |       0.121 |      0.009 |
| Vccaux    |       1.800 |     0.087 |       0.076 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.715 |      0.033 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                       | Constraint (ns) |
+------------+------------------------------------------------------------------------------+-----------------+
| CLKFBOUT_O | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/CLKFBOUT_O |            10.0 |
| PXL_CLK    | system_i/axi_dispctrl_VGA/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/PXL_CLK    |            10.0 |
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                    |            10.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                    |             6.7 |
| clk_fpga_2 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                    |             5.0 |
+------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                           | Power (W) |
+----------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                                 |     1.793 |
|   iic_0_scl_iobuf                                                                                              |     0.001 |
|   iic_0_sda_iobuf                                                                                              |     0.001 |
|   system_i                                                                                                     |     1.781 |
|     HDMI_VideoIN_axi4s                                                                                         |     0.005 |
|       inst                                                                                                     |     0.005 |
|         in_coupler_i                                                                                           |     0.004 |
|           in_bridge_async_fifo_2_i                                                                             |     0.004 |
|         vid_in_formatter                                                                                       |    <0.001 |
|     HIGH                                                                                                       |     0.000 |
|       U0                                                                                                       |     0.000 |
|     RST_NOT                                                                                                    |     0.000 |
|       U0                                                                                                       |     0.000 |
|     Sws_4Bits                                                                                                  |    <0.001 |
|       U0                                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                   |    <0.001 |
|             I_DECODER                                                                                          |    <0.001 |
|         gpio_core_1                                                                                            |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                          |    <0.001 |
|     axi_dispctrl_VGA                                                                                           |     0.111 |
|       inst                                                                                                     |     0.111 |
|         DONT_USE_BUFR_DIV5.Inst_mmcme2_drp                                                                     |     0.107 |
|         Inst_vdma_to_vga                                                                                       |     0.002 |
|         axi_dispctrl_v1_0_S_AXI_inst                                                                           |     0.003 |
|     axi_mem_intercon                                                                                           |     0.009 |
|       m00_couplers                                                                                             |     0.006 |
|         auto_pc                                                                                                |     0.003 |
|           inst                                                                                                 |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                                                       |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                              |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                        |    <0.001 |
|                   inst                                                                                         |    <0.001 |
|                     fifo_gen_inst                                                                              |    <0.001 |
|                       inst_fifo_gen                                                                            |    <0.001 |
|                         gconvfifo.rf                                                                           |    <0.001 |
|                           grf.rf                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                               gr1.rfwft                                                                        |    <0.001 |
|                               grss.rsts                                                                        |    <0.001 |
|                                 c1                                                                             |     0.000 |
|                                 c2                                                                             |    <0.001 |
|                               rpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                               gwss.wsts                                                                        |    <0.001 |
|                                 c0                                                                             |     0.000 |
|                                 c1                                                                             |    <0.001 |
|                               wpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                               gdm.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                               |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             rstblk                                                                             |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                                              |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                            |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                        |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                           |    <0.001 |
|                   inst                                                                                         |    <0.001 |
|                     fifo_gen_inst                                                                              |    <0.001 |
|                       inst_fifo_gen                                                                            |    <0.001 |
|                         gconvfifo.rf                                                                           |    <0.001 |
|                           grf.rf                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                               gr1.rfwft                                                                        |    <0.001 |
|                               grss.rsts                                                                        |    <0.001 |
|                                 c1                                                                             |     0.000 |
|                                 c2                                                                             |    <0.001 |
|                               rpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                               gwss.wsts                                                                        |    <0.001 |
|                                 c0                                                                             |     0.000 |
|                                 c1                                                                             |    <0.001 |
|                               wpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                               gdm.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                               |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             rstblk                                                                             |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                      |    <0.001 |
|                   inst                                                                                         |    <0.001 |
|                     fifo_gen_inst                                                                              |    <0.001 |
|                       inst_fifo_gen                                                                            |    <0.001 |
|                         gconvfifo.rf                                                                           |    <0.001 |
|                           grf.rf                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                               gr1.rfwft                                                                        |    <0.001 |
|                               grss.rsts                                                                        |    <0.001 |
|                                 c1                                                                             |     0.000 |
|                                 c2                                                                             |    <0.001 |
|                               rpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                               gwss.wsts                                                                        |    <0.001 |
|                                 c0                                                                             |     0.000 |
|                                 c1                                                                             |    <0.001 |
|                               wpntr                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                               gdm.dm                                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                               |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             rstblk                                                                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                        |    <0.001 |
|         m00_data_fifo                                                                                          |     0.003 |
|           inst                                                                                                 |     0.003 |
|             gen_fifo.fifo_gen_inst                                                                             |     0.003 |
|               inst_fifo_gen                                                                                    |     0.003 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                        |     0.001 |
|                   grf.rf                                                                                       |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       grss.rsts                                                                                |    <0.001 |
|                         c1                                                                                     |     0.000 |
|                         c2                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwss.wsts                                                                                |    <0.001 |
|                         c0                                                                                     |     0.000 |
|                         c1                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |     0.001 |
|                       gdm.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                       |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                     |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                     |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                     |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                     |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                     |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                     |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                     |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                     |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                     |    <0.001 |
|                         RAM_reg_0_31_66_69                                                                     |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                      |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                       |     0.001 |
|                   grf.rf                                                                                       |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       grss.rsts                                                                                |    <0.001 |
|                         c1                                                                                     |     0.000 |
|                         c2                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwss.wsts                                                                                |    <0.001 |
|                         c0                                                                                     |     0.000 |
|                         c1                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                       gdm.dm                                                                                   |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                       |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                     |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                     |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                     |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                     |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                     |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                     |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                     |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                     |    <0.001 |
|                         RAM_reg_0_31_60_65                                                                     |    <0.001 |
|                         RAM_reg_0_31_66_71                                                                     |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                      |    <0.001 |
|                         RAM_reg_0_31_72_73                                                                     |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|       s00_couplers                                                                                             |     0.000 |
|       s01_couplers                                                                                             |     0.000 |
|       s02_couplers                                                                                             |     0.000 |
|       s03_couplers                                                                                             |     0.000 |
|       xbar                                                                                                     |     0.003 |
|         inst                                                                                                   |     0.003 |
|           gen_samd.crossbar_samd                                                                               |     0.003 |
|             addr_arbiter_ar                                                                                    |    <0.001 |
|               gen_arbiter.mux_mesg                                                                             |     0.000 |
|               gen_arbiter.si_amesg_mux_inst                                                                    |    <0.001 |
|             addr_arbiter_aw                                                                                    |    <0.001 |
|               gen_arbiter.mux_mesg                                                                             |     0.000 |
|               gen_arbiter.si_amesg_mux_inst                                                                    |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                 |    <0.001 |
|             gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                   |    <0.001 |
|             gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                                  |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                       |    <0.001 |
|               gen_wmux.mux_w                                                                                   |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                 |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                   |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                             |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                             |     0.000 |
|               b_pipe                                                                                           |    <0.001 |
|               r_pipe                                                                                           |    <0.001 |
|               w_pipe                                                                                           |     0.000 |
|             gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                                  |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                       |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                 |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                   |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                             |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                             |     0.000 |
|               b_pipe                                                                                           |    <0.001 |
|               r_pipe                                                                                           |    <0.001 |
|               w_pipe                                                                                           |     0.000 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                    |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                               |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator        |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                                    |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                   |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                               |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator        |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                                    |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                     |    <0.001 |
|               wrouter_aw_fifo                                                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                 |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                   |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                               |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator        |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                                    |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                         |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                     |    <0.001 |
|               wrouter_aw_fifo                                                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                 |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                                    |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                               |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator        |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                                    |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                         |    <0.001 |
|             splitter_aw_mi                                                                                     |    <0.001 |
|     axi_protocol_converter_0                                                                                   |     0.005 |
|       inst                                                                                                     |     0.005 |
|         gen_axilite.gen_b2s_conv.axilite_b2s                                                                   |     0.005 |
|           MI_REG                                                                                               |     0.000 |
|             ar_pipe                                                                                            |     0.000 |
|             aw_pipe                                                                                            |     0.000 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |     0.000 |
|             r_pipe                                                                                             |     0.000 |
|             w_pipe                                                                                             |     0.000 |
|           RD.ar_channel_0                                                                                      |    <0.001 |
|             ar_cmd_fsm_0                                                                                       |    <0.001 |
|             cmd_translator_0                                                                                   |    <0.001 |
|               incr_cmd_0                                                                                       |    <0.001 |
|               wrap_cmd_0                                                                                       |    <0.001 |
|           RD.r_channel_0                                                                                       |     0.001 |
|             rd_data_fifo_0                                                                                     |    <0.001 |
|             transaction_fifo_0                                                                                 |    <0.001 |
|           SI_REG                                                                                               |     0.002 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |     0.000 |
|           WR.aw_channel_0                                                                                      |    <0.001 |
|             aw_cmd_fsm_0                                                                                       |    <0.001 |
|             cmd_translator_0                                                                                   |    <0.001 |
|               incr_cmd_0                                                                                       |    <0.001 |
|               wrap_cmd_0                                                                                       |    <0.001 |
|           WR.b_channel_0                                                                                       |    <0.001 |
|             bid_fifo_0                                                                                         |    <0.001 |
|             bresp_fifo_0                                                                                       |    <0.001 |
|     axi_vdma_HDMI                                                                                              |     0.019 |
|       U0                                                                                                       |     0.019 |
|         AXI_LITE_REG_INTERFACE_I                                                                               |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                        |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                       |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                     |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                          |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR                                                                      |     0.002 |
|           I_CMDSTS                                                                                             |    <0.001 |
|           I_SM                                                                                                 |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF        |    <0.001 |
|           I_STS_MNGR                                                                                           |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                      |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GREY_CODER_I                                                            |     0.000 |
|           VIDEO_REG_I                                                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                               |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                    |     0.002 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                           |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                   |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                      |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                  |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BRAM.I_LINEBUFFER_FIFO |     0.002 |
|             fg_inst                                                                                            |     0.002 |
|               inst_fifo_gen                                                                                    |     0.002 |
|                 gconvfifo.rf                                                                                   |     0.002 |
|                   grf.rf                                                                                       |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       gras.rsts                                                                                |    <0.001 |
|                         c0                                                                                     |     0.000 |
|                         c1                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwas.wsts                                                                                |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                         c2                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                 |    <0.001 |
|                         inst_blk_mem_gen                                                                       |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             valid.cstr                                                                         |    <0.001 |
|                               ramloop[0].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[1].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[2].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                               |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                      |    <0.001 |
|           I_DMA_REGISTER                                                                                       |    <0.001 |
|           LITE_READ_MUX_I                                                                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                       |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                     |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                          |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                      |     0.010 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                    |     0.010 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                |     0.003 |
|               DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET                                                              |     0.000 |
|               DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET                                                             |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                            |    <0.001 |
|               I_DATA_FIFO                                                                                      |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |     0.002 |
|                     inst_fifo_gen                                                                              |     0.002 |
|                       gconvfifo.rf                                                                             |     0.002 |
|                         grf.rf                                                                                 |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             gr1.rfwft                                                                          |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                           |     0.001 |
|                               inst_blk_mem_gen                                                                 |     0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                  |     0.001 |
|                                   inblk                                                                        |     0.000 |
|                                   outblk                                                                       |     0.000 |
|                                   valid.cstr                                                                   |     0.001 |
|                                     ramloop[0].ram.r                                                           |    <0.001 |
|                                       prim_noinit.ram                                                          |    <0.001 |
|                                     ramloop[1].ram.r                                                           |    <0.001 |
|                                       prim_noinit.ram                                                          |    <0.001 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|               I_XD_FIFO                                                                                        |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |    <0.001 |
|                     inst_fifo_gen                                                                              |    <0.001 |
|                       gconvfifo.rf                                                                             |    <0.001 |
|                         grf.rf                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             grhf.rhf                                                                           |    <0.001 |
|                             grss.gdc.dc                                                                        |    <0.001 |
|                               gsym_dc.dc                                                                       |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |    <0.001 |
|                             gdm.dm                                                                             |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                 |    <0.001 |
|                               RAM_reg_0_15_6_8                                                                 |    <0.001 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                              |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                             |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                 |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                                 |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                               |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                               |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                               |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                                |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                                 |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                                |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                                |     0.000 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                               |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                               |    <0.001 |
|                   I_MSSAI_DETECTION                                                                            |     0.000 |
|                 I_SCATTER_STROBE_GEN                                                                           |    <0.001 |
|                 I_TSTRB_FIFO                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                  |    <0.001 |
|                       DYNSHREG_F_I                                                                             |    <0.001 |
|                 SLICE_INSERTION                                                                                |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_ADDR_CNTL                                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_CMD_STATUS                                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_CMD_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_RESET                                                                                            |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                               |    <0.001 |
|               I_WSTRB_DEMUX                                                                                    |     0.000 |
|             I_WR_DATA_CNTL                                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                                    |     0.000 |
|             I_WR_STATUS_CNTLR                                                                                  |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|         I_RST_MODULE                                                                                           |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                               |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                               |    <0.001 |
|     axi_vdma_HLS                                                                                               |     0.034 |
|       U0                                                                                                       |     0.034 |
|         AXI_LITE_REG_INTERFACE_I                                                                               |     0.003 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                        |     0.003 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                     |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                                                      |     0.002 |
|           I_CMDSTS                                                                                             |    <0.001 |
|           I_SM                                                                                                 |    <0.001 |
|           I_STS_MNGR                                                                                           |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                      |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                            |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                        |     0.000 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GREY_CODER_I                                                             |     0.000 |
|           VIDEO_REG_I                                                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                               |     0.000 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                    |     0.002 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                           |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                          |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                  |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO                           |    <0.001 |
|             fg_inst                                                                                            |    <0.001 |
|               inst_fifo_gen                                                                                    |    <0.001 |
|                 gconvfifo.rf                                                                                   |    <0.001 |
|                   grf.rf                                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       gras.rsts                                                                                |    <0.001 |
|                         c0                                                                                     |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwas.wsts                                                                                |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                         c2                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                 |    <0.001 |
|                         inst_blk_mem_gen                                                                       |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             valid.cstr                                                                         |    <0.001 |
|                               ramloop[0].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[1].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[2].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                               |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                      |    <0.001 |
|           I_DMA_REGISTER                                                                                       |    <0.001 |
|           LITE_READ_MUX_I                                                                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                       |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                          |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR                                                                      |     0.002 |
|           I_CMDSTS                                                                                             |    <0.001 |
|           I_SM                                                                                                 |    <0.001 |
|           I_STS_MNGR                                                                                           |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                      |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                           |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                       |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GREY_CODER_I                                                            |     0.000 |
|           VIDEO_REG_I                                                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                               |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                    |     0.002 |
|           GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I                                                     |    <0.001 |
|           GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I                                                  |    <0.001 |
|           GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO                           |     0.001 |
|             fg_inst                                                                                            |     0.001 |
|               inst_fifo_gen                                                                                    |     0.001 |
|                 gconvfifo.rf                                                                                   |     0.001 |
|                   grf.rf                                                                                       |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       gras.rsts                                                                                |    <0.001 |
|                         c0                                                                                     |     0.000 |
|                         c1                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwas.wsts                                                                                |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                         c2                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                 |    <0.001 |
|                         inst_blk_mem_gen                                                                       |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             valid.cstr                                                                         |    <0.001 |
|                               ramloop[0].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[1].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[2].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                               |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                      |    <0.001 |
|           I_DMA_REGISTER                                                                                       |    <0.001 |
|           LITE_READ_MUX_I                                                                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                       |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                          |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                      |     0.020 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                    |     0.010 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                                   |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                                 |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                                 |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                                 |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                                  |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                                   |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                                  |    <0.001 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                                  |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                        |     0.006 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_DATA_FIFO                                                                                      |     0.006 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |     0.006 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |     0.006 |
|                     inst_fifo_gen                                                                              |     0.006 |
|                       gconvfifo.rf                                                                             |     0.006 |
|                         grf.rf                                                                                 |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             gr1.rfwft                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                        |    <0.001 |
|                               gsym_dc.dc                                                                       |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |     0.006 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                           |     0.006 |
|                               inst_blk_mem_gen                                                                 |     0.006 |
|                                 gnativebmg.native_blk_mem_gen                                                  |     0.006 |
|                                   inblk                                                                        |     0.000 |
|                                   outblk                                                                       |     0.000 |
|                                   valid.cstr                                                                   |     0.006 |
|                                     ramloop[0].ram.r                                                           |     0.002 |
|                                       prim_noinit.ram                                                          |     0.002 |
|                                     ramloop[1].ram.r                                                           |     0.004 |
|                                       prim_noinit.ram                                                          |     0.004 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|             I_ADDR_CNTL                                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_CMD_STATUS                                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_CMD_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_MSTR_PCC                                                                                         |     0.001 |
|               I_END_STRB_GEN                                                                                   |     0.000 |
|               I_STRT_STRB_GEN                                                                                  |     0.000 |
|             I_RD_DATA_CNTL                                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_READ_MUX                                                                                       |     0.000 |
|             I_RD_STATUS_CNTLR                                                                                  |    <0.001 |
|             I_RESET                                                                                            |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                    |     0.010 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                |     0.003 |
|               DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET                                                              |     0.000 |
|               DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET                                                             |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                            |    <0.001 |
|               I_DATA_FIFO                                                                                      |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |     0.002 |
|                     inst_fifo_gen                                                                              |     0.002 |
|                       gconvfifo.rf                                                                             |     0.002 |
|                         grf.rf                                                                                 |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             gr1.rfwft                                                                          |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                           |     0.001 |
|                               inst_blk_mem_gen                                                                 |     0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                  |     0.001 |
|                                   inblk                                                                        |     0.000 |
|                                   outblk                                                                       |     0.000 |
|                                   valid.cstr                                                                   |     0.001 |
|                                     ramloop[0].ram.r                                                           |    <0.001 |
|                                       prim_noinit.ram                                                          |    <0.001 |
|                                     ramloop[1].ram.r                                                           |    <0.001 |
|                                       prim_noinit.ram                                                          |    <0.001 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|               I_XD_FIFO                                                                                        |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |    <0.001 |
|                     inst_fifo_gen                                                                              |    <0.001 |
|                       gconvfifo.rf                                                                             |    <0.001 |
|                         grf.rf                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             grhf.rhf                                                                           |    <0.001 |
|                             grss.gdc.dc                                                                        |    <0.001 |
|                               gsym_dc.dc                                                                       |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |    <0.001 |
|                             gdm.dm                                                                             |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                 |    <0.001 |
|                               RAM_reg_0_15_6_8                                                                 |    <0.001 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                              |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                             |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                 |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                                 |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                               |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                               |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                               |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                                |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                                 |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                                |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                                |     0.000 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                               |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                               |    <0.001 |
|                   I_MSSAI_DETECTION                                                                            |     0.000 |
|                 I_SCATTER_STROBE_GEN                                                                           |    <0.001 |
|                 I_TSTRB_FIFO                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                  |    <0.001 |
|                       DYNSHREG_F_I                                                                             |    <0.001 |
|                 SLICE_INSERTION                                                                                |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_ADDR_CNTL                                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_CMD_STATUS                                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_CMD_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_RESET                                                                                            |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                               |    <0.001 |
|               I_WSTRB_DEMUX                                                                                    |     0.000 |
|             I_WR_DATA_CNTL                                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                                    |     0.000 |
|             I_WR_STATUS_CNTLR                                                                                  |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|         I_RST_MODULE                                                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                               |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                               |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                               |    <0.001 |
|     axi_vdma_VGA                                                                                               |     0.018 |
|       U0                                                                                                       |     0.018 |
|         AXI_LITE_REG_INTERFACE_I                                                                               |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                        |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                                                      |     0.002 |
|           I_CMDSTS                                                                                             |    <0.001 |
|           I_SM                                                                                                 |    <0.001 |
|           I_STS_MNGR                                                                                           |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                      |    <0.001 |
|             GENLOCK_FOR_SLAVE.S_GREY_CODER_I                                                                   |     0.000 |
|           VIDEO_REG_I                                                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDADDR_MUX_I                                               |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                    |     0.002 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                                             |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF                                   |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                                              |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                               |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO                        |     0.001 |
|             fg_inst                                                                                            |     0.001 |
|               inst_fifo_gen                                                                                    |     0.001 |
|                 gconvfifo.rf                                                                                   |     0.001 |
|                   grf.rf                                                                                       |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                                 |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                                               |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                       gr1.rfwft                                                                                |    <0.001 |
|                       gras.rsts                                                                                |    <0.001 |
|                         c0                                                                                     |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                       rpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                       gwas.wsts                                                                                |    <0.001 |
|                         c1                                                                                     |    <0.001 |
|                         c2                                                                                     |    <0.001 |
|                       wpntr                                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                                 |    <0.001 |
|                         inst_blk_mem_gen                                                                       |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                             inblk                                                                              |     0.000 |
|                             outblk                                                                             |     0.000 |
|                             valid.cstr                                                                         |    <0.001 |
|                               ramloop[0].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[1].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                               ramloop[2].ram.r                                                                 |    <0.001 |
|                                 prim_noinit.ram                                                                |    <0.001 |
|                     inblk                                                                                      |     0.000 |
|                     outblk                                                                                     |     0.000 |
|                     rstblk                                                                                     |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                               |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                      |    <0.001 |
|           I_DMA_REGISTER                                                                                       |    <0.001 |
|           LITE_READ_MUX_I                                                                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                       |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                     |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                          |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                      |     0.010 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                    |     0.010 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                                   |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                                 |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                                 |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                                 |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                                  |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                                   |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                                  |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                                  |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                        |     0.006 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_DATA_FIFO                                                                                      |     0.006 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |     0.006 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                            |     0.006 |
|                     inst_fifo_gen                                                                              |     0.006 |
|                       gconvfifo.rf                                                                             |     0.006 |
|                         grf.rf                                                                                 |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|                             gr1.rfwft                                                                          |    <0.001 |
|                             grss.gdc.dc                                                                        |    <0.001 |
|                               gsym_dc.dc                                                                       |    <0.001 |
|                             grss.rsts                                                                          |    <0.001 |
|                               c1                                                                               |     0.000 |
|                               c2                                                                               |    <0.001 |
|                             rpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|                             gwss.wsts                                                                          |    <0.001 |
|                               c0                                                                               |     0.000 |
|                               c1                                                                               |    <0.001 |
|                             wpntr                                                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                |     0.006 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                           |     0.006 |
|                               inst_blk_mem_gen                                                                 |     0.006 |
|                                 gnativebmg.native_blk_mem_gen                                                  |     0.006 |
|                                   inblk                                                                        |     0.000 |
|                                   outblk                                                                       |     0.000 |
|                                   valid.cstr                                                                   |     0.006 |
|                                     ramloop[0].ram.r                                                           |     0.002 |
|                                       prim_noinit.ram                                                          |     0.002 |
|                                     ramloop[1].ram.r                                                           |     0.004 |
|                                       prim_noinit.ram                                                          |     0.004 |
|                           inblk                                                                                |     0.000 |
|                           outblk                                                                               |     0.000 |
|                           rstblk                                                                               |     0.000 |
|             I_ADDR_CNTL                                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_CMD_STATUS                                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_CMD_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|             I_MSTR_PCC                                                                                         |     0.001 |
|               I_END_STRB_GEN                                                                                   |     0.000 |
|               I_STRT_STRB_GEN                                                                                  |     0.000 |
|             I_RD_DATA_CNTL                                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                                               |    <0.001 |
|               I_READ_MUX                                                                                       |     0.000 |
|             I_RD_STATUS_CNTLR                                                                                  |    <0.001 |
|             I_RESET                                                                                            |    <0.001 |
|         I_RST_MODULE                                                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                   |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                 |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                               |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                               |    <0.001 |
|     hdmi_rx                                                                                                    |     0.035 |
|       U0                                                                                                       |     0.035 |
|         BlueDecoder                                                                                            |     0.010 |
|           ChannelBond                                                                                          |    <0.001 |
|             cbfifo_i                                                                                           |    <0.001 |
|               dram16s[0].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[1].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[2].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[3].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[4].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[5].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[6].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[7].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[8].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[9].RAM32X1D_inst                                                                         |    <0.001 |
|           IBuffs                                                                                               |     0.010 |
|           PhaseAlignment                                                                                       |    <0.001 |
|         Edid                                                                                                   |     0.002 |
|           Inst_TwiSlave                                                                                        |     0.001 |
|         GreenDecoder                                                                                           |     0.010 |
|           ChannelBond                                                                                          |    <0.001 |
|             cbfifo_i                                                                                           |    <0.001 |
|               dram16s[0].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[1].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[2].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[3].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[4].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[5].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[6].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[7].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[8].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[9].RAM32X1D_inst                                                                         |    <0.001 |
|           IBuffs                                                                                               |     0.010 |
|           PhaseAlignment                                                                                       |    <0.001 |
|         HDMI_SDA_IOBUF                                                                                         |     0.000 |
|         PclkGen                                                                                                |     0.002 |
|         RedDecoder                                                                                             |     0.010 |
|           ChannelBond                                                                                          |    <0.001 |
|             cbfifo_i                                                                                           |    <0.001 |
|               dram16s[0].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[1].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[2].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[3].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[4].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[5].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[6].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[7].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[8].RAM32X1D_inst                                                                         |    <0.001 |
|               dram16s[9].RAM32X1D_inst                                                                         |    <0.001 |
|           IBuffs                                                                                               |     0.010 |
|           PhaseAlignment                                                                                       |    <0.001 |
|     processing_system7_0                                                                                       |     1.526 |
|       inst                                                                                                     |     1.526 |
|     processing_system7_0_axi_periph                                                                            |     0.004 |
|       m00_couplers                                                                                             |    <0.001 |
|         m00_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       m01_couplers                                                                                             |    <0.001 |
|         m01_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       m02_couplers                                                                                             |    <0.001 |
|         m02_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       m03_couplers                                                                                             |    <0.001 |
|         m03_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       m04_couplers                                                                                             |    <0.001 |
|         m04_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       m05_couplers                                                                                             |    <0.001 |
|         m05_regslice                                                                                           |    <0.001 |
|           inst                                                                                                 |    <0.001 |
|             ar_pipe                                                                                            |    <0.001 |
|             aw_pipe                                                                                            |    <0.001 |
|             axi_infrastructure_v1_1_axi2vector_0                                                               |     0.000 |
|             axi_infrastructure_v1_1_vector2axi_0                                                               |     0.000 |
|             b_pipe                                                                                             |    <0.001 |
|             r_pipe                                                                                             |    <0.001 |
|             w_pipe                                                                                             |    <0.001 |
|       s00_couplers                                                                                             |     0.000 |
|       xbar                                                                                                     |    <0.001 |
|         inst                                                                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                             |    <0.001 |
|             addr_arbiter_inst                                                                                  |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                                 |    <0.001 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                      |    <0.001 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                                      |     0.000 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                                      |     0.000 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                                      |     0.000 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                                      |     0.000 |
|               gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator          |     0.000 |
|                 LUT_LEVEL[2].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                                      |     0.000 |
|                 LUT_LEVEL[4].compare_inst                                                                      |     0.000 |
|             gen_decerr.decerr_slave_inst                                                                       |    <0.001 |
|             mi_arready_mux_inst                                                                                |    <0.001 |
|             mi_awready_mux_inst                                                                                |    <0.001 |
|             mi_bmesg_mux_inst                                                                                  |    <0.001 |
|             mi_bvalid_mux_inst                                                                                 |    <0.001 |
|             mi_rmesg_mux_inst                                                                                  |    <0.001 |
|             mi_rvalid_mux_inst                                                                                 |    <0.001 |
|             mi_wready_mux_inst                                                                                 |    <0.001 |
|             reg_slice_r                                                                                        |     0.000 |
|             si_bready_mux_inst                                                                                 |    <0.001 |
|             si_rready_mux_inst                                                                                 |    <0.001 |
|             splitter_ar                                                                                        |    <0.001 |
|             splitter_aw                                                                                        |    <0.001 |
|     sobel_0                                                                                                    |     0.016 |
|       inst                                                                                                     |     0.016 |
|         ap_rst_n_if_U                                                                                          |     0.000 |
|         sobel_CONTROL_BUS_if_U                                                                                 |    <0.001 |
|         sobel_U                                                                                                |     0.015 |
|           img_0_cols_V_channel1_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_0_cols_V_channel1_ram                                                             |    <0.001 |
|           img_0_cols_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_0_cols_V_channel_ram                                                              |    <0.001 |
|           img_0_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_0_data_stream_0_V_ram                                                             |    <0.001 |
|           img_0_data_stream_1_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_0_data_stream_1_V_ram                                                             |    <0.001 |
|           img_0_data_stream_2_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_0_data_stream_2_V_ram                                                             |    <0.001 |
|           img_0_rows_V_channel1_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_0_rows_V_channel1_ram                                                             |    <0.001 |
|           img_0_rows_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_0_rows_V_channel_ram                                                              |    <0.001 |
|           img_1_cols_V_U                                                                                       |    <0.001 |
|           img_1_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_1_data_stream_0_V_ram                                                             |    <0.001 |
|           img_1_rows_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_1_rows_V_ram                                                                      |    <0.001 |
|           img_2_cols_V_U                                                                                       |    <0.001 |
|           img_2_cols_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_2_cols_V_channel_ram                                                              |    <0.001 |
|           img_2_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_2_data_stream_0_V_ram                                                             |    <0.001 |
|           img_2_rows_V_U                                                                                       |    <0.001 |
|           img_2_rows_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_2_rows_V_channel_ram                                                              |    <0.001 |
|           img_3_cols_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_3_cols_V_ram                                                                      |    <0.001 |
|           img_3_cols_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_3_cols_V_channel_ram                                                              |    <0.001 |
|           img_3_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_3_data_stream_0_V_ram                                                             |    <0.001 |
|           img_3_rows_V_U                                                                                       |    <0.001 |
|           img_3_rows_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_3_rows_V_channel_ram                                                              |    <0.001 |
|           img_4_cols_V_U                                                                                       |    <0.001 |
|           img_4_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_4_data_stream_0_V_ram                                                             |    <0.001 |
|           img_4_rows_V_U                                                                                       |    <0.001 |
|           img_5_cols_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_5_cols_V_ram                                                                      |    <0.001 |
|           img_5_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_5_data_stream_0_V_ram                                                             |    <0.001 |
|           img_5_rows_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_5_rows_V_ram                                                                      |    <0.001 |
|           img_6_cols_V_U                                                                                       |    <0.001 |
|           img_6_cols_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_6_cols_V_channel_ram                                                              |    <0.001 |
|           img_6_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_6_data_stream_0_V_ram                                                             |    <0.001 |
|           img_6_rows_V_U                                                                                       |    <0.001 |
|           img_6_rows_V_channel_U                                                                               |    <0.001 |
|             U_FIFO_sobel_img_6_rows_V_channel_ram                                                              |    <0.001 |
|           img_7_cols_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_7_cols_V_ram                                                                      |    <0.001 |
|           img_7_data_stream_0_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_7_data_stream_0_V_ram                                                             |    <0.001 |
|           img_7_data_stream_1_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_7_data_stream_1_V_ram                                                             |    <0.001 |
|           img_7_data_stream_2_V_U                                                                              |    <0.001 |
|             U_FIFO_sobel_img_7_data_stream_2_V_ram                                                             |    <0.001 |
|           img_7_rows_V_U                                                                                       |    <0.001 |
|             U_FIFO_sobel_img_7_rows_V_ram                                                                      |    <0.001 |
|           sobel_AXIvideo2Mat_U0                                                                                |    <0.001 |
|           sobel_AddWeighted_U0                                                                                 |    <0.001 |
|             grp_sobel_arithm_pro_fu_75                                                                         |    <0.001 |
|           sobel_Block_proc_U0                                                                                  |     0.002 |
|           sobel_CvtColor_1_U0                                                                                  |    <0.001 |
|           sobel_CvtColor_U0                                                                                    |     0.003 |
|           sobel_Duplicate_720_1280_0_0_U0                                                                      |    <0.001 |
|           sobel_Mat2AXIvideo_U0                                                                                |    <0.001 |
|           sobel_Sobel_1_U0                                                                                     |     0.002 |
|             grp_sobel_Filter2D_fu_49                                                                           |     0.002 |
|               k_buf_0_val_0_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
|               k_buf_0_val_1_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
|               k_buf_0_val_2_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
|           sobel_Sobel_U0                                                                                       |     0.003 |
|             grp_sobel_Filter2D_fu_49                                                                           |     0.003 |
|               k_buf_0_val_0_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
|               k_buf_0_val_1_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
|               k_buf_0_val_2_U                                                                                  |    <0.001 |
|                 sobel_Filter2D_k_buf_0_val_0_ram_U                                                             |    <0.001 |
+----------------------------------------------------------------------------------------------------------------+-----------+


