{
  "name": "ostd::arch::timer::hpet::Hpet::new",
  "span": "ostd/src/arch/x86/timer/hpet.rs:54:5: 54:53",
  "mir": "fn ostd::arch::timer::hpet::Hpet::new(_1: core::ptr::NonNull<u8>) -> arch::timer::hpet::Hpet {\n    let mut _0: arch::timer::hpet::Hpet;\n    let  _2: volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>;\n    let  _3: volatile::VolatileRef<'_, u32>;\n    let  _4: volatile::VolatileRef<'_, u32>;\n    let mut _5: (volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>, volatile::VolatileRef<'_, u32>, volatile::VolatileRef<'_, u32>);\n    let mut _6: volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>;\n    let mut _7: core::ptr::NonNull<u32>;\n    let mut _8: core::ptr::NonNull<u8>;\n    let mut _9: volatile::VolatileRef<'_, u32>;\n    let mut _10: core::ptr::NonNull<u32>;\n    let mut _11: core::ptr::NonNull<u8>;\n    let mut _12: volatile::VolatileRef<'_, u32>;\n    let mut _13: core::ptr::NonNull<u32>;\n    let mut _14: core::ptr::NonNull<u8>;\n    let  _15: u8;\n    let mut _16: u8;\n    let mut _17: u32;\n    let mut _18: u32;\n    let mut _19: u32;\n    let mut _20: volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>;\n    let mut _21: &volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>;\n    let mut _22: u32;\n    let mut _23: bool;\n    let mut _24: (u8, bool);\n    let  _25: usize;\n    let mut _26: alloc::vec::Vec<volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>>;\n    let mut _27: core::ops::Range<usize>;\n    let mut _28: core::ops::Range<usize>;\n    let mut _29: core::ops::Range<usize>;\n    let mut _30: core::option::Option<usize>;\n    let mut _31: &mut core::ops::Range<usize>;\n    let mut _32: isize;\n    let  _33: usize;\n    let  _34: volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>;\n    let mut _35: core::ptr::NonNull<arch::timer::hpet::HpetTimerRegister>;\n    let mut _36: core::ptr::NonNull<u8>;\n    let mut _37: core::ptr::NonNull<u8>;\n    let mut _38: usize;\n    let mut _39: (usize, bool);\n    let  _40: ();\n    let mut _41: &mut alloc::vec::Vec<volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>>;\n    let  _42: irq::top_half::IrqLine;\n    let mut _43: core::result::Result<irq::top_half::IrqLine, error::Error>;\n    let  _44: arch::irq::chip::MappedIrqLine;\n    let mut _45: core::result::Result<arch::irq::chip::MappedIrqLine, error::Error>;\n    let  _46: &arch::irq::chip::IrqChip;\n    let mut _47: core::option::Option<&arch::irq::chip::IrqChip>;\n    let mut _48: &spin::once::Once<arch::irq::chip::IrqChip>;\n    let mut _49: alloc::vec::Vec<volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>>;\n    debug base_address => _1;\n    debug information_register => _2;\n    debug general_configuration_register => _3;\n    debug general_interrupt_status_register => _4;\n    debug num_comparator => _15;\n    debug num_comparator => _25;\n    debug comparators => _26;\n    debug iter => _29;\n    debug i => _33;\n    debug comp => _34;\n    debug irq => _42;\n    debug irq => _44;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = core::ptr::NonNull::<u8>::add(_1, arch::timer::hpet::OFFSET_ID_REGISTER) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _7 = core::ptr::NonNull::<u8>::cast::<u32>(move _8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_8);\n        _6 = volatile::VolatileRef::<'_, u32>::new_read_only(move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core::ptr::NonNull::<u8>::add(_1, arch::timer::hpet::OFFSET_CONFIGURATION_REGISTER) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _10 = core::ptr::NonNull::<u8>::cast::<u32>(move _11) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_11);\n        _9 = volatile::VolatileRef::<'_, u32>::new(move _10) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_10);\n        StorageLive(_12);\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = core::ptr::NonNull::<u8>::add(_1, arch::timer::hpet::OFFSET_INTERRUPT_STATUS_REGISTER) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        _13 = core::ptr::NonNull::<u8>::cast::<u32>(move _14) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_14);\n        _12 = volatile::VolatileRef::<'_, u32>::new(move _13) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_13);\n        _5 = (move _6, move _9, move _12);\n        StorageDead(_12);\n        StorageDead(_9);\n        StorageDead(_6);\n        _2 = (_5.0: volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>);\n        _3 = move (_5.1: volatile::VolatileRef<'_, u32>);\n        _4 = move (_5.2: volatile::VolatileRef<'_, u32>);\n        StorageDead(_5);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        _21 = &_2;\n        _20 = volatile::VolatileRef::<'_, u32, volatile::access::ReadOnly>::as_ptr(move _21) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_21);\n        _19 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>>::read(move _20) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_20);\n        _18 = BitAnd(move _19, 7936_u32);\n        StorageDead(_19);\n        _22 = 8_i32 as u32;\n        _23 = Lt(move _22, 32_u32);\n        assert(move _23, \"attempt to shift right by `{}`, which would overflow\", 8_i32) -> [success: bb12, unwind unreachable];\n    }\n    bb12: {\n        _17 = Shr(move _18, 8_i32);\n        StorageDead(_18);\n        _16 = move _17 as u8;\n        StorageDead(_17);\n        _24 = CheckedAdd(_16, 1_u8);\n        assert(!move (_24.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _16, 1_u8) -> [success: bb13, unwind unreachable];\n    }\n    bb13: {\n        _15 = move (_24.0: u8);\n        StorageDead(_16);\n        _25 = _15 as usize;\n        StorageLive(_26);\n        _26 = alloc::vec::Vec::<volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>>::with_capacity(_25) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageLive(_27);\n        StorageLive(_28);\n        _28 = Range(0_usize, _25);\n        _27 = <core::ops::Range<usize> as core::iter::IntoIterator>::into_iter(move _28) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_28);\n        StorageLive(_29);\n        _29 = move _27;\n        goto -> bb16;\n    }\n    bb16: {\n        StorageLive(_30);\n        _31 = &mut _29;\n        _30 = <core::ops::Range<usize> as core::iter::Iterator>::next(_31) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        _32 = discriminant(_30);\n        switchInt(move _32) -> [0: bb20, 1: bb19, otherwise: bb18];\n    }\n    bb18: {\n        unreachable;\n    }\n    bb19: {\n        _33 = ((_30 as variant#1).0: usize);\n        StorageLive(_35);\n        StorageLive(_36);\n        StorageLive(_37);\n        _37 = core::ptr::NonNull::<u8>::add(_1, 256_usize) -> [return: bb21, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_30);\n        StorageDead(_29);\n        StorageDead(_27);\n        StorageLive(_43);\n        _43 = irq::top_half::IrqLine::alloc() -> [return: bb27, unwind unreachable];\n    }\n    bb21: {\n        StorageLive(_38);\n        _39 = CheckedMul(_33, 32_usize);\n        assert(!move (_39.1: bool), \"attempt to compute `{} * {}`, which would overflow\", _33, 32_usize) -> [success: bb22, unwind unreachable];\n    }\n    bb22: {\n        _38 = move (_39.0: usize);\n        _36 = core::ptr::NonNull::<u8>::add(move _37, move _38) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_38);\n        StorageDead(_37);\n        _35 = core::ptr::NonNull::<u8>::cast::<arch::timer::hpet::HpetTimerRegister>(move _36) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageDead(_36);\n        _34 = volatile::VolatileRef::<'_, arch::timer::hpet::HpetTimerRegister>::new(move _35) -> [return: bb25, unwind unreachable];\n    }\n    bb25: {\n        StorageDead(_35);\n        StorageLive(_41);\n        _41 = &mut _26;\n        _40 = alloc::vec::Vec::<volatile::VolatileRef<'_, arch::timer::hpet::HpetTimerRegister>>::push(move _41, _34) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageDead(_41);\n        StorageDead(_30);\n        goto -> bb16;\n    }\n    bb27: {\n        _42 = core::result::Result::<irq::top_half::IrqLine, error::Error>::unwrap(move _43) -> [return: bb28, unwind unreachable];\n    }\n    bb28: {\n        StorageDead(_43);\n        StorageLive(_45);\n        StorageLive(_47);\n        StorageLive(_48);\n        _48 = {alloc261: &spin::once::Once<arch::irq::chip::IrqChip>};\n        _47 = spin::once::Once::<arch::irq::chip::IrqChip>::get(move _48) -> [return: bb29, unwind unreachable];\n    }\n    bb29: {\n        StorageDead(_48);\n        _46 = core::option::Option::<&arch::irq::chip::IrqChip>::unwrap(move _47) -> [return: bb30, unwind unreachable];\n    }\n    bb30: {\n        StorageDead(_47);\n        _45 = arch::irq::chip::IrqChip::map_isa_pin_to(_46, _42, 0_u8) -> [return: bb31, unwind unreachable];\n    }\n    bb31: {\n        _44 = core::result::Result::<arch::irq::chip::MappedIrqLine, error::Error>::unwrap(move _45) -> [return: bb32, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_45);\n        StorageLive(_49);\n        _49 = move _26;\n        _0 = Hpet(_2, _3, _4, move _49, _44);\n        StorageDead(_49);\n        StorageDead(_26);\n        return;\n    }\n}\n"
}