-- EASE/HDL begin --------------------------------------------------------------
-- 
-- Architecture 'behaviour' of entity 'interfaces'.
-- 
--------------------------------------------------------------------------------
-- 
-- Copy of the interface declaration:
-- 
--   port(
--     in_port       : out    std_logic_vector(7 downto 0);
--     interrupt     : out    std_logic;
--     interrupt_ack : in     std_logic;
--     nombre1       : in     std_logic_vector(7 downto 0);
--     nombre2       : in     std_logic_vector(7 downto 0);
--     port_id       : in     std_logic_vector(7 downto 0);
--     read_strobe   : in     std_logic;
--     reset         : out    std_logic;
--     reset_n       : in     std_logic);
-- 
-- EASE/HDL end ----------------------------------------------------------------

architecture behaviour of interfaces is

begin

IN_PORT <= 	nombre1 WHEN READ_STROBE = '1' AND PORT_ID = "00000001" ELSE 
			nombre2 WHEN READ_STROBE = '1' AND PORT_ID = "00000010" ELSE 
			"00000000";

RESET <= NOT reset_n;

interrupt <= '0';

end architecture behaviour ; -- of interfaces

