

================================================================
== Vivado HLS Report for 'update_knn20'
================================================================
* Date:           Sun Sep  6 16:09:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.378 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      498|     4099| 5.666 us | 46.638 us |  498|  4099|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         9|          8|          1|   450|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        7|        7|         3|          1|          1|     6|    yes   |
        |- INCREMENT                   |        3|        3|         1|          1|          1|     3|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 4
  Pipeline-0 : II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-2 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-3 : II = 1, D = 1, States = { 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 11 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 39 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 27 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 44 
44 --> 45 44 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%index_load = load i1* @index, align 1" [dg_reg/src/sdsoc/digitrec.cpp:7469]   --->   Operation 53 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %index_load, label %._crit_edge680, label %.preheader677.preheader" [dg_reg/src/sdsoc/digitrec.cpp:7469]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader677" [dg_reg/src/sdsoc/digitrec.cpp:7472]   --->   Operation 55 'br' <Predicate = (!index_load)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader677.preheader ]"   --->   Operation 56 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln7472 = icmp eq i9 %i_0, -62" [dg_reg/src/sdsoc/digitrec.cpp:7472]   --->   Operation 57 'icmp' 'icmp_ln7472' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:7472]   --->   Operation 59 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7472, label %0, label %STORE_LOCAL" [dg_reg/src/sdsoc/digitrec.cpp:7472]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7475]   --->   Operation 61 'read' 'tmp_V' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7476]   --->   Operation 62 'read' 'tmp_V_1' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7477]   --->   Operation 63 'read' 'tmp_V_2' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7478]   --->   Operation 64 'read' 'tmp_V_3' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7479]   --->   Operation 65 'read' 'tmp_V_4' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7480]   --->   Operation 66 'read' 'tmp_V_5' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 67 [1/1] (3.63ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7481]   --->   Operation 67 'read' 'tmp_V_6' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:7473]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [dg_reg/src/sdsoc/digitrec.cpp:7473]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:7474]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln7475 = zext i9 %i_0 to i64" [dg_reg/src/sdsoc/digitrec.cpp:7475]   --->   Operation 71 'zext' 'zext_ln7475' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%training_set_V_4_add = getelementptr [450 x i256]* @training_set_V_4, i64 0, i64 %zext_ln7475" [dg_reg/src/sdsoc/digitrec.cpp:7475]   --->   Operation 72 'getelementptr' 'training_set_V_4_add' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_V_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7482]   --->   Operation 73 'read' 'tmp_V_7' <Predicate = (!icmp_ln7472)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7)" [dg_reg/src/sdsoc/digitrec.cpp:7482]   --->   Operation 74 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_4_add, align 32" [dg_reg/src/sdsoc/digitrec.cpp:7482]   --->   Operation 75 'store' <Predicate = (!icmp_ln7472)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [dg_reg/src/sdsoc/digitrec.cpp:7483]   --->   Operation 76 'specregionend' 'empty_8' <Predicate = (!icmp_ln7472)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader677" [dg_reg/src/sdsoc/digitrec.cpp:7472]   --->   Operation 77 'br' <Predicate = (!icmp_ln7472)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.63>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "store i1 true, i1* @index, align 1" [dg_reg/src/sdsoc/digitrec.cpp:7486]   --->   Operation 78 'store' <Predicate = (!index_load)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge680" [dg_reg/src/sdsoc/digitrec.cpp:7487]   --->   Operation 79 'br' <Predicate = (!index_load)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_V_8_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7490]   --->   Operation 80 'read' 'tmp_V_8_0' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 81 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 81 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 82 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 83 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 84 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 85 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 86 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:7526]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.76>

State 12 <SV = 3> <Delay = 3.63>
ST_12 : Operation 87 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7491]   --->   Operation 87 'read' 'tmp_V_8' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_8 to i4" [dg_reg/src/sdsoc/digitrec.cpp:7497]   --->   Operation 88 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.63>
ST_13 : Operation 89 [1/1] (3.63ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7492]   --->   Operation 89 'read' 'tmp_V_9' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 14 <SV = 5> <Delay = 3.63>
ST_14 : Operation 90 [1/1] (3.63ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7493]   --->   Operation 90 'read' 'tmp_V_10' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 15 <SV = 6> <Delay = 3.63>
ST_15 : Operation 91 [1/1] (3.63ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7494]   --->   Operation 91 'read' 'tmp_V_11' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 16 <SV = 7> <Delay = 3.63>
ST_16 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7495]   --->   Operation 92 'read' 'tmp_V_12' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 17 <SV = 8> <Delay = 3.63>
ST_17 : Operation 93 [1/1] (3.63ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7496]   --->   Operation 93 'read' 'tmp_V_13' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 18 <SV = 9> <Delay = 3.63>
ST_18 : Operation 94 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7497]   --->   Operation 94 'read' 'tmp_V_14' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 19 <SV = 10> <Delay = 3.63>
ST_19 : Operation 95 [1/1] (3.63ns)   --->   "%tmp_V_16_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7505]   --->   Operation 95 'read' 'tmp_V_16_0' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 20 <SV = 11> <Delay = 3.63>
ST_20 : Operation 96 [1/1] (3.63ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7506]   --->   Operation 96 'read' 'tmp_V_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 21 <SV = 12> <Delay = 3.63>
ST_21 : Operation 97 [1/1] (3.63ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7507]   --->   Operation 97 'read' 'tmp_V_23' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 22 <SV = 13> <Delay = 3.63>
ST_22 : Operation 98 [1/1] (3.63ns)   --->   "%tmp_V_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7508]   --->   Operation 98 'read' 'tmp_V_24' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 23 <SV = 14> <Delay = 3.63>
ST_23 : Operation 99 [1/1] (3.63ns)   --->   "%tmp_V_20_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7509]   --->   Operation 99 'read' 'tmp_V_20_0' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 24 <SV = 15> <Delay = 3.63>
ST_24 : Operation 100 [1/1] (3.63ns)   --->   "%tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7510]   --->   Operation 100 'read' 'tmp_V_25' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 25 <SV = 16> <Delay = 3.63>
ST_25 : Operation 101 [1/1] (3.63ns)   --->   "%tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7511]   --->   Operation 101 'read' 'tmp_V_26' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 26 <SV = 17> <Delay = 3.63>
ST_26 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:7512]   --->   Operation 102 'read' 'tmp_V_27' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_9, i32 %tmp_V_10, i32 %tmp_V_11, i32 %tmp_V_12, i32 %tmp_V_13, i32 %tmp_V_14)" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 103 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 104 [1/1] (1.76ns)   --->   "br label %1" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 18> <Delay = 8.14>
ST_27 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge680 ], [ %add_ln7529, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 105 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge680 ], [ %select_ln7535_1, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 106 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (0.00ns)   --->   "%i3_0 = phi i8 [ 0, %._crit_edge680 ], [ %i_1, %LANES_end ]"   --->   Operation 107 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln7535 = zext i2 %j_0 to i3" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 108 'zext' 'zext_ln7535' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln7535 = trunc i2 %j_0 to i1" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 109 'trunc' 'trunc_ln7535' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln7535, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (1.65ns)   --->   "%sub_ln7535 = sub i3 %shl_ln, %zext_ln7535" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 111 'sub' 'sub_ln7535' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 112 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln7535" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 112 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 113 [1/1] (1.66ns)   --->   "%icmp_ln7529 = icmp eq i9 %indvar_flatten, -62" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 113 'icmp' 'icmp_ln7529' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln7529 = add i9 1, %indvar_flatten" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 114 'add' 'add_ln7529' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7529, label %.preheader437.preheader.preheader, label %LANES_begin" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln7531 = icmp eq i8 %i3_0, -31" [dg_reg/src/sdsoc/digitrec.cpp:7531]   --->   Operation 116 'icmp' 'icmp_ln7531' <Predicate = (!icmp_ln7529)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 117 [1/1] (1.24ns)   --->   "%select_ln7535 = select i1 %icmp_ln7531, i8 0, i8 %i3_0" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 117 'select' 'select_ln7535' <Predicate = (!icmp_ln7529)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 118 [1/1] (1.56ns)   --->   "%add_ln7529_1 = add i2 1, %j_0" [dg_reg/src/sdsoc/digitrec.cpp:7529]   --->   Operation 118 'add' 'add_ln7529_1' <Predicate = (!icmp_ln7529)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln7535_1 = zext i2 %add_ln7529_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 119 'zext' 'zext_ln7535_1' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln7535_1 = select i1 %icmp_ln7531, i2 %add_ln7529_1, i2 %j_0" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 120 'select' 'select_ln7535_1' <Predicate = (!icmp_ln7529)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln7535_2 = zext i2 %select_ln7535_1 to i15" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 121 'zext' 'zext_ln7535_2' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (5.59ns)   --->   "%mul_ln7535 = mul i15 -14768, %zext_ln7535_2" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 122 'mul' 'mul_ln7535' <Predicate = (!icmp_ln7529)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln7535_1 = trunc i2 %add_ln7529_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 123 'trunc' 'trunc_ln7535_1' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln7535_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln7535_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 124 'bitconcatenate' 'shl_ln7535_mid1' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 125 [1/1] (1.65ns)   --->   "%sub_ln7535_1 = sub i3 %shl_ln7535_mid1, %zext_ln7535_1" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 125 'sub' 'sub_ln7535_1' <Predicate = (!icmp_ln7529)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 126 [1/1] (0.98ns)   --->   "%select_ln7535_2 = select i1 %icmp_ln7531, i3 %sub_ln7535_1, i3 %sub_ln7535" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 126 'select' 'select_ln7535_2' <Predicate = (!icmp_ln7529)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 127 [1/1] (1.13ns)   --->   "%icmp_ln4141_3 = icmp eq i3 %shl_ln7535_mid1, %zext_ln7535_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 127 'icmp' 'icmp_ln4141_3' <Predicate = (!icmp_ln7529)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 128 [1/1] (0.99ns)   --->   "%select_ln7535_3 = select i1 %icmp_ln7531, i1 %icmp_ln4141_3, i1 %icmp_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 128 'select' 'select_ln7535_3' <Predicate = (!icmp_ln7529)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [dg_reg/src/sdsoc/digitrec.cpp:7532]   --->   Operation 129 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_3)" [dg_reg/src/sdsoc/digitrec.cpp:7536]   --->   Operation 130 'specregionend' 'empty_9' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (1.91ns)   --->   "%i_1 = add i8 %select_ln7535, 1" [dg_reg/src/sdsoc/digitrec.cpp:7531]   --->   Operation 131 'add' 'i_1' <Predicate = (!icmp_ln7529)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 132 'br' <Predicate = (!icmp_ln7529)> <Delay = 0.00>

State 28 <SV = 19> <Delay = 6.38>
ST_28 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln7535_3 = zext i15 %mul_ln7535 to i32" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 133 'zext' 'zext_ln7535_3' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_28 : Operation 134 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln7535_1 = mul i32 52429, %zext_ln7535_3" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 134 'mul' 'mul_ln7535_1' <Predicate = (!icmp_ln7529)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln7535_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln7535_1, i32 22, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 135 'partselect' 'trunc_ln7535_mid2' <Predicate = (!icmp_ln7529)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 5.07>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln7531 = zext i8 %select_ln7535 to i9" [dg_reg/src/sdsoc/digitrec.cpp:7531]   --->   Operation 136 'zext' 'zext_ln7531' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln7534 = add i9 %trunc_ln7535_mid2, %zext_ln7531" [dg_reg/src/sdsoc/digitrec.cpp:7534]   --->   Operation 137 'add' 'add_ln7534' <Predicate = (!icmp_ln7529)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln7534 = zext i9 %add_ln7534 to i64" [dg_reg/src/sdsoc/digitrec.cpp:7534]   --->   Operation 138 'zext' 'zext_ln7534' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%training_set_V_4_add_1 = getelementptr [450 x i256]* @training_set_V_4, i64 0, i64 %zext_ln7534" [dg_reg/src/sdsoc/digitrec.cpp:7534]   --->   Operation 139 'getelementptr' 'training_set_V_4_add_1' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_29 : Operation 140 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_4_add_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:7534]   --->   Operation 140 'load' 'training_instance_V' <Predicate = (!icmp_ln7529)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 30 <SV = 21> <Delay = 4.29>
ST_30 : Operation 141 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_4_add_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:7534]   --->   Operation 141 'load' 'training_instance_V' <Predicate = (!icmp_ln7529)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_30 : Operation 142 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 142 'trunc' 'rhs_V' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_30 : Operation 143 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 143 'xor' 'ret_V' <Predicate = (!icmp_ln7529)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.02>
ST_31 : Operation 144 [8/8] (7.02ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 144 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 23> <Delay = 8.67>
ST_32 : Operation 145 [7/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 145 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 8.67>
ST_33 : Operation 146 [6/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 146 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 8.67>
ST_34 : Operation 147 [5/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 147 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 8.67>
ST_35 : Operation 148 [4/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 148 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 27> <Delay = 8.67>
ST_36 : Operation 149 [3/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 149 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 8.67>
ST_37 : Operation 150 [2/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 150 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "%knn_set_0_load = load i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 151 'load' 'knn_set_0_load' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.00ns)   --->   "%knn_set_3_load = load i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 152 'load' 'knn_set_3_load' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_0_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 153 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln4141_1 = trunc i11 %knn_set_3_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 154 'trunc' 'trunc_ln4141_1' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln7535_3, i9 %trunc_ln4141, i9 %trunc_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 155 'select' 'select_ln4141' <Predicate = (!icmp_ln7529)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%knn_set_1_load = load i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 156 'load' 'knn_set_1_load' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%knn_set_4_load = load i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 157 'load' 'knn_set_4_load' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln4141_2 = trunc i11 %knn_set_1_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 158 'trunc' 'trunc_ln4141_2' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln4141_3 = trunc i11 %knn_set_4_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 159 'trunc' 'trunc_ln4141_3' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (0.96ns)   --->   "%select_ln4141_1 = select i1 %select_ln7535_3, i9 %trunc_ln4141_2, i9 %trunc_ln4141_3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 160 'select' 'select_ln4141_1' <Predicate = (!icmp_ln7529)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 161 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_1, %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 161 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln7529)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 162 [1/1] (0.96ns)   --->   "%select_ln4141_2 = select i1 %icmp_ln4141_1, i9 %select_ln4141_1, i9 %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 162 'select' 'select_ln4141_2' <Predicate = (!icmp_ln7529)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 163 [1/1] (0.00ns)   --->   "%knn_set_2_load = load i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 163 'load' 'knn_set_2_load' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%knn_set_load = load i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 164 'load' 'knn_set_load' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln4141_4 = trunc i11 %knn_set_2_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 165 'trunc' 'trunc_ln4141_4' <Predicate = (!icmp_ln7529 & select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln4141_5 = trunc i11 %knn_set_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 166 'trunc' 'trunc_ln4141_5' <Predicate = (!icmp_ln7529 & !select_ln7535_3)> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.96ns)   --->   "%select_ln4141_3 = select i1 %select_ln7535_3, i9 %trunc_ln4141_4, i9 %trunc_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 167 'select' 'select_ln4141_3' <Predicate = (!icmp_ln7529)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 168 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_3, %select_ln4141_2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 168 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln7529)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%select_ln4141_4 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 169 'select' 'select_ln4141_4' <Predicate = (!icmp_ln7529)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 170 'or' 'or_ln4141' <Predicate = (!icmp_ln7529)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_6 = select i1 %or_ln4141, i2 %select_ln4141_4, i2 0" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 171 'select' 'select_ln4141_6' <Predicate = (!icmp_ln7529)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 29> <Delay = 5.43>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 172 'specloopname' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 173 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:7532]   --->   Operation 174 'specloopname' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:7533]   --->   Operation 175 'specpipeline' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 176 [1/8] (3.66ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 176 'call' 'dist' <Predicate = (!icmp_ln7529)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i8 %dist to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 177 'zext' 'zext_ln4141' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_5 = select i1 %icmp_ln4141_2, i9 %select_ln4141_3, i9 %select_ln4141_2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 178 'select' 'select_ln4141_5' <Predicate = (!icmp_ln7529)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln4141_1 = zext i2 %select_ln4141_6 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 179 'zext' 'zext_ln4141_1' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i9 %zext_ln4141, %select_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 180 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln7529)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4149, label %2, label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 181 'br' <Predicate = (!icmp_ln7529)> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln7535_2, %zext_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 182 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 183 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 183 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln4150_5 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 184 'zext' 'zext_ln4150_5' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_5, i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 185 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 186 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln4150_4 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 187 'zext' 'zext_ln4150_4' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_4, i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 188 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_38 : Operation 189 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 189 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln4150_3 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 190 'zext' 'zext_ln4150_3' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_38 : Operation 191 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_3, i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 191 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_38 : Operation 192 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 192 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln4150_2 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 193 'zext' 'zext_ln4150_2' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_38 : Operation 194 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_2, i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 194 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_38 : Operation 195 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 195 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_38 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln4150_1 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 196 'zext' 'zext_ln4150_1' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_38 : Operation 197 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_1, i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 197 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_38 : Operation 198 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 198 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 199 'zext' 'zext_ln4150' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 200 'store' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 201 'br' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "br label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535]   --->   Operation 202 'br' <Predicate = (icmp_ln4149)> <Delay = 0.00>

State 39 <SV = 19> <Delay = 1.76>
ST_39 : Operation 203 [1/1] (1.76ns)   --->   "br label %.preheader437.preheader" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 203 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 20> <Delay = 8.27>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader437.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 204 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader437.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 205 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%label_list_2_14 = phi i32 [ %select_ln4479, %INSERTION_SORT_OUTER ], [ %tmp_V_25, %.preheader437.preheader.preheader ]"   --->   Operation 206 'phi' 'label_list_2_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 207 [1/1] (0.00ns)   --->   "%label_list_2_1 = phi i32 [ %select_ln4479_2, %INSERTION_SORT_OUTER ], [ %tmp_V_26, %.preheader437.preheader.preheader ]"   --->   Operation 207 'phi' 'label_list_2_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%label_list_1_1 = phi i32 [ %select_ln4474_4, %INSERTION_SORT_OUTER ], [ %tmp_V_27, %.preheader437.preheader.preheader ]"   --->   Operation 208 'phi' 'label_list_1_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = phi i32 [ %min_distance_list_0_2, %INSERTION_SORT_OUTER ], [ %tmp_V_22, %.preheader437.preheader.preheader ]"   --->   Operation 209 'phi' 'min_distance_list_2_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (0.00ns)   --->   "%min_distance_list_2_1_11 = phi i32 [ %min_distance_list_0_4, %INSERTION_SORT_OUTER ], [ %tmp_V_23, %.preheader437.preheader.preheader ]"   --->   Operation 210 'phi' 'min_distance_list_2_1_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%min_distance_list_1_1 = phi i32 [ %min_distance_list_1_3, %INSERTION_SORT_OUTER ], [ %tmp_V_24, %.preheader437.preheader.preheader ]"   --->   Operation 211 'phi' 'min_distance_list_1_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader437.preheader.preheader ]"   --->   Operation 212 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 213 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 214 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 215 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 216 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln1, %zext_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 216 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 217 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 217 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 218 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 218 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %.preheader1.i.preheader, label %INSERTION_SORT_OUTER" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 220 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 221 [1/1] (0.99ns)   --->   "%select_ln4463_3 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 221 'select' 'select_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 222 [1/1] (1.56ns)   --->   "%add_ln4454_1 = add i2 1, %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 222 'add' 'add_ln4454_1' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln4463_8 = zext i2 %add_ln4454_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 223 'zext' 'zext_ln4463_8' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln4463_1 = trunc i2 %add_ln4454_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 224 'trunc' 'trunc_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 225 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (1.65ns)   --->   "%sub_ln4463_1 = sub i3 %shl_ln4463_mid1, %zext_ln4463_8" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 226 'sub' 'sub_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_4 = select i1 %icmp_ln4456, i3 %sub_ln4463_1, i3 %sub_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 227 'select' 'select_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 228 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_1, i2 %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 228 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_1 = zext i2 %select_ln4463_3 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 229 'zext' 'zext_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 230 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_4, %zext_ln4463_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 230 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.00ns)   --->   "%knn_set_0_load_1 = load i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 231 'load' 'knn_set_0_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln4463_2 = zext i11 %knn_set_0_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 232 'zext' 'zext_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 233 [1/1] (0.00ns)   --->   "%knn_set_1_load_1 = load i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 233 'load' 'knn_set_1_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln4463_3 = zext i11 %knn_set_1_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 234 'zext' 'zext_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%knn_set_2_load_1 = load i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 235 'load' 'knn_set_2_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln4463_4 = zext i11 %knn_set_2_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 236 'zext' 'zext_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%knn_set_3_load_1 = load i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 237 'load' 'knn_set_3_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln4463_5 = zext i11 %knn_set_3_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 238 'zext' 'zext_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 239 [1/1] (0.00ns)   --->   "%knn_set_4_load_1 = load i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 239 'load' 'knn_set_4_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln4463_6 = zext i11 %knn_set_4_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 240 'zext' 'zext_ln4463_6' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "%knn_set_load_1 = load i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 241 'load' 'knn_set_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln4463_7 = zext i11 %knn_set_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 242 'zext' 'zext_ln4463_7' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (2.32ns)   --->   "%min_distance_list_2 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %zext_ln4463_2, i32 %zext_ln4463_3, i32 %zext_ln4463_4, i32 %zext_ln4463_5, i32 %zext_ln4463_6, i32 %zext_ln4463_7, i3 %add_ln4463)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 243 'mux' 'min_distance_list_2' <Predicate = (!icmp_ln4454)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 244 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_3" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 244 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 21> <Delay = 8.27>
ST_41 : Operation 245 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %min_distance_list_2, %min_distance_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 245 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 246 'select' 'select_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 247 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %min_distance_list_2, %min_distance_list_2_1_11" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 247 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 248 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%phitmp_i_1_cast_cast = zext i1 %not_icmp_ln4463 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 249 'zext' 'phitmp_i_1_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 250 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_1 = select i1 %icmp_ln4463_1, i6 %phitmp_i_1_cast_cast, i6 %select_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 250 'select' 'select_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%trunc_ln4463_2 = trunc i6 %select_ln4463_1 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 251 'trunc' 'trunc_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %min_distance_list_2, %min_distance_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 252 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_1, i32 2, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 253 'partselect' 'tmp_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (1.30ns)   --->   "%icmp_ln4463_3 = icmp ne i4 %tmp_1, 0" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 254 'icmp' 'icmp_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_3, i2 -2, i2 %trunc_ln4463_2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 255 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2_cast_cast = zext i2 %phitmp_i_2 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 256 'zext' 'phitmp_i_2_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_2 = select i1 %icmp_ln4463_2, i6 %phitmp_i_2_cast_cast, i6 %select_ln4463_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 257 'select' 'select_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_2, i32 1, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 258 'partselect' 'tmp_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_2, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 259 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 260 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_2, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 260 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 261 [1/1] (0.69ns)   --->   "%min_distance_list_1_3 = select i1 %icmp_ln4474_1, i32 %min_distance_list_2, i32 %min_distance_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 261 'select' 'min_distance_list_1_3' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 22> <Delay = 11.3>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 262 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 263 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 263 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 264 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 265 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4458->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 266 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_2, 2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 267 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln4479)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2_1, i32 %label_list_2_14" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 268 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln4479)   --->   "%xor_ln4474 = xor i1 %icmp_ln4474, true" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 269 'xor' 'xor_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln4479 = and i1 %icmp_ln4479, %xor_ln4474" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 270 'and' 'and_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4479 = select i1 %and_ln4479, i32 9, i32 %select_ln4474" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 271 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_2)   --->   "%min_distance_list_0_1 = select i1 %icmp_ln4474, i32 %min_distance_list_2_1_11, i32 %min_distance_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 272 'select' 'min_distance_list_0_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 273 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_0_2 = select i1 %and_ln4479, i32 %min_distance_list_2, i32 %min_distance_list_0_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 273 'select' 'min_distance_list_0_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 274 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_2, 1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 274 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln4479_2)   --->   "%select_ln4474_2 = select i1 %icmp_ln4474_1, i32 %label_list_1_1, i32 %label_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 275 'select' 'select_ln4474_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln4479_1)   --->   "%xor_ln4474_1 = xor i1 %icmp_ln4474_1, true" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 276 'xor' 'xor_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln4479_1 = and i1 %icmp_ln4479_1, %xor_ln4474_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 277 'and' 'and_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 278 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4479_2 = select i1 %and_ln4479_1, i32 9, i32 %select_ln4474_2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 278 'select' 'select_ln4479_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_0_4)   --->   "%min_distance_list_0_3 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1_1, i32 %min_distance_list_2_1_11" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 279 'select' 'min_distance_list_0_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 280 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_0_4 = select i1 %and_ln4479_1, i32 %min_distance_list_2, i32 %min_distance_list_0_3" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 280 'select' 'min_distance_list_0_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 281 [1/1] (0.69ns)   --->   "%select_ln4474_4 = select i1 %icmp_ln4474_1, i32 9, i32 %label_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 281 'select' 'select_ln4474_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_7)" [dg_reg/src/sdsoc/digitrec.cpp:4499->dg_reg/src/sdsoc/digitrec.cpp:7542]   --->   Operation 282 'specregionend' 'empty_13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader437.preheader"   --->   Operation 283 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 43 <SV = 21> <Delay = 1.76>
ST_43 : Operation 284 [1/1] (0.00ns)   --->   "%vote_list_9 = alloca i32"   --->   Operation 284 'alloca' 'vote_list_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%vote_list_9_1 = alloca i32"   --->   Operation 285 'alloca' 'vote_list_9_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%vote_list_9_2 = alloca i32"   --->   Operation 286 'alloca' 'vote_list_9_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (0.00ns)   --->   "%vote_list_9_3 = alloca i32"   --->   Operation 287 'alloca' 'vote_list_9_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 288 [1/1] (0.00ns)   --->   "%vote_list_9_4 = alloca i32"   --->   Operation 288 'alloca' 'vote_list_9_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "%vote_list_9_5 = alloca i32"   --->   Operation 289 'alloca' 'vote_list_9_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "%vote_list_9_6 = alloca i32"   --->   Operation 290 'alloca' 'vote_list_9_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%vote_list_9_7 = alloca i32"   --->   Operation 291 'alloca' 'vote_list_9_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.00ns)   --->   "%vote_list_9_8 = alloca i32"   --->   Operation 292 'alloca' 'vote_list_9_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%vote_list_9_9 = alloca i32"   --->   Operation 293 'alloca' 'vote_list_9_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%vote_list_9_10 = alloca i32"   --->   Operation 294 'alloca' 'vote_list_9_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%vote_list_9_11 = alloca i32"   --->   Operation 295 'alloca' 'vote_list_9_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%vote_list_9_12 = alloca i32"   --->   Operation 296 'alloca' 'vote_list_9_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%vote_list_9_13 = alloca i32"   --->   Operation 297 'alloca' 'vote_list_9_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%vote_list_9_14 = alloca i32"   --->   Operation 298 'alloca' 'vote_list_9_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "%vote_list_9_15 = alloca i32"   --->   Operation 299 'alloca' 'vote_list_9_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%vote_list_9_16 = alloca i32"   --->   Operation 300 'alloca' 'vote_list_9_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%vote_list_9_17 = alloca i32"   --->   Operation 301 'alloca' 'vote_list_9_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%vote_list_9_18 = alloca i32"   --->   Operation 302 'alloca' 'vote_list_9_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 303 [1/1] (0.00ns)   --->   "%vote_list_9_19 = alloca i32"   --->   Operation 303 'alloca' 'vote_list_9_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 304 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_19" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 304 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 305 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_18" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 305 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 306 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_17" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 306 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 307 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_16" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 307 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 308 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_15" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 308 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 309 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_14" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 309 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 310 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_13" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 310 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 311 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_12" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 311 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 312 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_11" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 312 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 313 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_10" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 313 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 314 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_9" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 314 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 315 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_8" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 315 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 316 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_7" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 316 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 317 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_6" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 318 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_5" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 318 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 319 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_4" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 319 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 320 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_3" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 320 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 321 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_2" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 321 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 322 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9_1" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 322 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 323 [1/1] (1.76ns)   --->   "store i32 0, i32* %vote_list_9" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 323 'store' <Predicate = true> <Delay = 1.76>
ST_43 : Operation 324 [1/1] (1.76ns)   --->   "br label %.preheader1.i" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 324 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 22> <Delay = 8.72>
ST_44 : Operation 325 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ %i_2, %INCREMENT_end ], [ 0, %.preheader1.i.preheader ]"   --->   Operation 325 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 326 [1/1] (0.95ns)   --->   "%icmp_ln4520 = icmp eq i2 %i1_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 326 'icmp' 'icmp_ln4520' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 327 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 327 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 328 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i1_0_i, 1" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 328 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4520, label %.preheader.i698.0, label %INCREMENT_begin" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 330 [1/1] (0.00ns)   --->   "%vote_list_9_10_load = load i32* %vote_list_9_10" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 330 'load' 'vote_list_9_10_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 331 [1/1] (0.00ns)   --->   "%vote_list_9_11_load = load i32* %vote_list_9_11" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 331 'load' 'vote_list_9_11_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 332 [1/1] (0.00ns)   --->   "%vote_list_9_12_load = load i32* %vote_list_9_12" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 332 'load' 'vote_list_9_12_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 333 [1/1] (0.00ns)   --->   "%vote_list_9_13_load = load i32* %vote_list_9_13" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 333 'load' 'vote_list_9_13_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 334 [1/1] (0.00ns)   --->   "%vote_list_9_14_load = load i32* %vote_list_9_14" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 334 'load' 'vote_list_9_14_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 335 [1/1] (0.00ns)   --->   "%vote_list_9_15_load = load i32* %vote_list_9_15" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 335 'load' 'vote_list_9_15_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 336 [1/1] (0.00ns)   --->   "%vote_list_9_16_load = load i32* %vote_list_9_16" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 336 'load' 'vote_list_9_16_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 337 [1/1] (0.00ns)   --->   "%vote_list_9_17_load = load i32* %vote_list_9_17" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 337 'load' 'vote_list_9_17_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 338 [1/1] (0.00ns)   --->   "%vote_list_9_18_load = load i32* %vote_list_9_18" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 338 'load' 'vote_list_9_18_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 339 [1/1] (0.00ns)   --->   "%vote_list_9_19_load = load i32* %vote_list_9_19" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 339 'load' 'vote_list_9_19_load' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str94) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4521->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str94)" [dg_reg/src/sdsoc/digitrec.cpp:4521->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 341 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4522->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 342 'specpipeline' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 343 [1/1] (1.77ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %label_list_1_1, i32 %label_list_2_1, i32 %label_list_2_14, i2 %i1_0_i)" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 343 'mux' 'tmp_5' <Predicate = (!icmp_ln4520)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln4523 = trunc i32 %tmp_5 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 344 'trunc' 'trunc_ln4523' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 345 [1/1] (2.63ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %vote_list_9_10_load, i32 %vote_list_9_11_load, i32 %vote_list_9_12_load, i32 %vote_list_9_13_load, i32 %vote_list_9_14_load, i32 %vote_list_9_15_load, i32 %vote_list_9_16_load, i32 %vote_list_9_17_load, i32 %vote_list_9_18_load, i32 %vote_list_9_19_load, i4 %trunc_ln4523)" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 345 'mux' 'tmp_6' <Predicate = (!icmp_ln4520)> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 346 [1/1] (2.55ns)   --->   "%vote_list_0 = add nsw i32 1, %tmp_6" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 346 'add' 'vote_list_0' <Predicate = (!icmp_ln4520)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 347 [1/1] (1.36ns)   --->   "switch i4 %trunc_ln4523, label %branch113 [
    i4 0, label %INCREMENT_begin.INCREMENT_end_crit_edge
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
    i4 7, label %branch111
    i4 -8, label %branch112
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 347 'switch' <Predicate = (!icmp_ln4520)> <Delay = 1.36>
ST_44 : Operation 348 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_18" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 348 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 8)> <Delay = 1.76>
ST_44 : Operation 349 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_8" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 349 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 8)> <Delay = 1.76>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 350 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 8)> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_17" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 351 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 7)> <Delay = 1.76>
ST_44 : Operation 352 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_7" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 352 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 7)> <Delay = 1.76>
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 353 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 7)> <Delay = 0.00>
ST_44 : Operation 354 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_16" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 354 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 6)> <Delay = 1.76>
ST_44 : Operation 355 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_6" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 355 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 6)> <Delay = 1.76>
ST_44 : Operation 356 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 356 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 6)> <Delay = 0.00>
ST_44 : Operation 357 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_15" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 357 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 5)> <Delay = 1.76>
ST_44 : Operation 358 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_5" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 358 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 5)> <Delay = 1.76>
ST_44 : Operation 359 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 359 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 5)> <Delay = 0.00>
ST_44 : Operation 360 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_14" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 360 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 4)> <Delay = 1.76>
ST_44 : Operation 361 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_4" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 361 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 4)> <Delay = 1.76>
ST_44 : Operation 362 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 362 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 4)> <Delay = 0.00>
ST_44 : Operation 363 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_13" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 363 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 3)> <Delay = 1.76>
ST_44 : Operation 364 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_3" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 364 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 3)> <Delay = 1.76>
ST_44 : Operation 365 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 365 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 3)> <Delay = 0.00>
ST_44 : Operation 366 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_12" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 366 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 2)> <Delay = 1.76>
ST_44 : Operation 367 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_2" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 367 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 2)> <Delay = 1.76>
ST_44 : Operation 368 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 368 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 2)> <Delay = 0.00>
ST_44 : Operation 369 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_11" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 369 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 1)> <Delay = 1.76>
ST_44 : Operation 370 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_1" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 370 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 1)> <Delay = 1.76>
ST_44 : Operation 371 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 371 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 1)> <Delay = 0.00>
ST_44 : Operation 372 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_10" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 372 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 0)> <Delay = 1.76>
ST_44 : Operation 373 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 373 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 0)> <Delay = 1.76>
ST_44 : Operation 374 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 374 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 == 0)> <Delay = 0.00>
ST_44 : Operation 375 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_19" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 375 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 != 0 & trunc_ln4523 != 1 & trunc_ln4523 != 2 & trunc_ln4523 != 3 & trunc_ln4523 != 4 & trunc_ln4523 != 5 & trunc_ln4523 != 6 & trunc_ln4523 != 7 & trunc_ln4523 != 8)> <Delay = 1.76>
ST_44 : Operation 376 [1/1] (1.76ns)   --->   "store i32 %vote_list_0, i32* %vote_list_9_9" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 376 'store' <Predicate = (!icmp_ln4520 & trunc_ln4523 != 0 & trunc_ln4523 != 1 & trunc_ln4523 != 2 & trunc_ln4523 != 3 & trunc_ln4523 != 4 & trunc_ln4523 != 5 & trunc_ln4523 != 6 & trunc_ln4523 != 7 & trunc_ln4523 != 8)> <Delay = 1.76>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "br label %INCREMENT_end" [dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 377 'br' <Predicate = (!icmp_ln4520 & trunc_ln4523 != 0 & trunc_ln4523 != 1 & trunc_ln4523 != 2 & trunc_ln4523 != 3 & trunc_ln4523 != 4 & trunc_ln4523 != 5 & trunc_ln4523 != 6 & trunc_ln4523 != 7 & trunc_ln4523 != 8)> <Delay = 0.00>
ST_44 : Operation 378 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str94, i32 %tmp_4)" [dg_reg/src/sdsoc/digitrec.cpp:4524->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 378 'specregionend' 'empty_15' <Predicate = (!icmp_ln4520)> <Delay = 0.00>
ST_44 : Operation 379 [1/1] (0.00ns)   --->   "br label %.preheader1.i" [dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 379 'br' <Predicate = (!icmp_ln4520)> <Delay = 0.00>

State 45 <SV = 23> <Delay = 8.00>
ST_45 : Operation 380 [1/1] (0.00ns)   --->   "%vote_list_9_load = load i32* %vote_list_9" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 380 'load' 'vote_list_9_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 381 [1/1] (0.00ns)   --->   "%vote_list_9_1_load = load i32* %vote_list_9_1" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 381 'load' 'vote_list_9_1_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%vote_list_9_2_load = load i32* %vote_list_9_2" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 382 'load' 'vote_list_9_2_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (2.47ns)   --->   "%icmp_ln4533 = icmp slt i32 %vote_list_9_1_load, %vote_list_9_load" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 383 'icmp' 'icmp_ln4533' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln4533_1)   --->   "%xor_ln4533 = xor i1 %icmp_ln4533, true" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 384 'xor' 'xor_ln4533' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln4533_1)   --->   "%zext_ln4533 = zext i1 %xor_ln4533 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 385 'zext' 'zext_ln4533' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4533_1)   --->   "%select_ln4533 = select i1 %icmp_ln4533, i32 %vote_list_9_load, i32 %vote_list_9_1_load" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 386 'select' 'select_ln4533' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 387 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln4533_1 = icmp slt i32 %vote_list_9_2_load, %select_ln4533" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 387 'icmp' 'icmp_ln4533_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 388 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4533_1 = select i1 %icmp_ln4533_1, i2 %zext_ln4533, i2 -2" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 388 'select' 'select_ln4533_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln4533_1 = zext i2 %select_ln4533_1 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 389 'zext' 'zext_ln4533_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 390 [1/1] (2.06ns)   --->   "%phi_ln = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i32 %vote_list_9_2_load, i4 %zext_ln4533_1)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 390 'mux' 'phi_ln' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 24> <Delay = 8.00>
ST_46 : Operation 391 [1/1] (0.00ns)   --->   "%vote_list_9_3_load = load i32* %vote_list_9_3" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 391 'load' 'vote_list_9_3_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 392 [1/1] (0.00ns)   --->   "%vote_list_9_4_load = load i32* %vote_list_9_4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 392 'load' 'vote_list_9_4_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (2.47ns)   --->   "%icmp_ln4533_2 = icmp slt i32 %vote_list_9_3_load, %phi_ln" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 393 'icmp' 'icmp_ln4533_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 394 [1/1] (0.99ns)   --->   "%select_ln4533_2 = select i1 %icmp_ln4533_2, i2 %select_ln4533_1, i2 -1" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 394 'select' 'select_ln4533_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln4533_3 = zext i2 %select_ln4533_2 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 395 'zext' 'zext_ln4533_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (2.06ns)   --->   "%phi_ln4533_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i32 %vote_list_9_3_load, i4 %zext_ln4533_3)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 396 'mux' 'phi_ln4533_1' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 397 [1/1] (2.47ns)   --->   "%icmp_ln4533_3 = icmp slt i32 %vote_list_9_4_load, %phi_ln4533_1" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 397 'icmp' 'icmp_ln4533_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 25> <Delay = 8.56>
ST_47 : Operation 398 [1/1] (0.00ns)   --->   "%vote_list_9_5_load = load i32* %vote_list_9_5" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 398 'load' 'vote_list_9_5_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln4533_2 = zext i2 %select_ln4533_2 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 399 'zext' 'zext_ln4533_2' <Predicate = (icmp_ln4533_3)> <Delay = 0.00>
ST_47 : Operation 400 [1/1] (0.98ns)   --->   "%select_ln4533_3 = select i1 %icmp_ln4533_3, i3 %zext_ln4533_2, i3 -4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 400 'select' 'select_ln4533_3' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln4533_4 = zext i3 %select_ln4533_3 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 401 'zext' 'zext_ln4533_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 402 [1/1] (2.06ns)   --->   "%phi_ln4533_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i32 %vote_list_9_4_load, i4 %zext_ln4533_4)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 402 'mux' 'phi_ln4533_2' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 403 [1/1] (2.47ns)   --->   "%icmp_ln4533_4 = icmp slt i32 %vote_list_9_5_load, %phi_ln4533_2" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 403 'icmp' 'icmp_ln4533_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 404 [1/1] (0.98ns)   --->   "%select_ln4533_4 = select i1 %icmp_ln4533_4, i3 %select_ln4533_3, i3 -3" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 404 'select' 'select_ln4533_4' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln4533_5 = zext i3 %select_ln4533_4 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 405 'zext' 'zext_ln4533_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (2.06ns)   --->   "%phi_ln4533_3 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i32 %vote_list_9_5_load, i4 %zext_ln4533_5)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 406 'mux' 'phi_ln4533_3' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 26> <Delay = 7.99>
ST_48 : Operation 407 [1/1] (0.00ns)   --->   "%vote_list_9_6_load = load i32* %vote_list_9_6" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 407 'load' 'vote_list_9_6_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 408 [1/1] (0.00ns)   --->   "%vote_list_9_7_load = load i32* %vote_list_9_7" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 408 'load' 'vote_list_9_7_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 409 [1/1] (2.47ns)   --->   "%icmp_ln4533_5 = icmp slt i32 %vote_list_9_6_load, %phi_ln4533_3" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 409 'icmp' 'icmp_ln4533_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 410 [1/1] (0.98ns)   --->   "%select_ln4533_5 = select i1 %icmp_ln4533_5, i3 %select_ln4533_4, i3 -2" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 410 'select' 'select_ln4533_5' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln4533_6 = zext i3 %select_ln4533_5 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 411 'zext' 'zext_ln4533_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 412 [1/1] (2.06ns)   --->   "%phi_ln4533_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i32 %vote_list_9_6_load, i4 %zext_ln4533_6)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 412 'mux' 'phi_ln4533_4' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 413 [1/1] (2.47ns)   --->   "%icmp_ln4533_6 = icmp slt i32 %vote_list_9_7_load, %phi_ln4533_4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 413 'icmp' 'icmp_ln4533_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 27> <Delay = 8.60>
ST_49 : Operation 414 [1/1] (0.00ns)   --->   "%vote_list_9_8_load = load i32* %vote_list_9_8" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 414 'load' 'vote_list_9_8_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 415 [1/1] (0.98ns)   --->   "%select_ln4533_6 = select i1 %icmp_ln4533_6, i3 %select_ln4533_5, i3 -1" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 415 'select' 'select_ln4533_6' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln4533_7 = zext i3 %select_ln4533_6 to i4" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 416 'zext' 'zext_ln4533_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 417 [1/1] (2.06ns)   --->   "%phi_ln4533_5 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i32 %vote_list_9_7_load, i4 %zext_ln4533_7)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 417 'mux' 'phi_ln4533_5' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 418 [1/1] (2.47ns)   --->   "%icmp_ln4533_7 = icmp slt i32 %vote_list_9_8_load, %phi_ln4533_5" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 418 'icmp' 'icmp_ln4533_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 419 [1/1] (1.02ns)   --->   "%select_ln4533_7 = select i1 %icmp_ln4533_7, i4 %zext_ln4533_7, i4 -8" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 419 'select' 'select_ln4533_7' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 420 [1/1] (2.06ns)   --->   "%phi_ln4533_6 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %vote_list_9_load, i32 %vote_list_9_1_load, i32 %vote_list_9_2_load, i32 %vote_list_9_3_load, i32 %vote_list_9_4_load, i32 %vote_list_9_5_load, i32 %vote_list_9_6_load, i32 %vote_list_9_7_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i32 %vote_list_9_8_load, i4 %select_ln4533_7)" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 420 'mux' 'phi_ln4533_6' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 28> <Delay = 3.49>
ST_50 : Operation 421 [1/1] (0.00ns)   --->   "%vote_list_9_9_load = load i32* %vote_list_9_9" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 421 'load' 'vote_list_9_9_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 422 [1/1] (2.47ns)   --->   "%icmp_ln4533_8 = icmp slt i32 %vote_list_9_9_load, %phi_ln4533_6" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 422 'icmp' 'icmp_ln4533_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 423 [1/1] (1.02ns)   --->   "%select_ln4533_8 = select i1 %icmp_ln4533_8, i4 %select_ln4533_7, i4 -7" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 423 'select' 'select_ln4533_8' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln4533_8 = zext i4 %select_ln4533_8 to i8" [dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572]   --->   Operation 424 'zext' 'zext_ln4533_8' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %zext_ln4533_8)" [dg_reg/src/sdsoc/digitrec.cpp:7575]   --->   Operation 425 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 426 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)" [dg_reg/src/sdsoc/digitrec.cpp:7576]   --->   Operation 426 'write' <Predicate = true> <Delay = 0.00>

State 51 <SV = 29> <Delay = 0.00>
ST_51 : Operation 427 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)" [dg_reg/src/sdsoc/digitrec.cpp:7576]   --->   Operation 427 'write' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 428 [1/1] (0.00ns)   --->   "ret void" [dg_reg/src/sdsoc/digitrec.cpp:7578]   --->   Operation 428 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:7472) [20]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:7472) [20]  (0 ns)
	'add' operation ('i', dg_reg/src/sdsoc/digitrec.cpp:7472) [23]  (1.82 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7475) [30]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7476) [32]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7477) [33]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7478) [34]  (3.63 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7479) [35]  (3.63 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7480) [36]  (3.63 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7481) [37]  (3.63 ns)

 <State 10>: 6.89ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7482) [38]  (3.63 ns)
	'store' operation ('store_ln7482', dg_reg/src/sdsoc/digitrec.cpp:7482) of variable '__Result__', dg_reg/src/sdsoc/digitrec.cpp:7482 on array 'training_set_V_4' [40]  (3.25 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7490) [47]  (3.63 ns)

 <State 12>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7491) [48]  (3.63 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7492) [49]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7493) [50]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7494) [51]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7495) [52]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7496) [53]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7497) [54]  (3.63 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7505) [56]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7506) [57]  (3.63 ns)

 <State 21>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7507) [58]  (3.63 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7508) [59]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7509) [60]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7510) [61]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7511) [62]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:7512) [63]  (3.63 ns)

 <State 27>: 8.15ns
The critical path consists of the following:
	'phi' operation ('j_0', dg_reg/src/sdsoc/digitrec.cpp:7535) with incoming values : ('select_ln7535_1', dg_reg/src/sdsoc/digitrec.cpp:7535) [74]  (0 ns)
	'add' operation ('add_ln7529_1', dg_reg/src/sdsoc/digitrec.cpp:7529) [89]  (1.56 ns)
	'select' operation ('select_ln7535_1', dg_reg/src/sdsoc/digitrec.cpp:7535) [91]  (0.993 ns)
	'mul' operation ('mul_ln7535', dg_reg/src/sdsoc/digitrec.cpp:7535) [93]  (5.59 ns)

 <State 28>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[95] ('mul_ln7535_1', dg_reg/src/sdsoc/digitrec.cpp:7535) [95]  (6.38 ns)

 <State 29>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln7534', dg_reg/src/sdsoc/digitrec.cpp:7534) [107]  (1.82 ns)
	'getelementptr' operation ('training_set_V_4_add_1', dg_reg/src/sdsoc/digitrec.cpp:7534) [109]  (0 ns)
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:7534) on array 'training_set_V_4' [110]  (3.25 ns)

 <State 30>: 4.29ns
The critical path consists of the following:
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:7534) on array 'training_set_V_4' [110]  (3.25 ns)
	'xor' operation ('ret.V', dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:7535) [112]  (1.04 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (7.02 ns)

 <State 32>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 33>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 34>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 35>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 36>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 37>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (8.68 ns)

 <State 38>: 5.44ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:7535) to 'popcount' [113]  (3.67 ns)
	'store' operation ('store_ln4150', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535) of variable 'zext_ln4150_1', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:7535 on static variable 'knn_set_0' [161]  (1.77 ns)

 <State 39>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542) with incoming values : ('add_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:7542) [176]  (1.77 ns)

 <State 40>: 8.28ns
The critical path consists of the following:
	'phi' operation ('min_distance_list[0]') with incoming values : ('tmp.V', dg_reg/src/sdsoc/digitrec.cpp:7507) ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542) [182]  (0 ns)
	'icmp' operation ('icmp_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [224]  (2.47 ns)
	'select' operation ('select_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [227]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [231]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [232]  (0 ns)
	'select' operation ('select_ln4463_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [234]  (1.19 ns)
	'icmp' operation ('icmp_ln4474_1', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [244]  (1.43 ns)
	'select' operation ('min_distance_list[1]', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [253]  (0.698 ns)

 <State 41>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [222]  (2.47 ns)
	'select' operation ('select_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [223]  (0 ns)
	'select' operation ('select_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [227]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [231]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [232]  (0 ns)
	'select' operation ('select_ln4463_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [234]  (1.19 ns)
	'icmp' operation ('icmp_ln4474_1', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [244]  (1.43 ns)
	'select' operation ('min_distance_list[1]', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [253]  (0.698 ns)

 <State 42>: 11.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4479_1', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542) [245]  (1.43 ns)
	'and' operation ('and_ln4479_1', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542) [248]  (0.978 ns)
	'select' operation ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542) [251]  (0.698 ns)
	'phi' operation ('min_distance_list[0]') with incoming values : ('tmp.V', dg_reg/src/sdsoc/digitrec.cpp:7507) ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:7542) [182]  (0 ns)
	'icmp' operation ('icmp_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [224]  (2.47 ns)
	'select' operation ('select_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [227]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [231]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [232]  (0 ns)
	'select' operation ('select_ln4463_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:7542) [234]  (1.19 ns)
	'icmp' operation ('icmp_ln4474_1', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [244]  (1.43 ns)
	'select' operation ('min_distance_list[1]', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:7542) [253]  (0.698 ns)

 <State 43>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('vote_list[9]') [258]  (0 ns)
	'store' operation ('store_ln4520', dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572) of constant 0 on local variable 'vote_list[9]' [297]  (1.77 ns)

 <State 44>: 8.72ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:4520->dg_reg/src/sdsoc/digitrec.cpp:7572) [300]  (0 ns)
	'mux' operation ('tmp_5', dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572) [319]  (1.77 ns)
	'mux' operation ('tmp_6', dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572) [321]  (2.63 ns)
	'add' operation ('vote_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572) [322]  (2.55 ns)
	'store' operation ('store_ln4523', dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572) of variable 'vote_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4523->dg_reg/src/sdsoc/digitrec.cpp:7572 on local variable 'vote_list[9]' [353]  (1.77 ns)

 <State 45>: 8ns
The critical path consists of the following:
	'load' operation ('vote_list_9_load', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) on local variable 'vote_list[9]' [368]  (0 ns)
	'icmp' operation ('icmp_ln4533', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [378]  (2.47 ns)
	'select' operation ('select_ln4533', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [381]  (0 ns)
	'icmp' operation ('icmp_ln4533_1', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [382]  (2.47 ns)
	'select' operation ('select_ln4533_1', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [383]  (0.993 ns)
	'mux' operation ('phi_ln', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [385]  (2.06 ns)

 <State 46>: 8ns
The critical path consists of the following:
	'load' operation ('vote_list_9_3_load', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) on local variable 'vote_list[9]' [371]  (0 ns)
	'icmp' operation ('icmp_ln4533_2', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [386]  (2.47 ns)
	'select' operation ('select_ln4533_2', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [387]  (0.993 ns)
	'mux' operation ('phi_ln4533_1', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [390]  (2.06 ns)
	'icmp' operation ('icmp_ln4533_3', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [391]  (2.47 ns)

 <State 47>: 8.56ns
The critical path consists of the following:
	'select' operation ('select_ln4533_3', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [392]  (0.98 ns)
	'mux' operation ('phi_ln4533_2', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [394]  (2.06 ns)
	'icmp' operation ('icmp_ln4533_4', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [395]  (2.47 ns)
	'select' operation ('select_ln4533_4', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [396]  (0.98 ns)
	'mux' operation ('phi_ln4533_3', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [398]  (2.06 ns)

 <State 48>: 7.99ns
The critical path consists of the following:
	'load' operation ('vote_list_9_6_load', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) on local variable 'vote_list[9]' [374]  (0 ns)
	'icmp' operation ('icmp_ln4533_5', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [399]  (2.47 ns)
	'select' operation ('select_ln4533_5', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [400]  (0.98 ns)
	'mux' operation ('phi_ln4533_4', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [402]  (2.06 ns)
	'icmp' operation ('icmp_ln4533_6', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [403]  (2.47 ns)

 <State 49>: 8.61ns
The critical path consists of the following:
	'select' operation ('select_ln4533_6', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [404]  (0.98 ns)
	'mux' operation ('phi_ln4533_5', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [406]  (2.06 ns)
	'icmp' operation ('icmp_ln4533_7', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [407]  (2.47 ns)
	'select' operation ('select_ln4533_7', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [408]  (1.02 ns)
	'mux' operation ('phi_ln4533_6', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [409]  (2.06 ns)

 <State 50>: 3.5ns
The critical path consists of the following:
	'load' operation ('vote_list_9_9_load', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) on local variable 'vote_list[9]' [377]  (0 ns)
	'icmp' operation ('icmp_ln4533_8', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [410]  (2.47 ns)
	'select' operation ('select_ln4533_8', dg_reg/src/sdsoc/digitrec.cpp:4533->dg_reg/src/sdsoc/digitrec.cpp:7572) [411]  (1.02 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
