; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused__softmax_35(ptr addrspace(1) %0, i32 %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %6 = and i32 %5, 31, !dbg !11
  %7 = lshr i32 %5, 5, !dbg !11
  %8 = shl i32 %5, 2, !dbg !11
  %9 = and i32 %8, 1020, !dbg !11
  %10 = shl i32 %4, 10, !dbg !12
  %11 = or disjoint i32 %10, %9, !dbg !13
  %12 = sext i32 %11 to i64, !dbg !14
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !14
  %14 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %13, i1 true) #3, !dbg !15
  %15 = extractvalue { i32, i32, i32, i32 } %14, 0, !dbg !15
  %16 = extractvalue { i32, i32, i32, i32 } %14, 1, !dbg !15
  %17 = extractvalue { i32, i32, i32, i32 } %14, 2, !dbg !15
  %18 = extractvalue { i32, i32, i32, i32 } %14, 3, !dbg !15
  %19 = bitcast i32 %15 to float, !dbg !15
  %20 = bitcast i32 %16 to float, !dbg !15
  %21 = bitcast i32 %17 to float, !dbg !15
  %22 = bitcast i32 %18 to float, !dbg !15
  %23 = fcmp ogt float %19, %20, !dbg !16
  %24 = fcmp uno float %19, 0.000000e+00, !dbg !21
  %25 = or i1 %23, %24, !dbg !22
  %26 = select i1 %25, float %19, float %20, !dbg !23
  %27 = fcmp ogt float %26, %21, !dbg !16
  %28 = fcmp uno float %26, 0.000000e+00, !dbg !21
  %29 = or i1 %27, %28, !dbg !22
  %30 = select i1 %29, float %26, float %21, !dbg !23
  %31 = fcmp ogt float %30, %22, !dbg !16
  %32 = fcmp uno float %30, 0.000000e+00, !dbg !21
  %33 = or i1 %31, %32, !dbg !22
  %34 = select i1 %33, float %30, float %22, !dbg !23
  %35 = bitcast float %34 to i32, !dbg !24
  %36 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %35, i32 16, i32 31), !dbg !24
  %37 = bitcast i32 %36 to float, !dbg !24
  %38 = fcmp ogt float %34, %37, !dbg !16
  %39 = fcmp uno float %34, 0.000000e+00, !dbg !21
  %40 = or i1 %38, %39, !dbg !22
  %41 = select i1 %40, float %34, float %37, !dbg !23
  %42 = bitcast float %41 to i32, !dbg !24
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 8, i32 31), !dbg !24
  %44 = bitcast i32 %43 to float, !dbg !24
  %45 = fcmp ogt float %41, %44, !dbg !16
  %46 = fcmp uno float %41, 0.000000e+00, !dbg !21
  %47 = or i1 %45, %46, !dbg !22
  %48 = select i1 %47, float %41, float %44, !dbg !23
  %49 = bitcast float %48 to i32, !dbg !24
  %50 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %49, i32 4, i32 31), !dbg !24
  %51 = bitcast i32 %50 to float, !dbg !24
  %52 = fcmp ogt float %48, %51, !dbg !16
  %53 = fcmp uno float %48, 0.000000e+00, !dbg !21
  %54 = or i1 %52, %53, !dbg !22
  %55 = select i1 %54, float %48, float %51, !dbg !23
  %56 = bitcast float %55 to i32, !dbg !24
  %57 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 2, i32 31), !dbg !24
  %58 = bitcast i32 %57 to float, !dbg !24
  %59 = fcmp ogt float %55, %58, !dbg !16
  %60 = fcmp uno float %55, 0.000000e+00, !dbg !21
  %61 = or i1 %59, %60, !dbg !22
  %62 = select i1 %61, float %55, float %58, !dbg !23
  %63 = bitcast float %62 to i32, !dbg !24
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 1, i32 31), !dbg !24
  %65 = bitcast i32 %64 to float, !dbg !24
  %66 = fcmp ogt float %62, %65, !dbg !16
  %67 = fcmp uno float %62, 0.000000e+00, !dbg !21
  %68 = or i1 %66, %67, !dbg !22
  %69 = icmp eq i32 %6, 0, !dbg !24
  %70 = and i32 %7, 7, !dbg !24
  %71 = getelementptr float, ptr addrspace(3) @global_smem, i32 %70, !dbg !24
  %72 = select i1 %68, i32 %63, i32 %64, !dbg !23
  %73 = insertelement <1 x i32> poison, i32 %72, i64 0, !dbg !24
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %71, <1 x i32> %73, i1 %69) #3, !dbg !24
  tail call void @llvm.nvvm.barrier0(), !dbg !24
  %74 = icmp slt i32 %5, 8, !dbg !24
  %75 = getelementptr float, ptr addrspace(3) @global_smem, i32 %5, !dbg !24
  %76 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %75, i1 %74) #3, !dbg !24
  %77 = bitcast i32 %76 to float, !dbg !24
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 4, i32 31), !dbg !24
  %79 = bitcast i32 %78 to float, !dbg !24
  %80 = fcmp ogt float %77, %79, !dbg !16
  %81 = fcmp uno float %77, 0.000000e+00, !dbg !21
  %82 = or i1 %81, %80, !dbg !22
  %83 = select i1 %82, float %77, float %79, !dbg !23
  %84 = bitcast float %83 to i32, !dbg !24
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 2, i32 31), !dbg !24
  %86 = bitcast i32 %85 to float, !dbg !24
  %87 = fcmp ogt float %83, %86, !dbg !16
  %88 = fcmp uno float %83, 0.000000e+00, !dbg !21
  %89 = or i1 %87, %88, !dbg !22
  %90 = select i1 %89, float %83, float %86, !dbg !23
  %91 = bitcast float %90 to i32, !dbg !24
  %92 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %91, i32 1, i32 31), !dbg !24
  %93 = bitcast i32 %92 to float, !dbg !24
  %94 = fcmp ogt float %90, %93, !dbg !16
  %95 = fcmp uno float %90, 0.000000e+00, !dbg !21
  %96 = or i1 %94, %95, !dbg !22
  %97 = and i32 %5, 7, !dbg !24
  %98 = icmp eq i32 %97, 0, !dbg !24
  %99 = and i1 %74, %98, !dbg !24
  %100 = select i1 %96, i32 %91, i32 %92, !dbg !23
  %101 = insertelement <1 x i32> poison, i32 %100, i64 0, !dbg !24
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %75, <1 x i32> %101, i1 %99) #3, !dbg !24
  tail call void @llvm.nvvm.barrier0(), !dbg !24
  %102 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !24
  %103 = fadd float %102, 0.000000e+00, !dbg !25
  %104 = fsub float %19, %103, !dbg !27
  %105 = fsub float %20, %103, !dbg !27
  %106 = fsub float %21, %103, !dbg !27
  %107 = fsub float %22, %103, !dbg !27
  %108 = fmul float %104, 0x3FF7154760000000, !dbg !28
  %109 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %108) #3, !dbg !28
  %110 = fmul float %105, 0x3FF7154760000000, !dbg !28
  %111 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %110) #3, !dbg !28
  %112 = fmul float %106, 0x3FF7154760000000, !dbg !28
  %113 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %112) #3, !dbg !28
  %114 = fmul float %107, 0x3FF7154760000000, !dbg !28
  %115 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %114) #3, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %116 = fadd float %109, %111, !dbg !33
  %117 = fadd float %116, %113, !dbg !33
  %118 = fadd float %117, %115, !dbg !33
  %119 = bitcast float %118 to i32, !dbg !29
  %120 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %119, i32 16, i32 31), !dbg !29
  %121 = bitcast i32 %120 to float, !dbg !29
  %122 = fadd float %118, %121, !dbg !33
  %123 = bitcast float %122 to i32, !dbg !29
  %124 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %123, i32 8, i32 31), !dbg !29
  %125 = bitcast i32 %124 to float, !dbg !29
  %126 = fadd float %122, %125, !dbg !33
  %127 = bitcast float %126 to i32, !dbg !29
  %128 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %127, i32 4, i32 31), !dbg !29
  %129 = bitcast i32 %128 to float, !dbg !29
  %130 = fadd float %126, %129, !dbg !33
  %131 = bitcast float %130 to i32, !dbg !29
  %132 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %131, i32 2, i32 31), !dbg !29
  %133 = bitcast i32 %132 to float, !dbg !29
  %134 = fadd float %130, %133, !dbg !33
  %135 = bitcast float %134 to i32, !dbg !29
  %136 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %135, i32 1, i32 31), !dbg !29
  %137 = bitcast i32 %136 to float, !dbg !29
  %138 = fadd float %134, %137, !dbg !33
  %139 = bitcast float %138 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %71, <1 x i32> %139, i1 %69) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %140 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %75, i1 %74) #3, !dbg !29
  %141 = bitcast i32 %140 to float, !dbg !29
  %142 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %140, i32 4, i32 31), !dbg !29
  %143 = bitcast i32 %142 to float, !dbg !29
  %144 = fadd float %141, %143, !dbg !33
  %145 = bitcast float %144 to i32, !dbg !29
  %146 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %145, i32 2, i32 31), !dbg !29
  %147 = bitcast i32 %146 to float, !dbg !29
  %148 = fadd float %144, %147, !dbg !33
  %149 = bitcast float %148 to i32, !dbg !29
  %150 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %149, i32 1, i32 31), !dbg !29
  %151 = bitcast i32 %150 to float, !dbg !29
  %152 = fadd float %148, %151, !dbg !33
  %153 = bitcast float %152 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %75, <1 x i32> %153, i1 %99) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %154 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %155 = fadd float %154, 0.000000e+00, !dbg !35
  %156 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %109, float %155) #3, !dbg !37
  %157 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %111, float %155) #3, !dbg !37
  %158 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %113, float %155) #3, !dbg !37
  %159 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %115, float %155) #3, !dbg !37
  %160 = bitcast float %156 to i32, !dbg !38
  %161 = bitcast float %157 to i32, !dbg !38
  %162 = bitcast float %158 to i32, !dbg !38
  %163 = bitcast float %159 to i32, !dbg !38
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %160, i32 %161, i32 %162, i32 %163, ptr addrspace(1) %13, i1 true) #3, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cxbea2hgokjrf33rco72aday3idtlcuys7ebol4p5gy7khntehn6.py", directory: "inductor_cache/xb")
!4 = !{ptr @triton_per_fused__softmax_35, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__softmax_35, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__softmax_35", linkageName: "triton_per_fused__softmax_35", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 24, column: 28, scope: !7)
!11 = !DILocation(line: 27, column: 26, scope: !7)
!12 = !DILocation(line: 32, column: 44, scope: !7)
!13 = !DILocation(line: 32, column: 39, scope: !7)
!14 = !DILocation(line: 32, column: 34, scope: !7)
!15 = !DILocation(line: 32, column: 49, scope: !7)
!16 = !DILocation(line: 118, column: 15, scope: !17, inlinedAt: !20)
!17 = distinct !DILexicalBlockFile(scope: !19, file: !18, discriminator: 0)
!18 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!19 = distinct !DILexicalBlockFile(scope: !7, file: !18, discriminator: 0)
!20 = !DILocation(line: 34, column: 70, scope: !7)
!21 = !DILocation(line: 120, column: 21, scope: !17, inlinedAt: !20)
!22 = !DILocation(line: 120, column: 16, scope: !17, inlinedAt: !20)
!23 = !DILocation(line: 121, column: 29, scope: !17, inlinedAt: !20)
!24 = !DILocation(line: 131, column: 29, scope: !19, inlinedAt: !20)
!25 = !DILocation(line: 73, column: 15, scope: !19, inlinedAt: !26)
!26 = !DILocation(line: 34, column: 44, scope: !7)
!27 = !DILocation(line: 35, column: 18, scope: !7)
!28 = !DILocation(line: 36, column: 23, scope: !7)
!29 = !DILocation(line: 267, column: 36, scope: !30, inlinedAt: !32)
!30 = distinct !DILexicalBlockFile(scope: !7, file: !31, discriminator: 0)
!31 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!32 = !DILocation(line: 38, column: 57, scope: !7)
!33 = !DILocation(line: 256, column: 15, scope: !34, inlinedAt: !32)
!34 = distinct !DILexicalBlockFile(scope: !30, file: !31, discriminator: 0)
!35 = !DILocation(line: 73, column: 15, scope: !19, inlinedAt: !36)
!36 = !DILocation(line: 38, column: 44, scope: !7)
!37 = !DILocation(line: 39, column: 18, scope: !7)
!38 = !DILocation(line: 40, column: 49, scope: !7)
!39 = !DILocation(line: 40, column: 4, scope: !7)
