device {
	name = "ATmega64"
	prog_size = 0x10000
	eeprom_size = 0x0800
	ram_size = 0x1000
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset and JTAG AVR Reset
	INT0 = 0x01             ; External Interrupt Request 0
	INT1 = 0x02             ; External Interrupt Request 1
	INT2 = 0x03             ; External Interrupt Request 2
	INT3 = 0x04             ; External Interrupt Request 3
	INT4 = 0x05             ; External Interrupt Request 4
	INT5 = 0x06             ; External Interrupt Request 5
	INT6 = 0x07             ; External Interrupt Request 6
	INT7 = 0x08             ; External Interrupt Request 7
	TIMER2_COMP = 0x09      ; Timer/Counter2 Compare Match
	TIMER2_OVF = 0x0a       ; Timer/Counter2 Overflow
	TIMER1_CAPT = 0x0b      ; Timer/Counter1 Capture Event
	TIMER1_COMPA = 0x0c     ; Timer/Counter1 Compare Match A
	TIMER1_COMPB = 0x0d     ; Timer/Counter Compare Match B
	TIMER1_OVF = 0x0e       ; Timer/Counter1 Overflow
	TIMER0_COMP = 0x0f      ; Timer/Counter0 Compare Match
	TIMER0_OVF = 0x10       ; Timer/Counter0 Overflow
	SPI_STC = 0x11          ; SPI Serial Transfer Complete
	USART0_RX = 0x12        ; USART0, Rx Complete
	USART0_UDRE = 0x13      ; USART0 Data Register Empty
	USART0_TX = 0x14        ; USART0, Tx Complete
	ADC = 0x15              ; ADC Conversion Complete
	EE_READY = 0x16         ; EEPROM Ready
	ANALOG_COMP = 0x17      ; Analog Comparator
	TIMER1_COMPC = 0x18     ; Timer/Counter1 Compare Match C
	TIMER3_CAPT = 0x19      ; Timer/Counter3 Capture Event
	TIMER3_COMPA = 0x1a     ; Timer/Counter3 Compare Match A
	TIMER3_COMPB = 0x1b     ; Timer/Counter3 Compare Match B
	TIMER3_COMPC = 0x1c     ; Timer/Counter3 Compare Match C
	TIMER3_OVF = 0x1d       ; Timer/Counter3 Overflow
	USART1_RX = 0x1e        ; USART1, Rx Complete
	USART1_UDRE = 0x1f      ; USART1, Data Register Empty
	USART1_TX = 0x20        ; USART1, Tx Complete
	TWI = 0x21              ; 2-wire Serial Interface
	SPM_READY = 0x22        ; Store Program Memory Read
}

registers {
	PINF(0x00)              ; Input Pins, Port F
	PINE(0x01)              ; Input Pins, Port E
	DDRE(0x02)              ; Data Direction Register, Port E
	PORTE(0x03)             ; Data Register, Port E
	ADC(0x04, 0x05)         ; ADC Data Register  Bytes
	ADCSRA(0x06) {          ; The ADC Control and Status register A
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC  Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADMUX(0x07) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		MUX4 = 4                ; Analog Channel and Gain Selection Bits bit 4
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	ACSR(0x08) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; Analog Comparator Input Capture Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	UBRR0L(0x09)            ; USART Baud Rate Register Low Byte
	UCSR0B(0x0a) {          ; USART Control and Status Register B
		TXB80 = 0               ; Transmit Data Bit 8
		RXB80 = 1               ; Receive Data Bit 8
		UCSZ02 = 2              ; Character Size
		TXEN0 = 3               ; Transmitter Enable
		RXEN0 = 4               ; Receiver Enable
		UDRIE0 = 5              ; USART Data register Empty Interrupt Enable
		TXCIE0 = 6              ; TX Complete Interrupt Enable
		RXCIE0 = 7              ; RX Complete Interrupt Enable
	}
	UCSR0A(0x0b) {          ; USART Control and Status Register A
		MPCM0 = 0               ; Multi-processor Communication Mode
		U2X0 = 1                ; Double the USART transmission speed
		UPE0 = 2                ; Parity Error
		DOR0 = 3                ; Data overRun
		FE0 = 4                 ; Framing Error
		UDRE0 = 5               ; USART Data Register Empty
		TXC0 = 6                ; USART Transmitt Complete
		RXC0 = 7                ; USART Receive Complete
	}
	UDR0(0x0c)              ; USART I/O Data Register
	SPCR(0x0d) {            ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Selects bit 0
		SPR1 = 1                ; SPI Clock Rate Selects bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR(0x0e) {            ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR(0x0f)              ; SPI Data Register
	PIND(0x10)              ; Port D Input Pins
	DDRD(0x11)              ; Port D Data Direction Register
	PORTD(0x12)             ; Port D Data Register
	PINC(0x13)              ; Port C Input Pins
	DDRC(0x14)              ; Port C Data Direction Register
	PORTC(0x15)             ; Port C Data Register
	PINB(0x16)              ; Port B Input Pins
	DDRB(0x17)              ; Port B Data Direction Register
	PORTB(0x18)             ; Port B Data Register
	PINA(0x19)              ; Port A Input Pins
	DDRA(0x1a)              ; Port A Data Direction Register
	PORTA(0x1b)             ; Port A Data Register
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEWE = 1                ; EEPROM Write Enable
		EEMWE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e, 0x1f)        ; EEPROM Read/Write Access  Bytes
	SFIOR(0x20) {           ; Special Function IO Register
		PSR321 = 0              ; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
		PSR0 = 1                ; Prescaler Reset Timer/Counter0
		PUD = 2                 ; Pull Up Disable
		ACME = 3                ; Analog Comparator Multiplexer Enable
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	WDTCR(0x21) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watch Dog Timer Prescaler bits bit 0
		WDP1 = 1                ; Watch Dog Timer Prescaler bits bit 1
		WDP2 = 2                ; Watch Dog Timer Prescaler bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
	}
	OCDR(0x22) {            ; On-Chip Debug Related Register in I/O Memory
		OCDR0 = 0               ; On-Chip Debug Register Bits bit 0
		OCDR1 = 1               ; On-Chip Debug Register Bits bit 1
		OCDR2 = 2               ; On-Chip Debug Register Bits bit 2
		OCDR3 = 3               ; On-Chip Debug Register Bits bit 3
		OCDR4 = 4               ; On-Chip Debug Register Bits bit 4
		OCDR5 = 5               ; On-Chip Debug Register Bits bit 5
		OCDR6 = 6               ; On-Chip Debug Register Bits bit 6
		OCDR7 = 7               ; On-Chip Debug Register Bits bit 7
	}
	OCR2(0x23)              ; Output Compare Register
	TCNT2(0x24)             ; Timer/Counter Register
	TCCR2(0x25) {           ; Timer/Counter Control Register
		CS20 = 0                ; Clock Select bit 0
		CS21 = 1                ; Clock Select bit 1
		CS22 = 2                ; Clock Select bit 2
		WGM21 = 3               ; Waveform Generation Mode
		COM20 = 4               ; Compare Match Output Mode bit 0
		COM21 = 5               ; Compare Match Output Mode bit 1
		WGM20 = 6               ; Wafeform Generation Mode
		FOC2 = 7                ; Force Output Compare
	}
	ICR1(0x26, 0x27)        ; Timer/Counter1 Input Capture Register  Bytes
	OCR1B(0x28, 0x29)       ; Timer/Counter1 Output Compare Register  Bytes
	OCR1A(0x2a, 0x2b)       ; Timer/Counter1 Output Compare Register  Bytes
	TCNT1(0x2c, 0x2d)       ; Timer/Counter1  Bytes
	TCCR1B(0x2e) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Clock Select1 bits bit 0
		CS11 = 1                ; Clock Select1 bits bit 1
		CS12 = 2                ; Clock Select1 bits bit 2
		WGM10 = 3               ; Waveform Generation Mode bit 0
		WGM11 = 4               ; Waveform Generation Mode bit 1
		ICES1 = 6               ; Input Capture 1 Edge Select
		ICNC1 = 7               ; Input Capture 1 Noise Canceler
	}
	TCCR1A(0x2f) {          ; Timer/Counter1 Control Register A
		WGM10 = 0               ; Waveform Generation Mode Bits bit 0
		WGM11 = 1               ; Waveform Generation Mode Bits bit 1
		COM1C0 = 2              ; Compare Output Mode 1C, bits bit 0
		COM1C1 = 3              ; Compare Output Mode 1C, bits bit 1
		COM1B0 = 4              ; Compare Output Mode 1B, bits bit 0
		COM1B1 = 5              ; Compare Output Mode 1B, bits bit 1
		COM1A0 = 6              ; Compare Output Mode 1A, bits bit 0
		COM1A1 = 7              ; Compare Output Mode 1A, bits bit 1
	}
	ASSR(0x30) {            ; Asynchronus Status Register
		TCR0UB = 0              ; Timer/Counter Control Register 0 Update Busy
		OCR0UB = 1              ; Output Compare register 0 Busy
		TCN0UB = 2              ; Timer/Counter0 Update Busy
		AS0 = 3                 ; Asynchronus Timer/Counter 0
	}
	OCR0(0x31)              ; Output Compare Register
	TCNT0(0x32)             ; Timer/Counter Register
	TCCR0(0x33) {           ; Timer/Counter Control Register
		CS00 = 0                ; Clock Selects bit 0
		CS01 = 1                ; Clock Selects bit 1
		CS02 = 2                ; Clock Selects bit 2
		WGM01 = 3               ; Waveform Generation Mode 1
		COM00 = 4               ; Compare Match Output Modes bit 0
		COM01 = 5               ; Compare Match Output Modes bit 1
		WGM00 = 6               ; Waveform Generation Mode 0
		FOC0 = 7                ; Force Output Compare
	}
	MCUCSR(0x34) {          ; MCU Control And Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		JTRF = 4                ; JTAG Reset Flag
		JTD = 7                 ; JTAG Interface Disable
	}
	MCUCR(0x35) {           ; MCU Control Register
		IVCE = 0                ; Interrupt Vector Change Enable
		IVSEL = 1               ; Interrupt Vector Select
		SM2 = 2                 ; Sleep Mode Select
		SM0 = 3                 ; Sleep Mode Select bit 0
		SM1 = 4                 ; Sleep Mode Select bit 1
		SE = 5                  ; Sleep Enable
		SRW10 = 6               ; External SRAM Wait State Select
		SRE = 7                 ; External SRAM Enable
	}
	TIFR(0x36) {            ; Timer/Counter Interrupt Flag register
		TOV0 = 0                ; Timer/Counter0 Overflow Flag
		OCF0 = 1                ; Output Compare Flag 0
		TOV1 = 2                ; Timer/Counter1 Overflow Flag
		OCF1B = 3               ; Output Compare Flag 1B
		OCF1A = 4               ; Output Compare Flag 1A
		ICF1 = 5                ; Input Capture Flag 1
		TOV2 = 6                ; Timer/Counter2 Overflow Flag
		OCF2 = 7                ; Output Compare Flag 2
	}
	TIMSK(0x37) {           ; Timer/Counter Interrupt Mask Register
		TOIE0 = 0               ; Timer/Counter0 Overflow Interrupt Enable
		OCIE0 = 1               ; Timer/Counter0 Output Compare Match Interrupt register
		TOIE1 = 2               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1B = 3              ; Timer/Counter1 Output CompareB Match Interrupt Enable
		OCIE1A = 4              ; Timer/Counter1 Output CompareA Match Interrupt Enable
		TICIE1 = 5              ; Timer/Counter1 Input Capture Interrupt Enable
		TOIE2 = 6               ; 
		OCIE2 = 7               ; 
	}
	EIFR(0x38) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flags bit 0
		INTF1 = 1               ; External Interrupt Flags bit 1
		INTF2 = 2               ; External Interrupt Flags bit 2
		INTF3 = 3               ; External Interrupt Flags bit 3
		INTF4 = 4               ; External Interrupt Flags bit 4
		INTF5 = 5               ; External Interrupt Flags bit 5
		INTF6 = 6               ; External Interrupt Flags bit 6
		INTF7 = 7               ; External Interrupt Flags bit 7
	}
	EIMSK(0x39) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request 7 Enable bit 0
		INT1 = 1                ; External Interrupt Request 7 Enable bit 1
		INT2 = 2                ; External Interrupt Request 7 Enable bit 2
		INT3 = 3                ; External Interrupt Request 7 Enable bit 3
		INT4 = 4                ; External Interrupt Request 7 Enable bit 4
		INT5 = 5                ; External Interrupt Request 7 Enable bit 5
		INT6 = 6                ; External Interrupt Request 7 Enable bit 6
		INT7 = 7                ; External Interrupt Request 7 Enable bit 7
	}
	EICRB(0x3a) {           ; External Interrupt Control Register B
		ISC40 = 0               ; External Interrupt 7-4 Sense Control Bit bit 0
		ISC41 = 1               ; External Interrupt 7-4 Sense Control Bit bit 1
		ISC50 = 2               ; External Interrupt 7-4 Sense Control Bit bit 0
		ISC51 = 3               ; External Interrupt 7-4 Sense Control Bit bit 1
		ISC60 = 4               ; External Interrupt 7-4 Sense Control Bit bit 0
		ISC61 = 5               ; External Interrupt 7-4 Sense Control Bit bit 1
		ISC70 = 6               ; External Interrupt 7-4 Sense Control Bit bit 0
		ISC71 = 7               ; External Interrupt 7-4 Sense Control Bit bit 1
	}
	XDIV(0x3c) {            ; XTAL Divide Control Register
		XDIV0 = 0               ; XTAl Divide Select Bits bit 0
		XDIV1 = 1               ; XTAl Divide Select Bits bit 1
		XDIV2 = 2               ; XTAl Divide Select Bits bit 2
		XDIV3 = 3               ; XTAl Divide Select Bits bit 3
		XDIV4 = 4               ; XTAl Divide Select Bits bit 4
		XDIV5 = 5               ; XTAl Divide Select Bits bit 5
		XDIV6 = 6               ; XTAl Divide Select Bits bit 6
		XDIVEN = 7              ; XTAL Divide Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	DDRF(0x61)              ; Data Direction Register, Port F
	PORTF(0x62)             ; Data Register, Port F
	PING(0x63)              ; Input Pins, Port G
	DDRG(0x64)              ; Data Direction Register, Port G
	PORTG(0x65)             ; Data Register, Port G
	SPMCSR(0x68) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		BLBSET = 3              ; Boot Lock Bit Set
		RWWSRE = 4              ; Read While Write section read enable
		RWWSB = 6               ; Read While Write Section Busy
		SPMIE = 7               ; SPM Interrupt Enable
	}
	EICRA(0x6a) {           ; External Interrupt Control Register A
		ISC00 = 0               ; External Interrupt Sense Control Bit bit 0
		ISC01 = 1               ; External Interrupt Sense Control Bit bit 1
		ISC10 = 2               ; External Interrupt Sense Control Bit bit 0
		ISC11 = 3               ; External Interrupt Sense Control Bit bit 1
		ISC20 = 4               ; External Interrupt Sense Control Bit bit 0
		ISC21 = 5               ; External Interrupt Sense Control Bit bit 1
		ISC30 = 6               ; External Interrupt Sense Control Bit bit 0
		ISC31 = 7               ; External Interrupt Sense Control Bit bit 1
	}
	XMCRB(0x6c) {           ; External Memory Control Register B
		XMM0 = 0                ; External Memory High Mask bit 0
		XMM1 = 1                ; External Memory High Mask bit 1
		XMM2 = 2                ; External Memory High Mask bit 2
		XMBK = 7                ; External Memory Bus Keeper Enable
	}
	XMCRA(0x6d) {           ; External Memory Control Register A
		SRW11 = 1               ; Wait state select bit upper page
		SRW00 = 2               ; Wait state select bit lower page bit 0
		SRW01 = 3               ; Wait state select bit lower page bit 1
		SRL0 = 4                ; Wait state page limit bit 0
		SRL1 = 5                ; Wait state page limit bit 1
		SRL2 = 6                ; Wait state page limit bit 2
	}
	OSCCAL(0x6f) {          ; Oscillator Calibration Value
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	TWBR(0x70)              ; TWI Bit Rate register
	TWSR(0x71) {            ; TWI Status Register
		TWPS0 = 0               ; TWI Prescaler bit 0
		TWPS1 = 1               ; TWI Prescaler bit 1
		TWS0 = 3                ; TWI Status bit 0
		TWS1 = 4                ; TWI Status bit 1
		TWS2 = 5                ; TWI Status bit 2
		TWS3 = 6                ; TWI Status bit 3
		TWS4 = 7                ; TWI Status bit 4
	}
	TWAR(0x72) {            ; TWI (Slave) Address register
		TWGCE = 0               ; TWI General Call Recognition Enable Bit
		TWA0 = 1                ; TWI (Slave) Address register Bits bit 0
		TWA1 = 2                ; TWI (Slave) Address register Bits bit 1
		TWA2 = 3                ; TWI (Slave) Address register Bits bit 2
		TWA3 = 4                ; TWI (Slave) Address register Bits bit 3
		TWA4 = 5                ; TWI (Slave) Address register Bits bit 4
		TWA5 = 6                ; TWI (Slave) Address register Bits bit 5
		TWA6 = 7                ; TWI (Slave) Address register Bits bit 6
	}
	TWDR(0x73)              ; TWI Data register
	TWCR(0x74) {            ; TWI Control Register
		TWIE = 0                ; TWI Interrupt Enable
		TWEN = 2                ; TWI Enable Bit
		TWWC = 3                ; TWI Write Collition Flag
		TWSTO = 4               ; TWI Stop Condition Bit
		TWSTA = 5               ; TWI Start Condition Bit
		TWEA = 6                ; TWI Enable Acknowledge Bit
		TWINT = 7               ; TWI Interrupt Flag
	}
	OCR1C(0x78, 0x79)       ; Timer/Counter1 Output Compare Register  Bytes
	TCCR1C(0x7a) {          ; Timer/Counter1 Control Register C
		FOC1C = 5               ; Force Output Compare for channel C
		FOC1B = 6               ; Force Output Compare for channel B
		FOC1A = 7               ; Force Output Compare for channel A
	}
	ETIFR(0x7c) {           ; Extended Timer/Counter Interrupt Flag register
		OCF1C = 0               ; Timer/Counter 1, Output Compare C Match Flag
		OCF3C = 1               ; Timer/Counter3 Output Compare C Match Flag
		TOV3 = 2                ; Timer/Counter3 Overflow Flag
		OCF3B = 3               ; Output Compare Flag 1B
		OCF3A = 4               ; Output Compare Flag 1A
		ICF3 = 5                ; Input Capture Flag 1
	}
	ETIMSK(0x7d) {          ; Extended Timer/Counter Interrupt Mask Register
		OCIE1C = 0              ; Timer/Counter 1, Output Compare Match C Interrupt Enable
		OCIE3C = 1              ; Timer/Counter3, Output Compare Match Interrupt Enable
		TOIE3 = 2               ; Timer/Counter3 Overflow Interrupt Enable
		OCIE3B = 3              ; Timer/Counter3 Output CompareB Match Interrupt Enable
		OCIE3A = 4              ; Timer/Counter3 Output CompareA Match Interrupt Enable
		TICIE3 = 5              ; Timer/Counter3 Input Capture Interrupt Enable
	}
	ICR3(0x80, 0x81)        ; Timer/Counter3 Input Capture Register  Bytes
	OCR3C(0x82, 0x83)       ; Timer/Counter3 Output compare Register C  Bytes
	OCR3B(0x84, 0x85)       ; Timer/Counter3 Output Compare Register B  Bytes
	OCR3A(0x86, 0x87)       ; Timer/Counter3 Output Compare Register A  Bytes
	TCNT3(0x88, 0x89)       ; Timer/Counter3  Bytes
	TCCR3B(0x8a) {          ; Timer/Counter3 Control Register B
		CS30 = 0                ; Clock Select3 bits bit 0
		CS31 = 1                ; Clock Select3 bits bit 1
		CS32 = 2                ; Clock Select3 bits bit 2
		WGM30 = 3               ; Waveform Generation Mode bit 0
		WGM31 = 4               ; Waveform Generation Mode bit 1
		ICES3 = 6               ; Input Capture 3 Edge Select
		ICNC3 = 7               ; Input Capture 3  Noise Canceler
	}
	TCCR3A(0x8b) {          ; Timer/Counter3 Control Register A
		WGM30 = 0               ; Waveform Generation Mode Bits bit 0
		WGM31 = 1               ; Waveform Generation Mode Bits bit 1
		COM3C0 = 2              ; Compare Output Mode 3C, bits bit 0
		COM3C1 = 3              ; Compare Output Mode 3C, bits bit 1
		COM3B0 = 4              ; Compare Output Mode 3B, bits bit 0
		COM3B1 = 5              ; Compare Output Mode 3B, bits bit 1
		COM3A0 = 6              ; Compare Output Mode 3A, bits bit 0
		COM3A1 = 7              ; Compare Output Mode 3A, bits bit 1
	}
	TCCR3C(0x8c) {          ; Timer/Counter3 Control Register C
		FOC3C = 5               ; Force Output Compare for channel C
		FOC3B = 6               ; Force Output Compare for channel B
		FOC3A = 7               ; Force Output Compare for channel A
	}
	ADCSRB(0x8e) {          ; The ADC Control and Status register B
		ADTS0 = 0               ; ADC Auto Trigger Source bits bit 0
		ADTS1 = 1               ; ADC Auto Trigger Source bits bit 1
		ADTS2 = 2               ; ADC Auto Trigger Source bits bit 2
	}
	UBRR0H(0x90)            ; USART Baud Rate Register Hight Byte
	UCSR0C(0x95) {          ; USART Control and Status Register C
		UCPOL0 = 0              ; Clock Polarity
		UCSZ00 = 1              ; Character Size bit 0
		UCSZ01 = 2              ; Character Size bit 1
		USBS0 = 3               ; Stop Bit Select
		UPM00 = 4               ; Parity Mode Bits bit 0
		UPM01 = 5               ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select
	}
	UBRR1H(0x98)            ; USART Baud Rate Register Hight Byte
	UBRR1L(0x99)            ; USART Baud Rate Register Low Byte
	UCSR1B(0x9a) {          ; USART Control and Status Register B
		TXB81 = 0               ; Transmit Data Bit 8
		RXB81 = 1               ; Receive Data Bit 8
		UCSZ12 = 2              ; Character Size
		TXEN1 = 3               ; Transmitter Enable
		RXEN1 = 4               ; Receiver Enable
		UDRIE1 = 5              ; USART Data register Empty Interrupt Enable
		TXCIE1 = 6              ; TX Complete Interrupt Enable
		RXCIE1 = 7              ; RX Complete Interrupt Enable
	}
	UCSR1A(0x9b) {          ; USART Control and Status Register A
		MPCM1 = 0               ; Multi-processor Communication Mode
		U2X1 = 1                ; Double the USART transmission speed
		UPE1 = 2                ; Parity Error
		DOR1 = 3                ; Data overRun
		FE1 = 4                 ; Framing Error
		UDRE1 = 5               ; USART Data Register Empty
		TXC1 = 6                ; USART Transmitt Complete
		RXC1 = 7                ; USART Receive Complete
	}
	UDR1(0x9c)              ; USART I/O Data Register
	UCSR1C(0x9d) {          ; USART Control and Status Register C
		UCPOL1 = 0              ; Clock Polarity
		UCSZ10 = 1              ; Character Size bit 0
		UCSZ11 = 2              ; Character Size bit 1
		USBS1 = 3               ; Stop Bit Select
		UPM10 = 4               ; Parity Mode Bits bit 0
		UPM11 = 5               ; Parity Mode Bits bit 1
		UMSEL1 = 6              ; USART Mode Select
	}
}

