

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
63fd297aa63cb0575298d2a4a3bab031  /root/ispass2009-benchmarks/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_VsVhqI"
Parsing file _cuobjdump_complete_output_VsVhqI
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4039b0, fat_cubin_handle = 1
GPGPU-Sim PTX: Warning %temp1 was declared previous at _1.ptx:58 skipping new declaration
GPGPU-Sim PTX: Warning %temp2 was declared previous at _1.ptx:59 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JMTaP3"
Running: cat _ptx_JMTaP3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EFP4dp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EFP4dp --output-file  /dev/null 2> _ptx_JMTaP3info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JMTaP3 _ptx2_EFP4dp _ptx_JMTaP3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: /root/ispass2009-benchmarks/BFS/data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Dec 14 14:09:13 2017
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1519,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1536,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1542,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1548,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1554,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6792
gpu_sim_insn = 110833
gpu_ipc =      16.3182
gpu_tot_sim_cycle = 6792
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.3182
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=110833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2440
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1578
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2055
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4093	W0_Idle:31476	W0_Scoreboard:16901	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 236 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6791 
mrq_lat_table:61 	0 	2 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45 	15 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0         0         0         0         0         0         0      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0         0         0         0         0         0         0      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0         0      1790         0         0         0         0      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2113         0         0         0      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 75/19 = 3.947368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         1         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none         299       267    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       300    none      none      none      none  
dram[2]:          0    none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         447       299    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       270       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       278       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8933 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.005577
n_activity=285 dram_eff=0.1754
bk0: 6a 8892i bk1: 0a 8962i bk2: 0a 8965i bk3: 0a 8965i bk4: 0a 8965i bk5: 0a 8965i bk6: 0a 8967i bk7: 0a 8967i bk8: 0a 8967i bk9: 0a 8967i bk10: 8a 8936i bk11: 10a 8916i bk12: 0a 8963i bk13: 0a 8963i bk14: 0a 8963i bk15: 0a 8963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00379253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8938 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005354
n_activity=222 dram_eff=0.2162
bk0: 4a 8944i bk1: 0a 8964i bk2: 0a 8964i bk3: 0a 8964i bk4: 0a 8964i bk5: 0a 8965i bk6: 0a 8966i bk7: 0a 8967i bk8: 0a 8967i bk9: 0a 8967i bk10: 10a 8911i bk11: 8a 8934i bk12: 0a 8963i bk13: 0a 8964i bk14: 0a 8964i bk15: 0a 8964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8939 n_act=4 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.004908
n_activity=242 dram_eff=0.1818
bk0: 2a 8948i bk1: 0a 8964i bk2: 0a 8964i bk3: 0a 8964i bk4: 0a 8965i bk5: 2a 8949i bk6: 0a 8964i bk7: 0a 8965i bk8: 0a 8967i bk9: 0a 8967i bk10: 8a 8926i bk11: 8a 8923i bk12: 0a 8963i bk13: 0a 8964i bk14: 0a 8965i bk15: 0a 8965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7fb9589d4e20 :  mf: uid=  6980, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6789), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8940 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005131
n_activity=202 dram_eff=0.2277
bk0: 0a 8964i bk1: 0a 8965i bk2: 0a 8965i bk3: 0a 8965i bk4: 0a 8965i bk5: 0a 8965i bk6: 0a 8965i bk7: 0a 8966i bk8: 0a 8967i bk9: 0a 8967i bk10: 8a 8914i bk11: 10a 8898i bk12: 0a 8963i bk13: 0a 8963i bk14: 0a 8964i bk15: 0a 8964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245399
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8939 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005131
n_activity=186 dram_eff=0.2473
bk0: 0a 8964i bk1: 0a 8966i bk2: 0a 8966i bk3: 0a 8966i bk4: 0a 8966i bk5: 0a 8967i bk6: 2a 8950i bk7: 0a 8965i bk8: 0a 8965i bk9: 0a 8965i bk10: 12a 8914i bk11: 8a 8933i bk12: 0a 8963i bk13: 0a 8964i bk14: 0a 8964i bk15: 0a 8964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00256553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8965 n_nop=8942 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004685
n_activity=172 dram_eff=0.2442
bk0: 0a 8964i bk1: 0a 8965i bk2: 0a 8965i bk3: 0a 8965i bk4: 0a 8965i bk5: 0a 8966i bk6: 0a 8966i bk7: 0a 8966i bk8: 0a 8966i bk9: 0a 8966i bk10: 12a 8926i bk11: 8a 8923i bk12: 0a 8963i bk13: 0a 8964i bk14: 0a 8964i bk15: 0a 8964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50, Miss = 7, Miss_rate = 0.140, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 19, Miss = 5, Miss_rate = 0.263, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4532
	minimum = 6
	maximum = 34
Network latency average = 9.33813
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.99576
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00151594
	minimum = 0.000588928 (at node 21)
	maximum = 0.00809776 (at node 1)
Accepted packet rate average = 0.00151594
	minimum = 0.000588928 (at node 21)
	maximum = 0.00809776 (at node 1)
Injected flit rate average = 0.00386075
	minimum = 0.000883392 (at node 0)
	maximum = 0.0318021 (at node 15)
Accepted flit rate average= 0.00386075
	minimum = 0.00073616 (at node 26)
	maximum = 0.0213486 (at node 1)
Injected packet length average = 2.54676
Accepted packet length average = 2.54676
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4532 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.33813 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.99576 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00151594 (1 samples)
	minimum = 0.000588928 (1 samples)
	maximum = 0.00809776 (1 samples)
Accepted packet rate average = 0.00151594 (1 samples)
	minimum = 0.000588928 (1 samples)
	maximum = 0.00809776 (1 samples)
Injected flit rate average = 0.00386075 (1 samples)
	minimum = 0.000883392 (1 samples)
	maximum = 0.0318021 (1 samples)
Accepted flit rate average = 0.00386075 (1 samples)
	minimum = 0.00073616 (1 samples)
	maximum = 0.0213486 (1 samples)
Injected packet size average = 2.54676 (1 samples)
Accepted packet size average = 2.54676 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 110833 (inst/sec)
gpgpu_simulation_rate = 6792 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6792)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6792)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (301,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (307,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2493,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3138,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3181,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3228,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3499,6792), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3619,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3886,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4354,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4533,6792), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4534
gpu_sim_insn = 112242
gpu_ipc =      24.7556
gpu_tot_sim_cycle = 11326
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      19.6958
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=223075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5308
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0759
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4905
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4430	W0_Idle:61023	W0_Scoreboard:42813	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11325 
mrq_lat_table:185 	0 	3 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	323 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	168 	18 	0 	0 	0 	0 	0 	2 	9 	41 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713         0         0         0         0      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0         0         0         0      1044      1010         0      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685         0      1016         0      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0         0       719       546         0         0      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2113       731         0      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       691      1032         0      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 203/33 = 6.151515
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         1         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 32/19 = 1.68
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1300    none      none      none         268       268    none      none      none      none         311       322    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         268       263    none         370       565    none      none      none      none  
dram[2]:          0    none      none      none         263       268       268    none         263    none         224       387    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       227       335    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       886       323    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         530       324    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       270       270         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       268       268         0       270       270         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       268         0       270       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268         0         0       268       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       268         0       268       278       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       270       270         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14877 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.008429
n_activity=623 dram_eff=0.2022
bk0: 6a 14876i bk1: 0a 14947i bk2: 0a 14950i bk3: 0a 14950i bk4: 2a 14933i bk5: 2a 14932i bk6: 0a 14950i bk7: 0a 14950i bk8: 0a 14950i bk9: 0a 14951i bk10: 20a 14843i bk11: 22a 14833i bk12: 0a 14947i bk13: 0a 14947i bk14: 0a 14947i bk15: 0a 14947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0022744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14901 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005753
n_activity=415 dram_eff=0.2072
bk0: 4a 14928i bk1: 0a 14948i bk2: 0a 14948i bk3: 0a 14948i bk4: 0a 14948i bk5: 0a 14950i bk6: 0a 14951i bk7: 2a 14935i bk8: 4a 14930i bk9: 0a 14949i bk10: 16a 14861i bk11: 12a 14900i bk12: 0a 14947i bk13: 0a 14948i bk14: 0a 14948i bk15: 0a 14948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14863 n_act=7 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.01057
n_activity=729 dram_eff=0.2167
bk0: 2a 14933i bk1: 0a 14949i bk2: 0a 14949i bk3: 0a 14949i bk4: 4a 14929i bk5: 2a 14932i bk6: 2a 14931i bk7: 0a 14947i bk8: 4a 14930i bk9: 0a 14949i bk10: 30a 14752i bk11: 20a 14830i bk12: 0a 14947i bk13: 0a 14948i bk14: 0a 14949i bk15: 0a 14950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14892 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.006957
n_activity=520 dram_eff=0.2
bk0: 0a 14948i bk1: 0a 14949i bk2: 0a 14949i bk3: 0a 14950i bk4: 0a 14950i bk5: 2a 14933i bk6: 4a 14928i bk7: 0a 14950i bk8: 0a 14951i bk9: 2a 14935i bk10: 18a 14835i bk11: 16a 14858i bk12: 0a 14946i bk13: 0a 14947i bk14: 0a 14948i bk15: 0a 14948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00147167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14875 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009231
n_activity=607 dram_eff=0.2273
bk0: 0a 14948i bk1: 0a 14950i bk2: 0a 14950i bk3: 0a 14951i bk4: 0a 14951i bk5: 0a 14952i bk6: 2a 14936i bk7: 6a 14926i bk8: 0a 14949i bk9: 2a 14932i bk10: 24a 14809i bk11: 24a 14802i bk12: 0a 14945i bk13: 0a 14947i bk14: 0a 14948i bk15: 0a 14948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00541842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14949 n_nop=14902 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005753
n_activity=401 dram_eff=0.2145
bk0: 0a 14948i bk1: 0a 14949i bk2: 0a 14949i bk3: 0a 14949i bk4: 0a 14949i bk5: 0a 14951i bk6: 0a 14951i bk7: 2a 14934i bk8: 2a 14933i bk9: 0a 14949i bk10: 14a 14895i bk11: 20a 14853i bk12: 0a 14947i bk13: 0a 14948i bk14: 0a 14948i bk15: 0a 14948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00140478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71, Miss = 14, Miss_rate = 0.197, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41471
	minimum = 6
	maximum = 18
Network latency average = 7.3
	minimum = 6
	maximum = 15
Slowest packet = 394
Flit latency average = 6.20069
	minimum = 6
	maximum = 11
Slowest flit = 962
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00555474
	minimum = 0.000441112 (at node 0)
	maximum = 0.0187472 (at node 23)
Accepted packet rate average = 0.00555474
	minimum = 0.000441112 (at node 0)
	maximum = 0.0187472 (at node 23)
Injected flit rate average = 0.011763
	minimum = 0.000441112 (at node 0)
	maximum = 0.02779 (at node 17)
Accepted flit rate average= 0.011763
	minimum = 0.00220556 (at node 0)
	maximum = 0.0383767 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93397 (2 samples)
	minimum = 6 (2 samples)
	maximum = 26 (2 samples)
Network latency average = 8.31906 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24.5 (2 samples)
Flit latency average = 7.09823 (2 samples)
	minimum = 6 (2 samples)
	maximum = 22.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00353534 (2 samples)
	minimum = 0.00051502 (2 samples)
	maximum = 0.0134225 (2 samples)
Accepted packet rate average = 0.00353534 (2 samples)
	minimum = 0.00051502 (2 samples)
	maximum = 0.0134225 (2 samples)
Injected flit rate average = 0.00781186 (2 samples)
	minimum = 0.000662252 (2 samples)
	maximum = 0.0297961 (2 samples)
Accepted flit rate average = 0.00781186 (2 samples)
	minimum = 0.00147086 (2 samples)
	maximum = 0.0298627 (2 samples)
Injected packet size average = 2.20965 (2 samples)
Accepted packet size average = 2.20965 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 223075 (inst/sec)
gpgpu_simulation_rate = 11326 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11326)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11326)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 12826  inst.: 334147 (ipc=74.0) sim_rate=167073 (inst/sec) elapsed = 0:0:00:02 / Thu Dec 14 14:09:15 2017
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2787,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3003,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3038,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3283,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3342,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3348,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3400,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3466,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3554,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3557,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3620,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3813,11326), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4098,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4106,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4192,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4482,11326), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4483
gpu_sim_insn = 120386
gpu_ipc =      26.8539
gpu_tot_sim_cycle = 15809
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      21.7257
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 227
gpu_total_sim_rate=171730

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12066
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0376
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4967	W0_Idle:86320	W0_Scoreboard:111019	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 33 
maxdqlatency = 0 
maxmflatency = 308 
averagemflatency = 165 
max_icnt2mem_latency = 63 
max_icnt2sh_latency = 15808 
mrq_lat_table:428 	8 	9 	25 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1739 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1822 	189 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	516 	106 	7 	0 	0 	0 	0 	2 	9 	41 	1300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547         0       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541         0       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0         0       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 28.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 482/50 = 9.640000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         1         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 345
min_bank_accesses = 0!
chip skew: 66/47 = 1.40
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none         263       264       268       274    none         261       593       795    none      none      none      none  
dram[1]:          0    none      none      none         268    none         270       266       261       269       599       748    none      none      none      none  
dram[2]:          0    none      none      none         291       266       271       271       262       269       653       664    none      none      none      none  
dram[3]:     none      none      none      none      none         263       275       264       267       268       548       651    none      none      none      none  
dram[4]:     none      none      none      none         273       273       261       263       265       263      2598       793    none      none      none      none  
dram[5]:     none      none      none      none         269       270       266       302       262       268       730       675    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268       276       274         0       268       308       281         0         0         0         0
dram[1]:          0         0         0         0       275         0       279       272       268       283       280       270         0         0         0         0
dram[2]:          0         0         0         0       268       275       274       285       268       281       270       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       286       277       274       268       270       280         0         0         0         0
dram[4]:          0         0         0         0       273       273       268       274       277       268       278       270         0         0         0         0
dram[5]:          0         0         0         0       274       273       281       282       275       277       275       278         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20724 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01246
n_activity=1152 dram_eff=0.2257
bk0: 6a 20793i bk1: 0a 20865i bk2: 0a 20868i bk3: 0a 20868i bk4: 4a 20847i bk5: 4a 20847i bk6: 12a 20828i bk7: 2a 20850i bk8: 0a 20866i bk9: 10a 20835i bk10: 32a 20658i bk11: 36a 20637i bk12: 0a 20862i bk13: 0a 20863i bk14: 0a 20863i bk15: 0a 20864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00493626
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20714 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.0138
n_activity=1070 dram_eff=0.2692
bk0: 4a 20845i bk1: 0a 20866i bk2: 0a 20866i bk3: 0a 20866i bk4: 12a 20824i bk5: 0a 20867i bk6: 8a 20837i bk7: 12a 20809i bk8: 12a 20829i bk9: 10a 20819i bk10: 32a 20603i bk11: 32a 20661i bk12: 0a 20863i bk13: 0a 20864i bk14: 0a 20864i bk15: 0a 20865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0065657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20701 n_act=9 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01495
n_activity=1207 dram_eff=0.2585
bk0: 2a 20850i bk1: 0a 20867i bk2: 0a 20867i bk3: 0a 20867i bk4: 10a 20831i bk5: 14a 20804i bk6: 6a 20836i bk7: 12a 20811i bk8: 12a 20831i bk9: 6a 20839i bk10: 38a 20619i bk11: 32a 20639i bk12: 0a 20862i bk13: 0a 20864i bk14: 0a 20865i bk15: 0a 20867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00412154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20742 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01121
n_activity=1042 dram_eff=0.2246
bk0: 0a 20865i bk1: 0a 20866i bk2: 0a 20866i bk3: 0a 20868i bk4: 0a 20868i bk5: 4a 20847i bk6: 10a 20831i bk7: 10a 20815i bk8: 4a 20845i bk9: 2a 20851i bk10: 34a 20655i bk11: 30a 20682i bk12: 0a 20862i bk13: 0a 20863i bk14: 0a 20864i bk15: 0a 20865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00158152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20717 n_act=8 n_pre=0 n_req=82 n_rd=118 n_write=23 bw_util=0.01351
n_activity=1144 dram_eff=0.2465
bk0: 0a 20865i bk1: 0a 20868i bk2: 0a 20868i bk3: 0a 20869i bk4: 2a 20852i bk5: 2a 20851i bk6: 18a 20820i bk7: 16a 20823i bk8: 6a 20839i bk9: 4a 20844i bk10: 36a 20643i bk11: 34a 20610i bk12: 0a 20861i bk13: 0a 20864i bk14: 0a 20865i bk15: 0a 20865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00464871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20866 n_nop=20719 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01332
n_activity=1047 dram_eff=0.2655
bk0: 0a 20865i bk1: 0a 20866i bk2: 0a 20866i bk3: 0a 20867i bk4: 4a 20847i bk5: 4a 20846i bk6: 8a 20834i bk7: 8a 20836i bk8: 20a 20808i bk9: 6a 20834i bk10: 34a 20619i bk11: 34a 20613i bk12: 0a 20863i bk13: 0a 20865i bk14: 0a 20865i bk15: 0a 20865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0123167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 157, Miss = 34, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1215
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.8142
	minimum = 6
	maximum = 60
Network latency average = 8.43754
	minimum = 6
	maximum = 60
Slowest packet = 1956
Flit latency average = 7.83153
	minimum = 6
	maximum = 59
Slowest flit = 4509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260573
	minimum = 0.0107071 (at node 14)
	maximum = 0.0956948 (at node 23)
Accepted packet rate average = 0.0260573
	minimum = 0.0107071 (at node 14)
	maximum = 0.0956948 (at node 23)
Injected flit rate average = 0.0504127
	minimum = 0.0178452 (at node 14)
	maximum = 0.130493 (at node 23)
Accepted flit rate average= 0.0504127
	minimum = 0.0249833 (at node 14)
	maximum = 0.18269 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89405 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.35856 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.3333 (3 samples)
Flit latency average = 7.34266 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0110427 (3 samples)
	minimum = 0.00391239 (3 samples)
	maximum = 0.0408466 (3 samples)
Accepted packet rate average = 0.0110427 (3 samples)
	minimum = 0.00391239 (3 samples)
	maximum = 0.0408466 (3 samples)
Injected flit rate average = 0.0220121 (3 samples)
	minimum = 0.0063899 (3 samples)
	maximum = 0.0633617 (3 samples)
Accepted flit rate average = 0.0220121 (3 samples)
	minimum = 0.00930833 (3 samples)
	maximum = 0.0808052 (3 samples)
Injected packet size average = 1.99337 (3 samples)
Accepted packet size average = 1.99337 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 171730 (inst/sec)
gpgpu_simulation_rate = 7904 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15809)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15809)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 17309  inst.: 463040 (ipc=79.7) sim_rate=154346 (inst/sec) elapsed = 0:0:00:03 / Thu Dec 14 14:09:16 2017
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 19809  inst.: 495771 (ipc=38.1) sim_rate=123942 (inst/sec) elapsed = 0:0:00:04 / Thu Dec 14 14:09:17 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4437,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4788,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4809,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4857,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4872,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4935,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4983,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4998,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5154,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5163,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5318,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5371,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5568,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5583,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6218,15809), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6459,15809), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6460
gpu_sim_insn = 164389
gpu_ipc =      25.4472
gpu_tot_sim_cycle = 22269
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      22.8052
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 362
gpu_stall_icnt2sh    = 1528
gpu_total_sim_rate=126962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28009
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0162
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 470, Miss_rate = 0.417, Pending_hits = 51, Reservation_fails = 1729
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 51, Reservation_fails = 995
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1254
	L1D_cache_core[3]: Access = 1389, Miss = 577, Miss_rate = 0.415, Pending_hits = 57, Reservation_fails = 2181
	L1D_cache_core[4]: Access = 1902, Miss = 774, Miss_rate = 0.407, Pending_hits = 80, Reservation_fails = 2563
	L1D_cache_core[5]: Access = 1083, Miss = 444, Miss_rate = 0.410, Pending_hits = 50, Reservation_fails = 1631
	L1D_cache_core[6]: Access = 1345, Miss = 585, Miss_rate = 0.435, Pending_hits = 50, Reservation_fails = 1847
	L1D_cache_core[7]: Access = 1135, Miss = 478, Miss_rate = 0.421, Pending_hits = 42, Reservation_fails = 1568
	L1D_cache_core[8]: Access = 1137, Miss = 473, Miss_rate = 0.416, Pending_hits = 45, Reservation_fails = 1514
	L1D_cache_core[9]: Access = 1067, Miss = 454, Miss_rate = 0.425, Pending_hits = 43, Reservation_fails = 1745
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 47, Reservation_fails = 1712
	L1D_cache_core[11]: Access = 1265, Miss = 522, Miss_rate = 0.413, Pending_hits = 53, Reservation_fails = 1744
	L1D_cache_core[12]: Access = 1071, Miss = 442, Miss_rate = 0.413, Pending_hits = 53, Reservation_fails = 1392
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1741
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 48, Reservation_fails = 2248
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7492
	L1D_total_cache_miss_rate = 0.4172
	L1D_total_cache_pending_hits = 770
	L1D_total_cache_reservation_fails = 25864
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2637
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23227
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27555
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 34622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1588
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31202
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45919	W0_Idle:95644	W0_Scoreboard:185503	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12704 {8:1588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215968 {136:1588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 572 
averagemflatency = 246 
max_icnt2mem_latency = 442 
max_icnt2sh_latency = 22268 
mrq_lat_table:712 	49 	39 	67 	43 	27 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3990 	3790 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2963 	554 	503 	788 	2456 	611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1015 	482 	103 	3 	0 	0 	0 	2 	9 	41 	1537 	4608 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547       806       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541       565       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0       553       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 33.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 33.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 941/53 = 17.754717
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         1         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 800
min_bank_accesses = 0!
chip skew: 141/128 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none         355       302       332       315       290       282      3099      3720    none      none      none      none  
dram[1]:          0    none      none      none         314       308       337       336       288       316      3000      4028    none      none      none      none  
dram[2]:          0    none      none      none         344       318       342       327       305       315      2901      3216    none      none      none      none  
dram[3]:     none      none      none      none         301       304       354       328       332       358      3510      3093    none      none      none      none  
dram[4]:     none      none      none      none         295       318       327       338       313       338     15018      3566    none      none      none      none  
dram[5]:     none      none      none      none         339       330       320       325       295       313      4542      3578    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       355       306       331       462       409       433       568       494         0         0         0         0
dram[1]:          0         0         0         0       324       325       501       386       449       423       492       516         0         0         0         0
dram[2]:          0         0         0         0       302       299       439       480       335       330       535       488         0         0         0         0
dram[3]:          0         0         0         0       326       330       559       435       345       455       501       535         0         0         0         0
dram[4]:          0         0         0         0       303       332       409       357       428       460       572       494         0         0         0         0
dram[5]:          0         0         0         0       309       320       462       355       557       331       539       556         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29075 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02069
n_activity=1757 dram_eff=0.346
bk0: 6a 29319i bk1: 0a 29391i bk2: 0a 29394i bk3: 0a 29394i bk4: 18a 29326i bk5: 20a 29316i bk6: 44a 29185i bk7: 42a 29096i bk8: 26a 29307i bk9: 36a 29244i bk10: 42a 29137i bk11: 46a 29086i bk12: 0a 29387i bk13: 0a 29388i bk14: 0a 29389i bk15: 0a 29390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0287833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29077 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02082
n_activity=1709 dram_eff=0.3581
bk0: 4a 29371i bk1: 0a 29392i bk2: 0a 29392i bk3: 0a 29392i bk4: 20a 29316i bk5: 16a 29317i bk6: 40a 29219i bk7: 48a 29118i bk8: 32a 29297i bk9: 34a 29256i bk10: 46a 29072i bk11: 42a 29092i bk12: 0a 29389i bk13: 0a 29390i bk14: 0a 29390i bk15: 0a 29391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0293617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29103 n_act=9 n_pre=0 n_req=152 n_rd=256 n_write=24 bw_util=0.01905
n_activity=1729 dram_eff=0.3239
bk0: 2a 29376i bk1: 0a 29393i bk2: 0a 29393i bk3: 0a 29393i bk4: 18a 29335i bk5: 22a 29302i bk6: 38a 29272i bk7: 32a 29234i bk8: 30a 29310i bk9: 26a 29315i bk10: 46a 29103i bk11: 42a 29100i bk12: 0a 29388i bk13: 0a 29390i bk14: 0a 29391i bk15: 0a 29393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00510343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29097 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01953
n_activity=1670 dram_eff=0.3437
bk0: 0a 29391i bk1: 0a 29392i bk2: 0a 29393i bk3: 0a 29395i bk4: 18a 29324i bk5: 20a 29281i bk6: 44a 29180i bk7: 40a 29133i bk8: 26a 29292i bk9: 34a 29185i bk10: 38a 29142i bk11: 42a 29067i bk12: 0a 29388i bk13: 0a 29389i bk14: 0a 29390i bk15: 0a 29391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0270482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29099 n_act=8 n_pre=0 n_req=154 n_rd=262 n_write=23 bw_util=0.01939
n_activity=1624 dram_eff=0.351
bk0: 0a 29391i bk1: 0a 29394i bk2: 0a 29394i bk3: 0a 29395i bk4: 20a 29323i bk5: 20a 29277i bk6: 46a 29179i bk7: 38a 29186i bk8: 30a 29294i bk9: 26a 29242i bk10: 42a 29123i bk11: 40a 29071i bk12: 0a 29387i bk13: 0a 29390i bk14: 0a 29391i bk15: 0a 29391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0258574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29392 n_nop=29105 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01898
n_activity=1494 dram_eff=0.3735
bk0: 0a 29391i bk1: 0a 29392i bk2: 0a 29392i bk3: 0a 29393i bk4: 16a 29329i bk5: 20a 29297i bk6: 38a 29225i bk7: 28a 29234i bk8: 48a 29242i bk9: 32a 29187i bk10: 38a 29022i bk11: 38a 28983i bk12: 0a 29389i bk13: 0a 29391i bk14: 0a 29391i bk15: 0a 29391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0352477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 612, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 537, Miss = 71, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 499, Miss = 67, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 506, Miss = 61, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 516, Miss = 63, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 477, Miss = 68, Miss_rate = 0.143, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1969, Miss = 69, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 533, Miss = 62, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 607, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 501, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7875
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14557
icnt_total_pkts_simt_to_mem=14084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.8307
	minimum = 6
	maximum = 271
Network latency average = 23.9367
	minimum = 6
	maximum = 179
Slowest packet = 6322
Flit latency average = 25.0436
	minimum = 6
	maximum = 178
Slowest flit = 15362
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.066724
	minimum = 0.0465944 (at node 1)
	maximum = 0.222446 (at node 23)
Accepted packet rate average = 0.066724
	minimum = 0.0465944 (at node 1)
	maximum = 0.222446 (at node 23)
Injected flit rate average = 0.116907
	minimum = 0.0854489 (at node 1)
	maximum = 0.270124 (at node 23)
Accepted flit rate average= 0.116907
	minimum = 0.0773994 (at node 2)
	maximum = 0.433437 (at node 23)
Injected packet length average = 1.75211
Accepted packet length average = 1.75211
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8782 (4 samples)
	minimum = 6 (4 samples)
	maximum = 95.75 (4 samples)
Network latency average = 12.2531 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72 (4 samples)
Flit latency average = 11.7679 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.024963 (4 samples)
	minimum = 0.0145829 (4 samples)
	maximum = 0.0862464 (4 samples)
Accepted packet rate average = 0.024963 (4 samples)
	minimum = 0.0145829 (4 samples)
	maximum = 0.0862464 (4 samples)
Injected flit rate average = 0.045736 (4 samples)
	minimum = 0.0261547 (4 samples)
	maximum = 0.115052 (4 samples)
Accepted flit rate average = 0.045736 (4 samples)
	minimum = 0.0263311 (4 samples)
	maximum = 0.168963 (4 samples)
Injected packet size average = 1.83215 (4 samples)
Accepted packet size average = 1.83215 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 126962 (inst/sec)
gpgpu_simulation_rate = 5567 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22269)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22269)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 23269  inst.: 635869 (ipc=128.0) sim_rate=127173 (inst/sec) elapsed = 0:0:00:05 / Thu Dec 14 14:09:18 2017
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 26269  inst.: 732338 (ipc=56.1) sim_rate=122056 (inst/sec) elapsed = 0:0:00:06 / Thu Dec 14 14:09:19 2017
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6401,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 28769  inst.: 790867 (ipc=43.5) sim_rate=112981 (inst/sec) elapsed = 0:0:00:07 / Thu Dec 14 14:09:20 2017
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6500,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6566,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6636,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7114,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7294,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7490,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7884,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7972,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8101,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8717,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8783,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8842,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9292,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11210,22269), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11607,22269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11608
gpu_sim_insn = 312949
gpu_ipc =      26.9598
gpu_tot_sim_cycle = 33877
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.2288
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1583
gpu_stall_icnt2sh    = 9453
gpu_total_sim_rate=117257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48516
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1156, Miss_rate = 0.384, Pending_hits = 84, Reservation_fails = 4375
	L1D_cache_core[1]: Access = 3260, Miss = 1314, Miss_rate = 0.403, Pending_hits = 121, Reservation_fails = 3517
	L1D_cache_core[2]: Access = 2962, Miss = 1159, Miss_rate = 0.391, Pending_hits = 101, Reservation_fails = 3355
	L1D_cache_core[3]: Access = 3338, Miss = 1296, Miss_rate = 0.388, Pending_hits = 90, Reservation_fails = 5483
	L1D_cache_core[4]: Access = 3752, Miss = 1437, Miss_rate = 0.383, Pending_hits = 113, Reservation_fails = 5443
	L1D_cache_core[5]: Access = 5250, Miss = 2391, Miss_rate = 0.455, Pending_hits = 300, Reservation_fails = 6453
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 89, Reservation_fails = 5668
	L1D_cache_core[7]: Access = 3284, Miss = 1248, Miss_rate = 0.380, Pending_hits = 72, Reservation_fails = 5027
	L1D_cache_core[8]: Access = 3077, Miss = 1243, Miss_rate = 0.404, Pending_hits = 112, Reservation_fails = 3761
	L1D_cache_core[9]: Access = 3381, Miss = 1396, Miss_rate = 0.413, Pending_hits = 120, Reservation_fails = 4945
	L1D_cache_core[10]: Access = 3251, Miss = 1249, Miss_rate = 0.384, Pending_hits = 91, Reservation_fails = 5207
	L1D_cache_core[11]: Access = 3181, Miss = 1196, Miss_rate = 0.376, Pending_hits = 85, Reservation_fails = 4118
	L1D_cache_core[12]: Access = 3104, Miss = 1251, Miss_rate = 0.403, Pending_hits = 120, Reservation_fails = 4522
	L1D_cache_core[13]: Access = 3009, Miss = 1215, Miss_rate = 0.404, Pending_hits = 109, Reservation_fails = 4383
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 93, Reservation_fails = 4976
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20164
	L1D_total_cache_miss_rate = 0.3988
	L1D_total_cache_pending_hits = 1700
	L1D_total_cache_reservation_fails = 71233
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60580
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48062
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 101279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3963
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97859
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131822	W0_Idle:110076	W0_Scoreboard:285508	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31704 {8:3963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 538968 {136:3963,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 604 
averagemflatency = 243 
max_icnt2mem_latency = 442 
max_icnt2sh_latency = 33876 
mrq_lat_table:1014 	89 	72 	93 	53 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11887 	8899 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4613 	1619 	2049 	5691 	6213 	724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1681 	1584 	639 	70 	4 	0 	0 	2 	9 	41 	1537 	15161 	106 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547       806       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541       565       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0       553       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1355/53 = 25.566038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         1         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1214
min_bank_accesses = 0!
chip skew: 204/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none         602       663       793       565       508       553      7387      9767    none      none      none      none  
dram[1]:          0    none      none      none         733       770       714       669       487       638      7113     10068    none      none      none      none  
dram[2]:          0    none      none      none         865       851       710       631       422       519      7507      7529    none      none      none      none  
dram[3]:     none      none      none      none         739       918       765       831       465       656      7283      7615    none      none      none      none  
dram[4]:     none      none      none      none         782       914       598       648       509       473     27886      7490    none      none      none      none  
dram[5]:     none      none      none      none         568       812       585       740       556       626     10277      7630    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       355       365       439       462       447       433       568       494         0         0         0         0
dram[1]:          0         0         0         0       324       453       501       435       449       461       492       516         0         0         0         0
dram[2]:          0         0         0         0       379       384       439       480       345       377       535       488         0         0         0         0
dram[3]:          0         0         0         0       365       405       559       604       378       581       501       578         0         0         0         0
dram[4]:          0         0         0         0       386       383       415       357       428       460       572       494         0         0         0         0
dram[5]:          0         0         0         0       337       465       462       522       557       538       539       567         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44271 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01923
n_activity=2273 dram_eff=0.3784
bk0: 6a 44641i bk1: 0a 44713i bk2: 0a 44716i bk3: 0a 44716i bk4: 20a 44644i bk5: 20a 44638i bk6: 64a 44445i bk7: 64a 44324i bk8: 62a 44499i bk9: 62a 44481i bk10: 56a 44402i bk11: 52a 44347i bk12: 0a 44709i bk13: 0a 44710i bk14: 0a 44711i bk15: 0a 44712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0208436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44275 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01923
n_activity=2321 dram_eff=0.3705
bk0: 4a 44693i bk1: 0a 44714i bk2: 0a 44714i bk3: 0a 44714i bk4: 20a 44638i bk5: 20a 44630i bk6: 64a 44477i bk7: 64a 44406i bk8: 64a 44533i bk9: 62a 44506i bk10: 56a 44369i bk11: 52a 44357i bk12: 0a 44711i bk13: 0a 44712i bk14: 0a 44712i bk15: 0a 44713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0203516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44273 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01932
n_activity=2340 dram_eff=0.3692
bk0: 2a 44698i bk1: 0a 44715i bk2: 0a 44715i bk3: 0a 44715i bk4: 20a 44652i bk5: 24a 44620i bk6: 64a 44523i bk7: 64a 44459i bk8: 64a 44523i bk9: 64a 44464i bk10: 56a 44343i bk11: 50a 44404i bk12: 0a 44710i bk13: 0a 44712i bk14: 0a 44713i bk15: 0a 44715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00755915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44279 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.0191
n_activity=2234 dram_eff=0.3823
bk0: 0a 44713i bk1: 0a 44714i bk2: 0a 44715i bk3: 0a 44717i bk4: 20a 44640i bk5: 24a 44589i bk6: 64a 44452i bk7: 64a 44383i bk8: 60a 44506i bk9: 62a 44385i bk10: 56a 44362i bk11: 52a 44353i bk12: 0a 44710i bk13: 0a 44711i bk14: 0a 44712i bk15: 0a 44713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0217382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44279 n_act=8 n_pre=0 n_req=225 n_rd=404 n_write=23 bw_util=0.0191
n_activity=2167 dram_eff=0.3941
bk0: 0a 44713i bk1: 0a 44716i bk2: 0a 44716i bk3: 0a 44717i bk4: 20a 44645i bk5: 24a 44591i bk6: 64a 44448i bk7: 64a 44423i bk8: 64a 44506i bk9: 62a 44424i bk10: 54a 44394i bk11: 52a 44362i bk12: 0a 44709i bk13: 0a 44712i bk14: 0a 44713i bk15: 0a 44713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0205081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44714 n_nop=44283 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01892
n_activity=2035 dram_eff=0.4157
bk0: 0a 44713i bk1: 0a 44714i bk2: 0a 44714i bk3: 0a 44715i bk4: 20a 44642i bk5: 24a 44611i bk6: 64a 44470i bk7: 64a 44413i bk8: 64a 44524i bk9: 62a 44398i bk10: 52a 44256i bk11: 52a 44211i bk12: 0a 44711i bk13: 0a 44713i bk14: 0a 44713i bk15: 0a 44713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0319363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1475, Miss = 104, Miss_rate = 0.071, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1746, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1447, Miss = 104, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1742, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1475, Miss = 103, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 1382, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1434, Miss = 100, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1404, Miss = 101, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 4351, Miss = 101, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1382, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1725, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1346, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20909
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37091
icnt_total_pkts_simt_to_mem=37918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.1503
	minimum = 6
	maximum = 227
Network latency average = 21.0867
	minimum = 6
	maximum = 171
Slowest packet = 17010
Flit latency average = 21.1436
	minimum = 6
	maximum = 170
Slowest flit = 60279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0831738
	minimum = 0.0595279 (at node 4)
	maximum = 0.205203 (at node 23)
Accepted packet rate average = 0.0831738
	minimum = 0.0595279 (at node 4)
	maximum = 0.205203 (at node 23)
Injected flit rate average = 0.147944
	minimum = 0.111389 (at node 2)
	maximum = 0.289369 (at node 5)
Accepted flit rate average= 0.147944
	minimum = 0.0892488 (at node 11)
	maximum = 0.395848 (at node 23)
Injected packet length average = 1.77873
Accepted packet length average = 1.77873
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3326 (5 samples)
	minimum = 6 (5 samples)
	maximum = 122 (5 samples)
Network latency average = 14.0198 (5 samples)
	minimum = 6 (5 samples)
	maximum = 91.8 (5 samples)
Flit latency average = 13.643 (5 samples)
	minimum = 6 (5 samples)
	maximum = 90.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0366052 (5 samples)
	minimum = 0.0235719 (5 samples)
	maximum = 0.110038 (5 samples)
Accepted packet rate average = 0.0366052 (5 samples)
	minimum = 0.0235719 (5 samples)
	maximum = 0.110038 (5 samples)
Injected flit rate average = 0.0661776 (5 samples)
	minimum = 0.0432015 (5 samples)
	maximum = 0.149916 (5 samples)
Accepted flit rate average = 0.0661776 (5 samples)
	minimum = 0.0389146 (5 samples)
	maximum = 0.21434 (5 samples)
Injected packet size average = 1.80788 (5 samples)
Accepted packet size average = 1.80788 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 117257 (inst/sec)
gpgpu_simulation_rate = 4839 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,33877)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,33877)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(7,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 34377  inst.: 940122 (ipc=238.6) sim_rate=117515 (inst/sec) elapsed = 0:0:00:08 / Thu Dec 14 14:09:21 2017
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 36377  inst.: 1068044 (ipc=98.9) sim_rate=118671 (inst/sec) elapsed = 0:0:00:09 / Thu Dec 14 14:09:22 2017
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3238,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3413,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3584,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3621,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3623,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3790,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3869,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3899,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4363,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4530,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4711,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4981,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4991,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5015,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7475,33877), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7531,33877), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7532
gpu_sim_insn = 318323
gpu_ipc =      42.2627
gpu_tot_sim_cycle = 41409
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.5090
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4945
gpu_stall_icnt2sh    = 20536
gpu_total_sim_rate=126569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65414
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1391, Miss_rate = 0.305, Pending_hits = 134, Reservation_fails = 4515
	L1D_cache_core[1]: Access = 4882, Miss = 1554, Miss_rate = 0.318, Pending_hits = 162, Reservation_fails = 4109
	L1D_cache_core[2]: Access = 4476, Miss = 1402, Miss_rate = 0.313, Pending_hits = 153, Reservation_fails = 3480
	L1D_cache_core[3]: Access = 4874, Miss = 1576, Miss_rate = 0.323, Pending_hits = 151, Reservation_fails = 5734
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 166, Reservation_fails = 5963
	L1D_cache_core[5]: Access = 6800, Miss = 2620, Miss_rate = 0.385, Pending_hits = 341, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 6846, Miss = 2454, Miss_rate = 0.358, Pending_hits = 390, Reservation_fails = 7557
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 112, Reservation_fails = 5252
	L1D_cache_core[8]: Access = 4572, Miss = 1453, Miss_rate = 0.318, Pending_hits = 150, Reservation_fails = 4111
	L1D_cache_core[9]: Access = 4906, Miss = 1665, Miss_rate = 0.339, Pending_hits = 162, Reservation_fails = 5037
	L1D_cache_core[10]: Access = 4789, Miss = 1524, Miss_rate = 0.318, Pending_hits = 154, Reservation_fails = 5499
	L1D_cache_core[11]: Access = 4646, Miss = 1411, Miss_rate = 0.304, Pending_hits = 130, Reservation_fails = 4264
	L1D_cache_core[12]: Access = 4538, Miss = 1457, Miss_rate = 0.321, Pending_hits = 153, Reservation_fails = 4826
	L1D_cache_core[13]: Access = 4565, Miss = 1489, Miss_rate = 0.326, Pending_hits = 159, Reservation_fails = 4675
	L1D_cache_core[14]: Access = 4573, Miss = 1451, Miss_rate = 0.317, Pending_hits = 160, Reservation_fails = 5104
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24566
	L1D_total_cache_miss_rate = 0.3269
	L1D_total_cache_pending_hits = 2677
	L1D_total_cache_reservation_fails = 76854
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15390
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64960
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 123606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6109
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120186
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:139934	W0_Idle:116625	W0_Scoreboard:371163	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48872 {8:6109,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 830824 {136:6109,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 604 
averagemflatency = 241 
max_icnt2mem_latency = 442 
max_icnt2sh_latency = 41264 
mrq_lat_table:1023 	89 	72 	93 	53 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14901 	10382 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6439 	2368 	2769 	6380 	6720 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2083 	2498 	1297 	234 	12 	0 	0 	2 	9 	41 	1537 	15161 	2464 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547       806       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541       565       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0       553       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1364/53 = 25.735849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         1         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1030       875      1235       974       817       882      8443     11054    none      none      none      none  
dram[1]:          0    none      none      none        1158      1021      1286      1114       931      1019      8186     11572    none      none      none      none  
dram[2]:          0    none      none      none        1287      1359      1273      1086       860       872      8629      8487    none      none      none      none  
dram[3]:     none      none      none      none        1172      1393      1206      1317       776      1082      8305      8416    none      none      none      none  
dram[4]:     none      none      none      none        1152      1286       993      1046       793       819     32539      8537    none      none      none      none  
dram[5]:     none      none      none      none         941      1286       998      1229       900      1020     11432      8738    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       355       365       439       462       447       433       568       494         0         0         0         0
dram[1]:          0         0         0         0       338       453       520       435       522       522       492       516         0         0         0         0
dram[2]:          0         0         0         0       379       384       514       480       508       397       535       488         0         0         0         0
dram[3]:          0         0         0         0       365       405       559       604       378       581       501       578         0         0         0         0
dram[4]:          0         0         0         0       386       383       415       357       428       460       572       494         0         0         0         0
dram[5]:          0         0         0         0       373       465       462       522       557       538       539       567         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54208 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01588
n_activity=2303 dram_eff=0.3769
bk0: 6a 54582i bk1: 0a 54654i bk2: 0a 54657i bk3: 0a 54657i bk4: 20a 54585i bk5: 20a 54579i bk6: 64a 54386i bk7: 64a 54265i bk8: 64a 54436i bk9: 64a 54418i bk10: 56a 54343i bk11: 52a 54288i bk12: 0a 54650i bk13: 0a 54651i bk14: 0a 54652i bk15: 0a 54653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0170524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54214 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01581
n_activity=2336 dram_eff=0.3699
bk0: 4a 54634i bk1: 0a 54655i bk2: 0a 54655i bk3: 0a 54655i bk4: 20a 54579i bk5: 20a 54571i bk6: 64a 54418i bk7: 64a 54347i bk8: 64a 54474i bk9: 64a 54443i bk10: 56a 54310i bk11: 52a 54298i bk12: 0a 54652i bk13: 0a 54653i bk14: 0a 54653i bk15: 0a 54654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0166499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54212 n_act=9 n_pre=0 n_req=229 n_rd=410 n_write=24 bw_util=0.01588
n_activity=2355 dram_eff=0.3686
bk0: 2a 54639i bk1: 0a 54656i bk2: 0a 54656i bk3: 0a 54656i bk4: 20a 54593i bk5: 24a 54561i bk6: 64a 54464i bk7: 64a 54400i bk8: 64a 54464i bk9: 64a 54405i bk10: 56a 54284i bk11: 52a 54341i bk12: 0a 54651i bk13: 0a 54653i bk14: 0a 54654i bk15: 0a 54656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00618425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54214 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01584
n_activity=2270 dram_eff=0.3815
bk0: 0a 54654i bk1: 0a 54655i bk2: 0a 54656i bk3: 0a 54658i bk4: 20a 54581i bk5: 24a 54530i bk6: 64a 54393i bk7: 64a 54324i bk8: 64a 54439i bk9: 64a 54316i bk10: 56a 54303i bk11: 52a 54294i bk12: 0a 54651i bk13: 0a 54652i bk14: 0a 54653i bk15: 0a 54654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0177843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54218 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.0157
n_activity=2182 dram_eff=0.3932
bk0: 0a 54654i bk1: 0a 54657i bk2: 0a 54657i bk3: 0a 54658i bk4: 20a 54586i bk5: 24a 54532i bk6: 64a 54389i bk7: 64a 54364i bk8: 64a 54447i bk9: 64a 54361i bk10: 54a 54335i bk11: 52a 54303i bk12: 0a 54650i bk13: 0a 54653i bk14: 0a 54654i bk15: 0a 54654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54655 n_nop=54222 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01555
n_activity=2050 dram_eff=0.4146
bk0: 0a 54654i bk1: 0a 54655i bk2: 0a 54655i bk3: 0a 54656i bk4: 20a 54583i bk5: 24a 54552i bk6: 64a 54411i bk7: 64a 54354i bk8: 64a 54465i bk9: 64a 54335i bk10: 52a 54197i bk11: 52a 54152i bk12: 0a 54652i bk13: 0a 54654i bk14: 0a 54654i bk15: 0a 54654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0261275

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1821, Miss = 105, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 2087, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1784, Miss = 104, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2103, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1814, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 1719, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1758, Miss = 102, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1678, Miss = 102, Miss_rate = 0.061, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5231, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1699, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2049, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1670, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25413
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50179
icnt_total_pkts_simt_to_mem=44780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.8208
	minimum = 6
	maximum = 228
Network latency average = 21.3205
	minimum = 6
	maximum = 175
Slowest packet = 46080
Flit latency average = 19.9674
	minimum = 6
	maximum = 175
Slowest flit = 85462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.044295
	minimum = 0.0272172 (at node 7)
	maximum = 0.135024 (at node 6)
Accepted packet rate average = 0.044295
	minimum = 0.0272172 (at node 7)
	maximum = 0.135024 (at node 6)
Injected flit rate average = 0.0981
	minimum = 0.0435475 (at node 7)
	maximum = 0.201275 (at node 23)
Accepted flit rate average= 0.0981
	minimum = 0.0464684 (at node 22)
	maximum = 0.504116 (at node 6)
Injected packet length average = 2.2147
Accepted packet length average = 2.2147
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.914 (6 samples)
	minimum = 6 (6 samples)
	maximum = 139.667 (6 samples)
Network latency average = 15.2366 (6 samples)
	minimum = 6 (6 samples)
	maximum = 105.667 (6 samples)
Flit latency average = 14.6971 (6 samples)
	minimum = 6 (6 samples)
	maximum = 104.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0378868 (6 samples)
	minimum = 0.0241795 (6 samples)
	maximum = 0.114202 (6 samples)
Accepted packet rate average = 0.0378868 (6 samples)
	minimum = 0.0241795 (6 samples)
	maximum = 0.114202 (6 samples)
Injected flit rate average = 0.071498 (6 samples)
	minimum = 0.0432591 (6 samples)
	maximum = 0.158475 (6 samples)
Accepted flit rate average = 0.071498 (6 samples)
	minimum = 0.0401736 (6 samples)
	maximum = 0.262636 (6 samples)
Injected packet size average = 1.88715 (6 samples)
Accepted packet size average = 1.88715 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 126569 (inst/sec)
gpgpu_simulation_rate = 4601 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41409)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41409)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 41909  inst.: 1247917 (ipc=217.6) sim_rate=124791 (inst/sec) elapsed = 0:0:00:10 / Thu Dec 14 14:09:23 2017
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1205,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1294,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1389,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1392,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1514,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1516,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1626,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1628,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1696,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1708,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1738,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1791,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1868,41409), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1909,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1925,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2059,41409), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 2060
gpu_sim_insn = 127068
gpu_ipc =      61.6835
gpu_tot_sim_cycle = 43469
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.1286
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4945
gpu_stall_icnt2sh    = 21896
gpu_total_sim_rate=126619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72733
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1428, Miss_rate = 0.297, Pending_hits = 151, Reservation_fails = 4515
	L1D_cache_core[1]: Access = 5106, Miss = 1593, Miss_rate = 0.312, Pending_hits = 179, Reservation_fails = 4109
	L1D_cache_core[2]: Access = 4706, Miss = 1442, Miss_rate = 0.306, Pending_hits = 170, Reservation_fails = 3480
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 168, Reservation_fails = 5734
	L1D_cache_core[4]: Access = 5701, Miss = 1715, Miss_rate = 0.301, Pending_hits = 183, Reservation_fails = 5963
	L1D_cache_core[5]: Access = 7011, Miss = 2652, Miss_rate = 0.378, Pending_hits = 356, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 7102, Miss = 2498, Miss_rate = 0.352, Pending_hits = 409, Reservation_fails = 7557
	L1D_cache_core[7]: Access = 5131, Miss = 1532, Miss_rate = 0.299, Pending_hits = 152, Reservation_fails = 5252
	L1D_cache_core[8]: Access = 4783, Miss = 1488, Miss_rate = 0.311, Pending_hits = 165, Reservation_fails = 4111
	L1D_cache_core[9]: Access = 5093, Miss = 1698, Miss_rate = 0.333, Pending_hits = 178, Reservation_fails = 5037
	L1D_cache_core[10]: Access = 5058, Miss = 1565, Miss_rate = 0.309, Pending_hits = 173, Reservation_fails = 5499
	L1D_cache_core[11]: Access = 4806, Miss = 1445, Miss_rate = 0.301, Pending_hits = 146, Reservation_fails = 4264
	L1D_cache_core[12]: Access = 4653, Miss = 1482, Miss_rate = 0.319, Pending_hits = 165, Reservation_fails = 4826
	L1D_cache_core[13]: Access = 4799, Miss = 1530, Miss_rate = 0.319, Pending_hits = 175, Reservation_fails = 4675
	L1D_cache_core[14]: Access = 4841, Miss = 1500, Miss_rate = 0.310, Pending_hits = 181, Reservation_fails = 5104
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25185
	L1D_total_cache_miss_rate = 0.3200
	L1D_total_cache_pending_hits = 2951
	L1D_total_cache_reservation_fails = 76854
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15390
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 72279
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 124659
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6563
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140443	W0_Idle:121424	W0_Scoreboard:401773	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52504 {8:6563,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 892568 {136:6563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 604 
averagemflatency = 239 
max_icnt2mem_latency = 442 
max_icnt2sh_latency = 43334 
mrq_lat_table:1023 	89 	72 	93 	53 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15557 	10409 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6868 	2514 	2877 	6380 	6720 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2225 	2701 	1400 	240 	12 	0 	0 	2 	9 	41 	1537 	15161 	2693 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547       806       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541       565       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0       553       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1364/53 = 25.735849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         1         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1187       964      1317      1068       848       913      8533     11207    none      none      none      none  
dram[1]:          0    none      none      none        1318      1108      1336      1181       956      1077      8273     11720    none      none      none      none  
dram[2]:          0    none      none      none        1395      1494      1318      1168       908       914      8713      8631    none      none      none      none  
dram[3]:     none      none      none      none        1256      1564      1254      1418       831      1155      8396      8529    none      none      none      none  
dram[4]:     none      none      none      none        1278      1406      1072      1119       871       866     32677      8672    none      none      none      none  
dram[5]:     none      none      none      none        1023      1390      1057      1321       934      1072     11546      8896    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       355       365       439       462       447       433       568       494         0         0         0         0
dram[1]:          0         0         0         0       338       453       520       435       522       522       492       516         0         0         0         0
dram[2]:          0         0         0         0       379       384       514       480       508       397       535       488         0         0         0         0
dram[3]:          0         0         0         0       365       405       559       604       378       581       501       578         0         0         0         0
dram[4]:          0         0         0         0       386       383       415       357       428       460       572       494         0         0         0         0
dram[5]:          0         0         0         0       373       465       462       522       557       538       539       567         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56926 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01513
n_activity=2303 dram_eff=0.3769
bk0: 6a 57300i bk1: 0a 57372i bk2: 0a 57375i bk3: 0a 57375i bk4: 20a 57303i bk5: 20a 57297i bk6: 64a 57104i bk7: 64a 56983i bk8: 64a 57154i bk9: 64a 57136i bk10: 56a 57061i bk11: 52a 57006i bk12: 0a 57368i bk13: 0a 57369i bk14: 0a 57370i bk15: 0a 57371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0162446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56932 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01506
n_activity=2336 dram_eff=0.3699
bk0: 4a 57352i bk1: 0a 57373i bk2: 0a 57373i bk3: 0a 57373i bk4: 20a 57297i bk5: 20a 57289i bk6: 64a 57136i bk7: 64a 57065i bk8: 64a 57192i bk9: 64a 57161i bk10: 56a 57028i bk11: 52a 57016i bk12: 0a 57370i bk13: 0a 57371i bk14: 0a 57371i bk15: 0a 57372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0158611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56930 n_act=9 n_pre=0 n_req=229 n_rd=410 n_write=24 bw_util=0.01513
n_activity=2355 dram_eff=0.3686
bk0: 2a 57357i bk1: 0a 57374i bk2: 0a 57374i bk3: 0a 57374i bk4: 20a 57311i bk5: 24a 57279i bk6: 64a 57182i bk7: 64a 57118i bk8: 64a 57182i bk9: 64a 57123i bk10: 56a 57002i bk11: 52a 57059i bk12: 0a 57369i bk13: 0a 57371i bk14: 0a 57372i bk15: 0a 57374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00589127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56932 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01509
n_activity=2270 dram_eff=0.3815
bk0: 0a 57372i bk1: 0a 57373i bk2: 0a 57374i bk3: 0a 57376i bk4: 20a 57299i bk5: 24a 57248i bk6: 64a 57111i bk7: 64a 57042i bk8: 64a 57157i bk9: 64a 57034i bk10: 56a 57021i bk11: 52a 57012i bk12: 0a 57369i bk13: 0a 57370i bk14: 0a 57371i bk15: 0a 57372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0169418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56936 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01495
n_activity=2182 dram_eff=0.3932
bk0: 0a 57372i bk1: 0a 57375i bk2: 0a 57375i bk3: 0a 57376i bk4: 20a 57304i bk5: 24a 57250i bk6: 64a 57107i bk7: 64a 57082i bk8: 64a 57165i bk9: 64a 57079i bk10: 54a 57053i bk11: 52a 57021i bk12: 0a 57368i bk13: 0a 57371i bk14: 0a 57372i bk15: 0a 57372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0159831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57373 n_nop=56940 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01482
n_activity=2050 dram_eff=0.4146
bk0: 0a 57372i bk1: 0a 57373i bk2: 0a 57373i bk3: 0a 57374i bk4: 20a 57301i bk5: 24a 57270i bk6: 64a 57129i bk7: 64a 57072i bk8: 64a 57183i bk9: 64a 57053i bk10: 52a 56915i bk11: 52a 56870i bk12: 0a 57370i bk13: 0a 57372i bk14: 0a 57372i bk15: 0a 57372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0248898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1874, Miss = 105, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 2149, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1829, Miss = 104, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2164, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1861, Miss = 103, Miss_rate = 0.055, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 1778, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1808, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1743, Miss = 102, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5299, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1759, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2099, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1733, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26096
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0469
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52678
icnt_total_pkts_simt_to_mem=45692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.134
	minimum = 6
	maximum = 111
Network latency average = 14.7145
	minimum = 6
	maximum = 106
Slowest packet = 51646
Flit latency average = 13.1173
	minimum = 6
	maximum = 106
Slowest flit = 96715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0245595
	minimum = 0.0140777 (at node 12)
	maximum = 0.0451456 (at node 7)
Accepted packet rate average = 0.0245595
	minimum = 0.0140777 (at node 12)
	maximum = 0.0451456 (at node 7)
Injected flit rate average = 0.0613269
	minimum = 0.0199029 (at node 12)
	maximum = 0.122816 (at node 22)
Accepted flit rate average= 0.0613269
	minimum = 0.0286408 (at node 17)
	maximum = 0.171359 (at node 7)
Injected packet length average = 2.49707
Accepted packet length average = 2.49707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.374 (7 samples)
	minimum = 6 (7 samples)
	maximum = 135.571 (7 samples)
Network latency average = 15.162 (7 samples)
	minimum = 6 (7 samples)
	maximum = 105.714 (7 samples)
Flit latency average = 14.4714 (7 samples)
	minimum = 6 (7 samples)
	maximum = 104.714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0359829 (7 samples)
	minimum = 0.0227363 (7 samples)
	maximum = 0.104337 (7 samples)
Accepted packet rate average = 0.0359829 (7 samples)
	minimum = 0.0227363 (7 samples)
	maximum = 0.104337 (7 samples)
Injected flit rate average = 0.0700449 (7 samples)
	minimum = 0.0399225 (7 samples)
	maximum = 0.153381 (7 samples)
Accepted flit rate average = 0.0700449 (7 samples)
	minimum = 0.038526 (7 samples)
	maximum = 0.249596 (7 samples)
Injected packet size average = 1.94662 (7 samples)
Accepted packet size average = 1.94662 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 126619 (inst/sec)
gpgpu_simulation_rate = 4346 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43469)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43469)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(15,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (299,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (300,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (301,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (301,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (301,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (303,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (303,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (304,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (304,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (305,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (305,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (306,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (318,43469), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (391,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (727,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (849,43469), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 850
gpu_sim_insn = 110662
gpu_ipc =     130.1906
gpu_tot_sim_cycle = 44319
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.0669
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4945
gpu_stall_icnt2sh    = 21896
gpu_total_sim_rate=137685

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74693
	L1I_total_cache_misses = 454
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1430, Miss_rate = 0.297, Pending_hits = 157, Reservation_fails = 4515
	L1D_cache_core[1]: Access = 5114, Miss = 1595, Miss_rate = 0.312, Pending_hits = 185, Reservation_fails = 4109
	L1D_cache_core[2]: Access = 4722, Miss = 1446, Miss_rate = 0.306, Pending_hits = 177, Reservation_fails = 3480
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 175, Reservation_fails = 5734
	L1D_cache_core[4]: Access = 5709, Miss = 1717, Miss_rate = 0.301, Pending_hits = 189, Reservation_fails = 5963
	L1D_cache_core[5]: Access = 7019, Miss = 2654, Miss_rate = 0.378, Pending_hits = 362, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 7110, Miss = 2500, Miss_rate = 0.352, Pending_hits = 415, Reservation_fails = 7557
	L1D_cache_core[7]: Access = 5139, Miss = 1534, Miss_rate = 0.299, Pending_hits = 158, Reservation_fails = 5252
	L1D_cache_core[8]: Access = 4799, Miss = 1492, Miss_rate = 0.311, Pending_hits = 177, Reservation_fails = 4111
	L1D_cache_core[9]: Access = 5101, Miss = 1700, Miss_rate = 0.333, Pending_hits = 184, Reservation_fails = 5037
	L1D_cache_core[10]: Access = 5066, Miss = 1567, Miss_rate = 0.309, Pending_hits = 179, Reservation_fails = 5499
	L1D_cache_core[11]: Access = 4814, Miss = 1447, Miss_rate = 0.301, Pending_hits = 152, Reservation_fails = 4264
	L1D_cache_core[12]: Access = 4661, Miss = 1484, Miss_rate = 0.318, Pending_hits = 171, Reservation_fails = 4826
	L1D_cache_core[13]: Access = 4807, Miss = 1532, Miss_rate = 0.319, Pending_hits = 181, Reservation_fails = 4675
	L1D_cache_core[14]: Access = 4849, Miss = 1502, Miss_rate = 0.310, Pending_hits = 187, Reservation_fails = 5104
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25221
	L1D_total_cache_miss_rate = 0.3198
	L1D_total_cache_pending_hits = 3049
	L1D_total_cache_reservation_fails = 76854
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2999
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15390
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74239
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 124659
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6599
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140790	W0_Idle:122793	W0_Scoreboard:407625	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52792 {8:6599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 897464 {136:6599,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 604 
averagemflatency = 239 
max_icnt2mem_latency = 442 
max_icnt2sh_latency = 43924 
mrq_lat_table:1023 	89 	72 	93 	53 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15597 	10409 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6908 	2514 	2877 	6380 	6720 	737 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2261 	2701 	1400 	240 	12 	0 	0 	2 	9 	41 	1537 	15161 	2697 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       310         0         0         0       707       713       535       547       806       856      1191      1144         0         0         0         0 
dram[1]:      1497         0         0         0       541       565       553      1044      1010       894      1197      1150         0         0         0         0 
dram[2]:      1432         0         0         0       679      1790       685       691      1016       878      1204      1162         0         0         0         0 
dram[3]:         0         0         0         0       553       719       546       693       896      1010      1210      1174         0         0         0         0 
dram[4]:         0         0         0         0       541       682      2113       731       874      2746      1169      1179         0         0         0         0 
dram[5]:         0         0         0         0       544       572       546       691      1032       872      1138      1185         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:  1.000000      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 38.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1364/53 = 25.735849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         1         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1223
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:       1300    none      none      none        1187       964      1317      1068       853       913      8540     11226    none      none      none      none  
dram[1]:          0    none      none      none        1318      1108      1336      1181       956      1082      8283     11736    none      none      none      none  
dram[2]:          0    none      none      none        1395      1494      1318      1168       908       914      8724      8638    none      none      none      none  
dram[3]:     none      none      none      none        1256      1564      1254      1423       831      1155      8403      8536    none      none      none      none  
dram[4]:     none      none      none      none        1278      1406      1072      1123       871       866     32692      8679    none      none      none      none  
dram[5]:     none      none      none      none        1023      1390      1057      1321       934      1072     11566      8904    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       355       365       439       462       447       433       568       494         0         0         0         0
dram[1]:          0         0         0         0       338       453       520       435       522       522       492       516         0         0         0         0
dram[2]:          0         0         0         0       379       384       514       480       508       397       535       488         0         0         0         0
dram[3]:          0         0         0         0       365       405       559       604       378       581       501       578         0         0         0         0
dram[4]:          0         0         0         0       386       383       415       357       428       460       572       494         0         0         0         0
dram[5]:          0         0         0         0       373       465       462       522       557       538       539       567         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58047 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01484
n_activity=2303 dram_eff=0.3769
bk0: 6a 58421i bk1: 0a 58493i bk2: 0a 58496i bk3: 0a 58496i bk4: 20a 58424i bk5: 20a 58418i bk6: 64a 58225i bk7: 64a 58104i bk8: 64a 58275i bk9: 64a 58257i bk10: 56a 58182i bk11: 52a 58127i bk12: 0a 58489i bk13: 0a 58490i bk14: 0a 58491i bk15: 0a 58492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159333
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58053 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01477
n_activity=2336 dram_eff=0.3699
bk0: 4a 58473i bk1: 0a 58494i bk2: 0a 58494i bk3: 0a 58494i bk4: 20a 58418i bk5: 20a 58410i bk6: 64a 58257i bk7: 64a 58186i bk8: 64a 58313i bk9: 64a 58282i bk10: 56a 58149i bk11: 52a 58137i bk12: 0a 58491i bk13: 0a 58492i bk14: 0a 58492i bk15: 0a 58493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0155572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58051 n_act=9 n_pre=0 n_req=229 n_rd=410 n_write=24 bw_util=0.01484
n_activity=2355 dram_eff=0.3686
bk0: 2a 58478i bk1: 0a 58495i bk2: 0a 58495i bk3: 0a 58495i bk4: 20a 58432i bk5: 24a 58400i bk6: 64a 58303i bk7: 64a 58239i bk8: 64a 58303i bk9: 64a 58244i bk10: 56a 58123i bk11: 52a 58180i bk12: 0a 58490i bk13: 0a 58492i bk14: 0a 58493i bk15: 0a 58495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00577837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58053 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.0148
n_activity=2270 dram_eff=0.3815
bk0: 0a 58493i bk1: 0a 58494i bk2: 0a 58495i bk3: 0a 58497i bk4: 20a 58420i bk5: 24a 58369i bk6: 64a 58232i bk7: 64a 58163i bk8: 64a 58278i bk9: 64a 58155i bk10: 56a 58142i bk11: 52a 58133i bk12: 0a 58490i bk13: 0a 58491i bk14: 0a 58492i bk15: 0a 58493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0166171
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58057 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01467
n_activity=2182 dram_eff=0.3932
bk0: 0a 58493i bk1: 0a 58496i bk2: 0a 58496i bk3: 0a 58497i bk4: 20a 58425i bk5: 24a 58371i bk6: 64a 58228i bk7: 64a 58203i bk8: 64a 58286i bk9: 64a 58200i bk10: 54a 58174i bk11: 52a 58142i bk12: 0a 58489i bk13: 0a 58492i bk14: 0a 58493i bk15: 0a 58493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156768
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58494 n_nop=58061 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01453
n_activity=2050 dram_eff=0.4146
bk0: 0a 58493i bk1: 0a 58494i bk2: 0a 58494i bk3: 0a 58495i bk4: 20a 58422i bk5: 24a 58391i bk6: 64a 58250i bk7: 64a 58193i bk8: 64a 58304i bk9: 64a 58174i bk10: 52a 58036i bk11: 52a 57991i bk12: 0a 58491i bk13: 0a 58493i bk14: 0a 58493i bk15: 0a 58493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0244128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1877, Miss = 105, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 2154, Miss = 100, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1832, Miss = 104, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2169, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1864, Miss = 103, Miss_rate = 0.055, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[5]: Access = 1780, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1810, Miss = 102, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1746, Miss = 102, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 5303, Miss = 101, Miss_rate = 0.019, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1762, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2104, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1735, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26136
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 438
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 329
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=52862
icnt_total_pkts_simt_to_mem=45736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.9625
	minimum = 6
	maximum = 12
Network latency average = 7.9125
	minimum = 6
	maximum = 11
Slowest packet = 52234
Flit latency average = 6.09211
	minimum = 6
	maximum = 7
Slowest flit = 98375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00348584
	minimum = 0.00235294 (at node 0)
	maximum = 0.00705882 (at node 2)
Accepted packet rate average = 0.00348584
	minimum = 0.00235294 (at node 0)
	maximum = 0.00705882 (at node 2)
Injected flit rate average = 0.00993464
	minimum = 0.00235294 (at node 0)
	maximum = 0.0294118 (at node 18)
Accepted flit rate average= 0.00993464
	minimum = 0.00235294 (at node 20)
	maximum = 0.0258824 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6976 (8 samples)
	minimum = 6 (8 samples)
	maximum = 120.125 (8 samples)
Network latency average = 14.2558 (8 samples)
	minimum = 6 (8 samples)
	maximum = 93.875 (8 samples)
Flit latency average = 13.424 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0319208 (8 samples)
	minimum = 0.0201884 (8 samples)
	maximum = 0.0921772 (8 samples)
Accepted packet rate average = 0.0319208 (8 samples)
	minimum = 0.0201884 (8 samples)
	maximum = 0.0921772 (8 samples)
Injected flit rate average = 0.0625312 (8 samples)
	minimum = 0.0352263 (8 samples)
	maximum = 0.137885 (8 samples)
Accepted flit rate average = 0.0625312 (8 samples)
	minimum = 0.0340044 (8 samples)
	maximum = 0.221632 (8 samples)
Injected packet size average = 1.95895 (8 samples)
Accepted packet size average = 1.95895 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 137685 (inst/sec)
gpgpu_simulation_rate = 4431 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 10675.494141 (ms)
Result stored in result.txt
