<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ciphyreg.h source code [netbsd/sys/dev/mii/ciphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/ciphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='ciphyreg.h.html'>ciphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: ciphyreg.h,v 1.6 2019/01/16 08:32:58 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@windriver.com&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * FreeBSD: src/sys/dev/mii/ciphyreg.h,v 1.2 2005/01/06 01:42:55 imp Exp</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="37">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_CIPHYREG_H_">_DEV_MII_CIPHYREG_H_</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_CIPHYREG_H_" data-ref="_M/_DEV_MII_CIPHYREG_H_">_DEV_MII_CIPHYREG_H_</dfn></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Register definitions for the Cicada CS8201 10/100/1000 gigE copper</i></td></tr>
<tr><th id="42">42</th><td><i> * PHY, embedded within the VIA Networks VT6122 controller.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* Vendor-specific PHY registers */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* 100baseTX status extension register */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_100STS" data-ref="_M/CIPHY_MII_100STS">CIPHY_MII_100STS</dfn>	0x10</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_DESLCK" data-ref="_M/CIPHY_100STS_DESLCK">CIPHY_100STS_DESLCK</dfn>	0x8000	/* descrambler locked */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_LKCERR" data-ref="_M/CIPHY_100STS_LKCERR">CIPHY_100STS_LKCERR</dfn>	0x4000	/* lock error detected/lock lost */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_DISC" data-ref="_M/CIPHY_100STS_DISC">CIPHY_100STS_DISC</dfn>	0x2000	/* disconnect state */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_LINK" data-ref="_M/CIPHY_100STS_LINK">CIPHY_100STS_LINK</dfn>	0x1000	/* current link state */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_RXERR" data-ref="_M/CIPHY_100STS_RXERR">CIPHY_100STS_RXERR</dfn>	0x0800	/* receive error detected */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_TXERR" data-ref="_M/CIPHY_100STS_TXERR">CIPHY_100STS_TXERR</dfn>	0x0400	/* transmit error detected */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_SSDERR" data-ref="_M/CIPHY_100STS_SSDERR">CIPHY_100STS_SSDERR</dfn>	0x0200	/* false carrier error detected */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CIPHY_100STS_ESDERR" data-ref="_M/CIPHY_100STS_ESDERR">CIPHY_100STS_ESDERR</dfn>	0x0100	/* premature end of stream error */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* 1000BT status extension register #2 */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_1000STS2" data-ref="_M/CIPHY_MII_1000STS2">CIPHY_MII_1000STS2</dfn>	0x11</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_DESLCK" data-ref="_M/CIPHY_1000STS2_DESLCK">CIPHY_1000STS2_DESLCK</dfn>	0x8000	/* descrambler locked */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_LKCERR" data-ref="_M/CIPHY_1000STS2_LKCERR">CIPHY_1000STS2_LKCERR</dfn>	0x4000	/* lock error detected/lock lost */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_DISC" data-ref="_M/CIPHY_1000STS2_DISC">CIPHY_1000STS2_DISC</dfn>	0x2000	/* disconnect state */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_LINK" data-ref="_M/CIPHY_1000STS2_LINK">CIPHY_1000STS2_LINK</dfn>	0x1000	/* current link state */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_RXERR" data-ref="_M/CIPHY_1000STS2_RXERR">CIPHY_1000STS2_RXERR</dfn>	0x0800	/* receive error detected */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_TXERR" data-ref="_M/CIPHY_1000STS2_TXERR">CIPHY_1000STS2_TXERR</dfn>	0x0400	/* transmit error detected */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_SSDERR" data-ref="_M/CIPHY_1000STS2_SSDERR">CIPHY_1000STS2_SSDERR</dfn>	0x0200	/* false carrier error detected */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_ESDERR" data-ref="_M/CIPHY_1000STS2_ESDERR">CIPHY_1000STS2_ESDERR</dfn>	0x0100	/* premature end of stream error */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_CARREXT" data-ref="_M/CIPHY_1000STS2_CARREXT">CIPHY_1000STS2_CARREXT</dfn>	0x0080	/* carrier extension err detected */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CIPHY_1000STS2_BCM5400" data-ref="_M/CIPHY_1000STS2_BCM5400">CIPHY_1000STS2_BCM5400</dfn>	0x0040	/* non-complient BCM5400 detected */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* Bypass control register */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_BYPASS" data-ref="_M/CIPHY_MII_BYPASS">CIPHY_MII_BYPASS</dfn>	0x12</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_TX" data-ref="_M/CIPHY_BYPASS_TX">CIPHY_BYPASS_TX</dfn>		0x8000	/* transmit disable */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_4B5B" data-ref="_M/CIPHY_BYPASS_4B5B">CIPHY_BYPASS_4B5B</dfn>	0x4000	/* bypass the 4B5B encoder */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_SCRAM" data-ref="_M/CIPHY_BYPASS_SCRAM">CIPHY_BYPASS_SCRAM</dfn>	0x2000	/* bypass scrambler */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_DSCAM" data-ref="_M/CIPHY_BYPASS_DSCAM">CIPHY_BYPASS_DSCAM</dfn>	0x1000	/* bypass descrambler */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_PCSRX" data-ref="_M/CIPHY_BYPASS_PCSRX">CIPHY_BYPASS_PCSRX</dfn>	0x0800	/* bypass PCS receive */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_PCSTX" data-ref="_M/CIPHY_BYPASS_PCSTX">CIPHY_BYPASS_PCSTX</dfn>	0x0400	/* bypass PCS transmit */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_LFI" data-ref="_M/CIPHY_BYPASS_LFI">CIPHY_BYPASS_LFI</dfn>	0x0200	/* bypass LFI timer */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_TXCLK" data-ref="_M/CIPHY_BYPASS_TXCLK">CIPHY_BYPASS_TXCLK</dfn>	0x0100	/* enable transmit clock on LED4 pin */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_BCM5400_F" data-ref="_M/CIPHY_BYPASS_BCM5400_F">CIPHY_BYPASS_BCM5400_F</dfn>	0x0080	/* force BCM5400 detect */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_BCM5400" data-ref="_M/CIPHY_BYPASS_BCM5400">CIPHY_BYPASS_BCM5400</dfn>	0x0040	/* bypass BCM5400 detect */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_PAIRSWAP" data-ref="_M/CIPHY_BYPASS_PAIRSWAP">CIPHY_BYPASS_PAIRSWAP</dfn>	0x0020	/* disable automatic pair swap */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_POLARITY" data-ref="_M/CIPHY_BYPASS_POLARITY">CIPHY_BYPASS_POLARITY</dfn>	0x0010	/* disable polarity correction */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_PARALLEL" data-ref="_M/CIPHY_BYPASS_PARALLEL">CIPHY_BYPASS_PARALLEL</dfn>	0x0008	/* parallel detect enable */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_PULSE" data-ref="_M/CIPHY_BYPASS_PULSE">CIPHY_BYPASS_PULSE</dfn>	0x0004	/* disable pulse shaping filter */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CIPHY_BYPASS_1000BNP" data-ref="_M/CIPHY_BYPASS_1000BNP">CIPHY_BYPASS_1000BNP</dfn>	0x0002	/* disable 1000BT next page exchange */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* RX error count register */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_RXERR" data-ref="_M/CIPHY_MII_RXERR">CIPHY_MII_RXERR</dfn>		0x13</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/* False carrier sense count register */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_FCSERR" data-ref="_M/CIPHY_MII_FCSERR">CIPHY_MII_FCSERR</dfn>	0x14</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* Ddisconnect error counter */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_DISCERR" data-ref="_M/CIPHY_MII_DISCERR">CIPHY_MII_DISCERR</dfn>	0x15</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* 10baseT control/status register */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_10BTCSR" data-ref="_M/CIPHY_MII_10BTCSR">CIPHY_MII_10BTCSR</dfn>	0x16</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_DLIT" data-ref="_M/CIPHY_10BTCSR_DLIT">CIPHY_10BTCSR_DLIT</dfn>	0x8000	/* Disable data link integrity test */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_JABBER" data-ref="_M/CIPHY_10BTCSR_JABBER">CIPHY_10BTCSR_JABBER</dfn>	0x4000	/* Disable jabber detect */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_ECHO" data-ref="_M/CIPHY_10BTCSR_ECHO">CIPHY_10BTCSR_ECHO</dfn>	0x2000	/* Disable echo mode */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_SQE" data-ref="_M/CIPHY_10BTCSR_SQE">CIPHY_10BTCSR_SQE</dfn>	0x1000	/* Disable signal quality error */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_SQUENCH" data-ref="_M/CIPHY_10BTCSR_SQUENCH">CIPHY_10BTCSR_SQUENCH</dfn>	0x0C00	/* Squelch control */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_EOFERR" data-ref="_M/CIPHY_10BTCSR_EOFERR">CIPHY_10BTCSR_EOFERR</dfn>	0x0100	/* End of Frame error */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_DISC" data-ref="_M/CIPHY_10BTCSR_DISC">CIPHY_10BTCSR_DISC</dfn>	0x0080	/* Disconnect status */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_LINK" data-ref="_M/CIPHY_10BTCSR_LINK">CIPHY_10BTCSR_LINK</dfn>	0x0040	/* current link state */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_ITRIM" data-ref="_M/CIPHY_10BTCSR_ITRIM">CIPHY_10BTCSR_ITRIM</dfn>	0x0038	/* current reference trim */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CIPHY_10BTCSR_CSR" data-ref="_M/CIPHY_10BTCSR_CSR">CIPHY_10BTCSR_CSR</dfn>	0x0006	/* CSR behavior control */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SQUELCH_300MV" data-ref="_M/CIPHY_SQUELCH_300MV">CIPHY_SQUELCH_300MV</dfn>	0x0000</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SQUELCH_197MV" data-ref="_M/CIPHY_SQUELCH_197MV">CIPHY_SQUELCH_197MV</dfn>	0x0400</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SQUELCH_450MV" data-ref="_M/CIPHY_SQUELCH_450MV">CIPHY_SQUELCH_450MV</dfn>	0x0800</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SQUELCH_RSVD" data-ref="_M/CIPHY_SQUELCH_RSVD">CIPHY_SQUELCH_RSVD</dfn>	0x0C00</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_PLUS2" data-ref="_M/CIPHY_ITRIM_PLUS2">CIPHY_ITRIM_PLUS2</dfn>	0x0000</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_PLUS4" data-ref="_M/CIPHY_ITRIM_PLUS4">CIPHY_ITRIM_PLUS4</dfn>	0x0008</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_PLUS6" data-ref="_M/CIPHY_ITRIM_PLUS6">CIPHY_ITRIM_PLUS6</dfn>	0x0010</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_PLUS6_" data-ref="_M/CIPHY_ITRIM_PLUS6_">CIPHY_ITRIM_PLUS6_</dfn>	0x0018</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_MINUS4" data-ref="_M/CIPHY_ITRIM_MINUS4">CIPHY_ITRIM_MINUS4</dfn>	0x0020</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_MINUS4_" data-ref="_M/CIPHY_ITRIM_MINUS4_">CIPHY_ITRIM_MINUS4_</dfn>	0x0028</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_MINUS2" data-ref="_M/CIPHY_ITRIM_MINUS2">CIPHY_ITRIM_MINUS2</dfn>	0x0030</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ITRIM_ZERO" data-ref="_M/CIPHY_ITRIM_ZERO">CIPHY_ITRIM_ZERO</dfn>	0x0038</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* Extended PHY control register #1 */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_ECTL1" data-ref="_M/CIPHY_MII_ECTL1">CIPHY_MII_ECTL1</dfn>		0x17</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL1_ACTIPHY" data-ref="_M/CIPHY_ECTL1_ACTIPHY">CIPHY_ECTL1_ACTIPHY</dfn>	0x0020	/* Enable ActiPHY power saving */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL1_IOVOL" data-ref="_M/CIPHY_ECTL1_IOVOL">CIPHY_ECTL1_IOVOL</dfn>	0x0e00	/* MAC interface and I/O voltage select */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL1_INTSEL" data-ref="_M/CIPHY_ECTL1_INTSEL">CIPHY_ECTL1_INTSEL</dfn>	0xf000	/* select MAC interface */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IOVOL_3300MV" data-ref="_M/CIPHY_IOVOL_3300MV">CIPHY_IOVOL_3300MV</dfn>	0x0000	/* 3.3V for I/O pins */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IOVOL_2500MV" data-ref="_M/CIPHY_IOVOL_2500MV">CIPHY_IOVOL_2500MV</dfn>	0x0200	/* 2.5V for I/O pins */</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CIPHY_INTSEL_GMII" data-ref="_M/CIPHY_INTSEL_GMII">CIPHY_INTSEL_GMII</dfn>	0x0000	/* GMII/MII */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/CIPHY_INTSEL_RGMII" data-ref="_M/CIPHY_INTSEL_RGMII">CIPHY_INTSEL_RGMII</dfn>	0x1000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CIPHY_INTSEL_TBI" data-ref="_M/CIPHY_INTSEL_TBI">CIPHY_INTSEL_TBI</dfn>	0x2000</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/CIPHY_INTSEL_RTBI" data-ref="_M/CIPHY_INTSEL_RTBI">CIPHY_INTSEL_RTBI</dfn>	0x3000</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* Extended PHY control register #2 */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_ECTL2" data-ref="_M/CIPHY_MII_ECTL2">CIPHY_MII_ECTL2</dfn>		0x18</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL2_ERATE" data-ref="_M/CIPHY_ECTL2_ERATE">CIPHY_ECTL2_ERATE</dfn>	0xE000	/* 10/1000 edge rate control */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL2_VTRIM" data-ref="_M/CIPHY_ECTL2_VTRIM">CIPHY_ECTL2_VTRIM</dfn>	0x1C00	/* voltage reference trim */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL2_CABLELEN" data-ref="_M/CIPHY_ECTL2_CABLELEN">CIPHY_ECTL2_CABLELEN</dfn>	0x000E	/* Cable quality/length */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ECTL2_ANALOGLOOP" data-ref="_M/CIPHY_ECTL2_ANALOGLOOP">CIPHY_ECTL2_ANALOGLOOP</dfn>	0x0001	/* 1000BT analog loopback */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_0TO10M" data-ref="_M/CIPHY_CABLELEN_0TO10M">CIPHY_CABLELEN_0TO10M</dfn>		0x0000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_10TO20M" data-ref="_M/CIPHY_CABLELEN_10TO20M">CIPHY_CABLELEN_10TO20M</dfn>		0x0002</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_20TO40M" data-ref="_M/CIPHY_CABLELEN_20TO40M">CIPHY_CABLELEN_20TO40M</dfn>		0x0004</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_40TO80M" data-ref="_M/CIPHY_CABLELEN_40TO80M">CIPHY_CABLELEN_40TO80M</dfn>		0x0006</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_80TO100M" data-ref="_M/CIPHY_CABLELEN_80TO100M">CIPHY_CABLELEN_80TO100M</dfn>		0x0008</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_100TO140M" data-ref="_M/CIPHY_CABLELEN_100TO140M">CIPHY_CABLELEN_100TO140M</dfn>	0x000A</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_140TO180M" data-ref="_M/CIPHY_CABLELEN_140TO180M">CIPHY_CABLELEN_140TO180M</dfn>	0x000C</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/CIPHY_CABLELEN_OVER180M" data-ref="_M/CIPHY_CABLELEN_OVER180M">CIPHY_CABLELEN_OVER180M</dfn>		0x000E</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* Interrupt mask register */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_IMR" data-ref="_M/CIPHY_MII_IMR">CIPHY_MII_IMR</dfn>		0x19</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_PINENABLE" data-ref="_M/CIPHY_IMR_PINENABLE">CIPHY_IMR_PINENABLE</dfn>	0x8000	/* Interrupt pin enable */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_SPEED" data-ref="_M/CIPHY_IMR_SPEED">CIPHY_IMR_SPEED</dfn>		0x4000	/* speed changed event */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_LINK" data-ref="_M/CIPHY_IMR_LINK">CIPHY_IMR_LINK</dfn>		0x2000	/* link change/ActiPHY event */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_DPX" data-ref="_M/CIPHY_IMR_DPX">CIPHY_IMR_DPX</dfn>		0x1000	/* duplex change event */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_ANEGERR" data-ref="_M/CIPHY_IMR_ANEGERR">CIPHY_IMR_ANEGERR</dfn>	0x0800	/* autoneg error event */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_ANEGDONE" data-ref="_M/CIPHY_IMR_ANEGDONE">CIPHY_IMR_ANEGDONE</dfn>	0x0400	/* autoneg done event */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_NPRX" data-ref="_M/CIPHY_IMR_NPRX">CIPHY_IMR_NPRX</dfn>		0x0200	/* page received event */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_SYMERR" data-ref="_M/CIPHY_IMR_SYMERR">CIPHY_IMR_SYMERR</dfn>	0x0100	/* symbol error event */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_LOCKERR" data-ref="_M/CIPHY_IMR_LOCKERR">CIPHY_IMR_LOCKERR</dfn>	0x0080	/* descrambler lock lost event */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_XOVER" data-ref="_M/CIPHY_IMR_XOVER">CIPHY_IMR_XOVER</dfn>		0x0040	/* MDI crossover change event */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_POLARITY" data-ref="_M/CIPHY_IMR_POLARITY">CIPHY_IMR_POLARITY</dfn>	0x0020	/* polarity change event */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_JABBER" data-ref="_M/CIPHY_IMR_JABBER">CIPHY_IMR_JABBER</dfn>	0x0010	/* jabber detect event */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_SSDERR" data-ref="_M/CIPHY_IMR_SSDERR">CIPHY_IMR_SSDERR</dfn>	0x0008	/* false carrier detect event */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_ESDERR" data-ref="_M/CIPHY_IMR_ESDERR">CIPHY_IMR_ESDERR</dfn>	0x0004	/* parallel detect error event */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_MASTERSLAVE" data-ref="_M/CIPHY_IMR_MASTERSLAVE">CIPHY_IMR_MASTERSLAVE</dfn>	0x0002	/* master/slave resolve done event */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CIPHY_IMR_RXERR" data-ref="_M/CIPHY_IMR_RXERR">CIPHY_IMR_RXERR</dfn>		0x0001	/* RX error event */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Interrupt status register */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_ISR" data-ref="_M/CIPHY_MII_ISR">CIPHY_MII_ISR</dfn>		0x1A</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_IPENDING" data-ref="_M/CIPHY_ISR_IPENDING">CIPHY_ISR_IPENDING</dfn>	0x8000	/* Interrupt is pending */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_SPEED" data-ref="_M/CIPHY_ISR_SPEED">CIPHY_ISR_SPEED</dfn>		0x4000	/* speed changed event */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_LINK" data-ref="_M/CIPHY_ISR_LINK">CIPHY_ISR_LINK</dfn>		0x2000	/* link change/ActiPHY event */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_DPX" data-ref="_M/CIPHY_ISR_DPX">CIPHY_ISR_DPX</dfn>		0x1000	/* duplex change event */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_ANEGERR" data-ref="_M/CIPHY_ISR_ANEGERR">CIPHY_ISR_ANEGERR</dfn>	0x0800	/* autoneg error event */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_ANEGDONE" data-ref="_M/CIPHY_ISR_ANEGDONE">CIPHY_ISR_ANEGDONE</dfn>	0x0400	/* autoneg done event */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_NPRX" data-ref="_M/CIPHY_ISR_NPRX">CIPHY_ISR_NPRX</dfn>		0x0200	/* page received event */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_SYMERR" data-ref="_M/CIPHY_ISR_SYMERR">CIPHY_ISR_SYMERR</dfn>	0x0100	/* symbol error event */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_LOCKERR" data-ref="_M/CIPHY_ISR_LOCKERR">CIPHY_ISR_LOCKERR</dfn>	0x0080	/* descrambler lock lost event */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_XOVER" data-ref="_M/CIPHY_ISR_XOVER">CIPHY_ISR_XOVER</dfn>		0x0040	/* MDI crossover change event */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_POLARITY" data-ref="_M/CIPHY_ISR_POLARITY">CIPHY_ISR_POLARITY</dfn>	0x0020	/* polarity change event */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_JABBER" data-ref="_M/CIPHY_ISR_JABBER">CIPHY_ISR_JABBER</dfn>	0x0010	/* jabber detect event */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_SSDERR" data-ref="_M/CIPHY_ISR_SSDERR">CIPHY_ISR_SSDERR</dfn>	0x0008	/* false carrier detect event */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_ESDERR" data-ref="_M/CIPHY_ISR_ESDERR">CIPHY_ISR_ESDERR</dfn>	0x0004	/* parallel detect error event */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_MASTERSLAVE" data-ref="_M/CIPHY_ISR_MASTERSLAVE">CIPHY_ISR_MASTERSLAVE</dfn>	0x0002	/* master/slave resolve done event */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/CIPHY_ISR_RXERR" data-ref="_M/CIPHY_ISR_RXERR">CIPHY_ISR_RXERR</dfn>		0x0001	/* RX error event */</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* LED control register */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_LED" data-ref="_M/CIPHY_MII_LED">CIPHY_MII_LED</dfn>		0x1B</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK10FORCE" data-ref="_M/CIPHY_LED_LINK10FORCE">CIPHY_LED_LINK10FORCE</dfn>	0x8000	/* Force on link10 LED */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK10DIS" data-ref="_M/CIPHY_LED_LINK10DIS">CIPHY_LED_LINK10DIS</dfn>	0x4000	/* Disable link10 LED */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK100FORCE" data-ref="_M/CIPHY_LED_LINK100FORCE">CIPHY_LED_LINK100FORCE</dfn>	0x2000	/* Force on link10 LED */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK100DIS" data-ref="_M/CIPHY_LED_LINK100DIS">CIPHY_LED_LINK100DIS</dfn>	0x1000	/* Disable link100 LED */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK1000FORCE" data-ref="_M/CIPHY_LED_LINK1000FORCE">CIPHY_LED_LINK1000FORCE</dfn>	0x0800	/* Force on link1000 LED */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINK1000DIS" data-ref="_M/CIPHY_LED_LINK1000DIS">CIPHY_LED_LINK1000DIS</dfn>	0x0400	/* Disable link1000 LED */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_FDXFORCE" data-ref="_M/CIPHY_LED_FDXFORCE">CIPHY_LED_FDXFORCE</dfn>	0x0200	/* Force on duplex LED */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_FDXDIS" data-ref="_M/CIPHY_LED_FDXDIS">CIPHY_LED_FDXDIS</dfn>	0x0100	/* Disable duplex LED */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_ACTFORCE" data-ref="_M/CIPHY_LED_ACTFORCE">CIPHY_LED_ACTFORCE</dfn>	0x0080	/* Force on activity LED */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_ACTDIS" data-ref="_M/CIPHY_LED_ACTDIS">CIPHY_LED_ACTDIS</dfn>	0x0040	/* Disable activity LED */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_PULSE" data-ref="_M/CIPHY_LED_PULSE">CIPHY_LED_PULSE</dfn>		0x0008	/* LED pulse enable */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_LINKACTBLINK" data-ref="_M/CIPHY_LED_LINKACTBLINK">CIPHY_LED_LINKACTBLINK</dfn>	0x0004	/* enable link/activity LED blink */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CIPHY_LED_BLINKRATE" data-ref="_M/CIPHY_LED_BLINKRATE">CIPHY_LED_BLINKRATE</dfn>	0x0002	/* blink rate 0=10hz, 1=5hz */</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>/* Auxiliary control and status register */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_AUXCSR" data-ref="_M/CIPHY_MII_AUXCSR">CIPHY_MII_AUXCSR</dfn>	0x1C</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_ANEGDONE" data-ref="_M/CIPHY_AUXCSR_ANEGDONE">CIPHY_AUXCSR_ANEGDONE</dfn>	0x8000	/* Autoneg complete */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_ANEGOFF" data-ref="_M/CIPHY_AUXCSR_ANEGOFF">CIPHY_AUXCSR_ANEGOFF</dfn>	0x4000	/* Autoneg disabled */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_XOVER" data-ref="_M/CIPHY_AUXCSR_XOVER">CIPHY_AUXCSR_XOVER</dfn>	0x2000	/* MDI/MDI-X crossover indication */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_PAIRSWAP" data-ref="_M/CIPHY_AUXCSR_PAIRSWAP">CIPHY_AUXCSR_PAIRSWAP</dfn>	0x1000	/* pair swap indication */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_APOLARITY" data-ref="_M/CIPHY_AUXCSR_APOLARITY">CIPHY_AUXCSR_APOLARITY</dfn>	0x0800	/* polarity inversion pair A */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_BPOLARITY" data-ref="_M/CIPHY_AUXCSR_BPOLARITY">CIPHY_AUXCSR_BPOLARITY</dfn>	0x0400	/* polarity inversion pair B */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_CPOLARITY" data-ref="_M/CIPHY_AUXCSR_CPOLARITY">CIPHY_AUXCSR_CPOLARITY</dfn>	0x0200	/* polarity inversion pair C */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_DPOLARITY" data-ref="_M/CIPHY_AUXCSR_DPOLARITY">CIPHY_AUXCSR_DPOLARITY</dfn>	0x0100	/* polarity inversion pair D */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_FDX" data-ref="_M/CIPHY_AUXCSR_FDX">CIPHY_AUXCSR_FDX</dfn>	0x0020	/* duplex 1=full, 0=half */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_SPEED" data-ref="_M/CIPHY_AUXCSR_SPEED">CIPHY_AUXCSR_SPEED</dfn>	0x0018	/* speed */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_MDPPS" data-ref="_M/CIPHY_AUXCSR_MDPPS">CIPHY_AUXCSR_MDPPS</dfn>	0x0004	/* No idea, not documented */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CIPHY_AUXCSR_STICKYREST" data-ref="_M/CIPHY_AUXCSR_STICKYREST">CIPHY_AUXCSR_STICKYREST</dfn> 0x0002	/* reset clears sticky bits */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SPEED10" data-ref="_M/CIPHY_SPEED10">CIPHY_SPEED10</dfn>		0x0000</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SPEED100" data-ref="_M/CIPHY_SPEED100">CIPHY_SPEED100</dfn>		0x0008</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CIPHY_SPEED1000" data-ref="_M/CIPHY_SPEED1000">CIPHY_SPEED1000</dfn>		0x0010</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* Delay skew status register */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CIPHY_MII_DSKEW" data-ref="_M/CIPHY_MII_DSKEW">CIPHY_MII_DSKEW</dfn>		0x1D</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CIPHY_DSKEW_PAIRA" data-ref="_M/CIPHY_DSKEW_PAIRA">CIPHY_DSKEW_PAIRA</dfn>	0x7000	/* Pair A skew in symbol times */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/CIPHY_DSKEW_PAIRB" data-ref="_M/CIPHY_DSKEW_PAIRB">CIPHY_DSKEW_PAIRB</dfn>	0x0700	/* Pair B skew in symbol times */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/CIPHY_DSKEW_PAIRC" data-ref="_M/CIPHY_DSKEW_PAIRC">CIPHY_DSKEW_PAIRC</dfn>	0x0070	/* Pair C skew in symbol times */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/CIPHY_DSKEW_PAIRD" data-ref="_M/CIPHY_DSKEW_PAIRD">CIPHY_DSKEW_PAIRD</dfn>	0x0007	/* Pair D skew in symbol times */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#<span data-ppcond="37">endif</span> /* _DEV_CIPHY_MIIREG_H_ */</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ciphy.c.html'>netbsd/sys/dev/mii/ciphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
