

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_5u_array_ap_fixed_8_4_5_3_0_5u_relu_config3_s'
================================================================
* Date:           Thu Jun 26 23:55:45 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.739 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9219|     9219| 46.095 us | 46.095 us |  9219|  9219|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     9217|     9217|         3|          1|          1|  9216|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.20ns)   --->   "%icmp_ln41 = icmp eq i14 %i_0, -7168" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 18 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.81ns)   --->   "%i = add i14 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.73>
ST_3 : Operation 22 [1/1] (2.18ns)   --->   "%empty_103 = call { i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'read' 'empty_103' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i8, i8, i8, i8, i8 } %empty_103, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i8, i8, i8, i8 } %empty_103, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i8, i8, i8, i8, i8 } %empty_103, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i8, i8, i8, i8, i8 } %empty_103, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i8, i8, i8, i8, i8 } %empty_103, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 27 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln1494_1 = icmp sgt i8 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln1494_2 = icmp sgt i8 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 30 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln1494_3 = icmp sgt i8 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln1494_4 = icmp sgt i8 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 32 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.43>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str73) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str73)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.24ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i8 %tmp_data_V_0, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 36 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.24ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i8 %tmp_data_V_1, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.24ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i8 %tmp_data_V_2, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 38 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.24ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i8 %tmp_data_V_3, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.24ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i8 %tmp_data_V_4, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 41 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str73, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 42 'specregionend' 'empty_104' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 43 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln41           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln41         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln41           (br               ) [ 000000]
empty_103         (read             ) [ 000000]
tmp_data_V_0      (extractvalue     ) [ 001010]
tmp_data_V_1      (extractvalue     ) [ 001010]
tmp_data_V_2      (extractvalue     ) [ 001010]
tmp_data_V_3      (extractvalue     ) [ 001010]
tmp_data_V_4      (extractvalue     ) [ 001010]
icmp_ln1494       (icmp             ) [ 001010]
icmp_ln1494_1     (icmp             ) [ 001010]
icmp_ln1494_2     (icmp             ) [ 001010]
icmp_ln1494_3     (icmp             ) [ 001010]
icmp_ln1494_4     (icmp             ) [ 001010]
specloopname_ln41 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln42 (specpipeline     ) [ 000000]
tmp_data_0_V      (select           ) [ 000000]
tmp_data_1_V      (select           ) [ 000000]
tmp_data_2_V      (select           ) [ 000000]
tmp_data_3_V      (select           ) [ 000000]
tmp_data_4_V      (select           ) [ 000000]
write_ln57        (write            ) [ 000000]
empty_104         (specregionend    ) [ 000000]
br_ln41           (br               ) [ 011110]
ret_ln59          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="empty_103_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="40" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="8" slack="0"/>
<pin id="69" dir="0" index="4" bw="8" slack="0"/>
<pin id="70" dir="0" index="5" bw="8" slack="0"/>
<pin id="71" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_103/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln57_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="0" index="4" bw="8" slack="0"/>
<pin id="84" dir="0" index="5" bw="8" slack="0"/>
<pin id="85" dir="0" index="6" bw="8" slack="0"/>
<pin id="86" dir="0" index="7" bw="8" slack="0"/>
<pin id="87" dir="0" index="8" bw="8" slack="0"/>
<pin id="88" dir="0" index="9" bw="8" slack="0"/>
<pin id="89" dir="0" index="10" bw="8" slack="0"/>
<pin id="90" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="1"/>
<pin id="99" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln41_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="14" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_data_V_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="40" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="40" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_data_V_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="40" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_V_3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="40" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="40" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1494_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln1494_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln1494_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln1494_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1494_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_data_0_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="8" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_data_1_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="8" slack="1"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_data_2_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="8" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_data_3_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_data_4_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="8" slack="1"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln41_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_data_V_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_data_V_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_data_V_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_data_V_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_data_V_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln1494_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln1494_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln1494_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln1494_3_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln1494_4_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="101" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="101" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="64" pin="6"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="64" pin="6"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="64" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="64" pin="6"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="64" pin="6"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="120" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="124" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="128" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="132" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="136" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="78" pin=6"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="183"><net_src comp="177" pin="3"/><net_sink comp="78" pin=7"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="78" pin=8"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="78" pin=9"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="78" pin=10"/></net>

<net id="208"><net_src comp="108" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="114" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="217"><net_src comp="120" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="222"><net_src comp="124" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="227"><net_src comp="128" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="232"><net_src comp="132" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="237"><net_src comp="136" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="242"><net_src comp="140" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="247"><net_src comp="146" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="252"><net_src comp="152" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="257"><net_src comp="158" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="262"><net_src comp="164" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
	Port: res_V_data_4_V | {4 }
 - Input state : 
	Port: relu<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,relu_config3> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,relu_config3> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,relu_config3> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,relu_config3> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,5u>,array<ap_fixed<8,4,5,3,0>,5u>,relu_config3> : data_V_data_4_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
		icmp_ln1494 : 1
		icmp_ln1494_1 : 1
		icmp_ln1494_2 : 1
		icmp_ln1494_3 : 1
		icmp_ln1494_4 : 1
	State 4
		write_ln57 : 1
		empty_104 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln41_fu_108    |    0    |    13   |
|          |   icmp_ln1494_fu_140   |    0    |    11   |
|   icmp   |  icmp_ln1494_1_fu_146  |    0    |    11   |
|          |  icmp_ln1494_2_fu_152  |    0    |    11   |
|          |  icmp_ln1494_3_fu_158  |    0    |    11   |
|          |  icmp_ln1494_4_fu_164  |    0    |    11   |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_170  |    0    |    8    |
|          |   tmp_data_1_V_fu_177  |    0    |    8    |
|  select  |   tmp_data_2_V_fu_184  |    0    |    8    |
|          |   tmp_data_3_V_fu_191  |    0    |    8    |
|          |   tmp_data_4_V_fu_198  |    0    |    8    |
|----------|------------------------|---------|---------|
|    add   |        i_fu_114        |    0    |    19   |
|----------|------------------------|---------|---------|
|   read   |  empty_103_read_fu_64  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln57_write_fu_78 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_V_0_fu_120  |    0    |    0    |
|          |   tmp_data_V_1_fu_124  |    0    |    0    |
|extractvalue|   tmp_data_V_2_fu_128  |    0    |    0    |
|          |   tmp_data_V_3_fu_132  |    0    |    0    |
|          |   tmp_data_V_4_fu_136  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   127   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_0_reg_97     |   14   |
|      i_reg_209      |   14   |
|icmp_ln1494_1_reg_244|    1   |
|icmp_ln1494_2_reg_249|    1   |
|icmp_ln1494_3_reg_254|    1   |
|icmp_ln1494_4_reg_259|    1   |
| icmp_ln1494_reg_239 |    1   |
|  icmp_ln41_reg_205  |    1   |
| tmp_data_V_0_reg_214|    8   |
| tmp_data_V_1_reg_219|    8   |
| tmp_data_V_2_reg_224|    8   |
| tmp_data_V_3_reg_229|    8   |
| tmp_data_V_4_reg_234|    8   |
+---------------------+--------+
|        Total        |   74   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   127  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   74   |    -   |
+-----------+--------+--------+
|   Total   |   74   |   127  |
+-----------+--------+--------+
