{
  "module_name": "sdx55.c",
  "hash_id": "55239ce03d54cdd5e6c9f9470996d9f4bb883fb420e663941570fab623ebe4cb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sdx55.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sdx55.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sdx55.h\"\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SDX55_MASTER_LLCC,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_EBI_CH0 },\n};\n\nstatic struct qcom_icc_node acm_tcu = {\n\t.name = \"acm_tcu\",\n\t.id = SDX55_MASTER_TCU_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 3,\n\t.links = { SDX55_SLAVE_LLCC,\n\t\t   SDX55_SLAVE_MEM_NOC_SNOC,\n\t\t   SDX55_SLAVE_MEM_NOC_PCIE_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SDX55_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node xm_apps_rdwr = {\n\t.name = \"xm_apps_rdwr\",\n\t.id = SDX55_MASTER_AMPSS_M0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SDX55_SLAVE_LLCC,\n\t\t   SDX55_SLAVE_MEM_NOC_SNOC,\n\t\t   SDX55_SLAVE_MEM_NOC_PCIE_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qhm_audio = {\n\t.name = \"qhm_audio\",\n\t.id = SDX55_MASTER_AUDIO,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_blsp1 = {\n\t.name = \"qhm_blsp1\",\n\t.id = SDX55_MASTER_BLSP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SDX55_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 28,\n\t.links = { SDX55_SLAVE_SNOC_CFG,\n\t\t   SDX55_SLAVE_EMAC_CFG,\n\t\t   SDX55_SLAVE_USB3,\n\t\t   SDX55_SLAVE_TLMM,\n\t\t   SDX55_SLAVE_SPMI_FETCHER,\n\t\t   SDX55_SLAVE_QDSS_CFG,\n\t\t   SDX55_SLAVE_PDM,\n\t\t   SDX55_SLAVE_SNOC_MEM_NOC_GC,\n\t\t   SDX55_SLAVE_TCSR,\n\t\t   SDX55_SLAVE_CNOC_DDRSS,\n\t\t   SDX55_SLAVE_SPMI_VGI_COEX,\n\t\t   SDX55_SLAVE_QPIC,\n\t\t   SDX55_SLAVE_OCIMEM,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_USB3_PHY_CFG,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_BLSP_1,\n\t\t   SDX55_SLAVE_SDCC_1,\n\t\t   SDX55_SLAVE_CNOC_MSS,\n\t\t   SDX55_SLAVE_PCIE_PARF,\n\t\t   SDX55_SLAVE_ECC_CFG,\n\t\t   SDX55_SLAVE_AUDIO,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_PRNG,\n\t\t   SDX55_SLAVE_CRYPTO_0_CFG,\n\t\t   SDX55_SLAVE_TCU,\n\t\t   SDX55_SLAVE_CLK_CTL,\n\t\t   SDX55_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qhm_qpic = {\n\t.name = \"qhm_qpic\",\n\t.id = SDX55_MASTER_QPIC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 5,\n\t.links = { SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_ANOC_SNOC,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_AUDIO\n\t},\n};\n\nstatic struct qcom_icc_node qhm_snoc_cfg = {\n\t.name = \"qhm_snoc_cfg\",\n\t.id = SDX55_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_spmi_fetcher1 = {\n\t.name = \"qhm_spmi_fetcher1\",\n\t.id = SDX55_MASTER_SPMI_FETCHER,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 3,\n\t.links = { SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_ANOC_SNOC,\n\t\t   SDX55_SLAVE_AOP\n\t},\n};\n\nstatic struct qcom_icc_node qnm_aggre_noc = {\n\t.name = \"qnm_aggre_noc\",\n\t.id = SDX55_MASTER_ANOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 30,\n\t.links = { SDX55_SLAVE_PCIE_0,\n\t\t   SDX55_SLAVE_SNOC_CFG,\n\t\t   SDX55_SLAVE_SDCC_1,\n\t\t   SDX55_SLAVE_TLMM,\n\t\t   SDX55_SLAVE_SPMI_FETCHER,\n\t\t   SDX55_SLAVE_QDSS_CFG,\n\t\t   SDX55_SLAVE_PDM,\n\t\t   SDX55_SLAVE_SNOC_MEM_NOC_GC,\n\t\t   SDX55_SLAVE_TCSR,\n\t\t   SDX55_SLAVE_CNOC_DDRSS,\n\t\t   SDX55_SLAVE_SPMI_VGI_COEX,\n\t\t   SDX55_SLAVE_QDSS_STM,\n\t\t   SDX55_SLAVE_QPIC,\n\t\t   SDX55_SLAVE_OCIMEM,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_USB3_PHY_CFG,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_BLSP_1,\n\t\t   SDX55_SLAVE_USB3,\n\t\t   SDX55_SLAVE_CNOC_MSS,\n\t\t   SDX55_SLAVE_PCIE_PARF,\n\t\t   SDX55_SLAVE_ECC_CFG,\n\t\t   SDX55_SLAVE_APPSS,\n\t\t   SDX55_SLAVE_AUDIO,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_PRNG,\n\t\t   SDX55_SLAVE_CRYPTO_0_CFG,\n\t\t   SDX55_SLAVE_TCU,\n\t\t   SDX55_SLAVE_CLK_CTL,\n\t\t   SDX55_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qnm_ipa = {\n\t.name = \"qnm_ipa\",\n\t.id = SDX55_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 27,\n\t.links = { SDX55_SLAVE_SNOC_CFG,\n\t\t   SDX55_SLAVE_EMAC_CFG,\n\t\t   SDX55_SLAVE_USB3,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_SPMI_FETCHER,\n\t\t   SDX55_SLAVE_QDSS_CFG,\n\t\t   SDX55_SLAVE_PDM,\n\t\t   SDX55_SLAVE_SNOC_MEM_NOC_GC,\n\t\t   SDX55_SLAVE_TCSR,\n\t\t   SDX55_SLAVE_CNOC_DDRSS,\n\t\t   SDX55_SLAVE_QDSS_STM,\n\t\t   SDX55_SLAVE_QPIC,\n\t\t   SDX55_SLAVE_OCIMEM,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_USB3_PHY_CFG,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_BLSP_1,\n\t\t   SDX55_SLAVE_SDCC_1,\n\t\t   SDX55_SLAVE_CNOC_MSS,\n\t\t   SDX55_SLAVE_PCIE_PARF,\n\t\t   SDX55_SLAVE_ECC_CFG,\n\t\t   SDX55_SLAVE_AUDIO,\n\t\t   SDX55_SLAVE_TLMM,\n\t\t   SDX55_SLAVE_PRNG,\n\t\t   SDX55_SLAVE_CRYPTO_0_CFG,\n\t\t   SDX55_SLAVE_CLK_CTL,\n\t\t   SDX55_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qnm_memnoc = {\n\t.name = \"qnm_memnoc\",\n\t.id = SDX55_MASTER_MEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 29,\n\t.links = { SDX55_SLAVE_SNOC_CFG,\n\t\t   SDX55_SLAVE_EMAC_CFG,\n\t\t   SDX55_SLAVE_USB3,\n\t\t   SDX55_SLAVE_TLMM,\n\t\t   SDX55_SLAVE_SPMI_FETCHER,\n\t\t   SDX55_SLAVE_QDSS_CFG,\n\t\t   SDX55_SLAVE_PDM,\n\t\t   SDX55_SLAVE_TCSR,\n\t\t   SDX55_SLAVE_CNOC_DDRSS,\n\t\t   SDX55_SLAVE_SPMI_VGI_COEX,\n\t\t   SDX55_SLAVE_QDSS_STM,\n\t\t   SDX55_SLAVE_QPIC,\n\t\t   SDX55_SLAVE_OCIMEM,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_USB3_PHY_CFG,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_BLSP_1,\n\t\t   SDX55_SLAVE_SDCC_1,\n\t\t   SDX55_SLAVE_CNOC_MSS,\n\t\t   SDX55_SLAVE_PCIE_PARF,\n\t\t   SDX55_SLAVE_ECC_CFG,\n\t\t   SDX55_SLAVE_APPSS,\n\t\t   SDX55_SLAVE_AUDIO,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_PRNG,\n\t\t   SDX55_SLAVE_CRYPTO_0_CFG,\n\t\t   SDX55_SLAVE_TCU,\n\t\t   SDX55_SLAVE_CLK_CTL,\n\t\t   SDX55_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node qnm_memnoc_pcie = {\n\t.name = \"qnm_memnoc_pcie\",\n\t.id = SDX55_MASTER_MEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_PCIE_0 },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SDX55_MASTER_CRYPTO_CORE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 3,\n\t.links = { SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_ANOC_SNOC,\n\t\t   SDX55_SLAVE_AOP\n\t},\n};\n\nstatic struct qcom_icc_node xm_emac = {\n\t.name = \"xm_emac\",\n\t.id = SDX55_MASTER_EMAC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ipa2pcie_slv = {\n\t.name = \"xm_ipa2pcie_slv\",\n\t.id = SDX55_MASTER_IPA_PCIE,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_PCIE_0 },\n};\n\nstatic struct qcom_icc_node xm_pcie = {\n\t.name = \"xm_pcie\",\n\t.id = SDX55_MASTER_PCIE,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr = {\n\t.name = \"xm_qdss_etr\",\n\t.id = SDX55_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 28,\n\t.links = { SDX55_SLAVE_SNOC_CFG,\n\t\t   SDX55_SLAVE_EMAC_CFG,\n\t\t   SDX55_SLAVE_USB3,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_SPMI_FETCHER,\n\t\t   SDX55_SLAVE_QDSS_CFG,\n\t\t   SDX55_SLAVE_PDM,\n\t\t   SDX55_SLAVE_SNOC_MEM_NOC_GC,\n\t\t   SDX55_SLAVE_TCSR,\n\t\t   SDX55_SLAVE_CNOC_DDRSS,\n\t\t   SDX55_SLAVE_SPMI_VGI_COEX,\n\t\t   SDX55_SLAVE_QPIC,\n\t\t   SDX55_SLAVE_OCIMEM,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_USB3_PHY_CFG,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_BLSP_1,\n\t\t   SDX55_SLAVE_SDCC_1,\n\t\t   SDX55_SLAVE_CNOC_MSS,\n\t\t   SDX55_SLAVE_PCIE_PARF,\n\t\t   SDX55_SLAVE_ECC_CFG,\n\t\t   SDX55_SLAVE_AUDIO,\n\t\t   SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_PRNG,\n\t\t   SDX55_SLAVE_CRYPTO_0_CFG,\n\t\t   SDX55_SLAVE_TCU,\n\t\t   SDX55_SLAVE_CLK_CTL,\n\t\t   SDX55_SLAVE_IMEM_CFG\n\t},\n};\n\nstatic struct qcom_icc_node xm_sdc1 = {\n\t.name = \"xm_sdc1\",\n\t.id = SDX55_MASTER_SDCC_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 5,\n\t.links = { SDX55_SLAVE_AOSS,\n\t\t   SDX55_SLAVE_IPA_CFG,\n\t\t   SDX55_SLAVE_ANOC_SNOC,\n\t\t   SDX55_SLAVE_AOP,\n\t\t   SDX55_SLAVE_AUDIO\n\t},\n};\n\nstatic struct qcom_icc_node xm_usb3 = {\n\t.name = \"xm_usb3\",\n\t.id = SDX55_MASTER_USB3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SDX55_SLAVE_EBI_CH0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SDX55_SLAVE_LLCC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SDX55_SLAVE_EBI_CH0 },\n};\n\nstatic struct qcom_icc_node qns_memnoc_snoc = {\n\t.name = \"qns_memnoc_snoc\",\n\t.id = SDX55_SLAVE_MEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_MASTER_MEM_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_sys_pcie = {\n\t.name = \"qns_sys_pcie\",\n\t.id = SDX55_SLAVE_MEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_MASTER_MEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node qhs_aop = {\n\t.name = \"qhs_aop\",\n\t.id = SDX55_SLAVE_AOP,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SDX55_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SDX55_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_audio = {\n\t.name = \"qhs_audio\",\n\t.id = SDX55_SLAVE_AUDIO,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_blsp1 = {\n\t.name = \"qhs_blsp1\",\n\t.id = SDX55_SLAVE_BLSP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SDX55_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SDX55_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ddrss_cfg = {\n\t.name = \"qhs_ddrss_cfg\",\n\t.id = SDX55_SLAVE_CNOC_DDRSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ecc_cfg = {\n\t.name = \"qhs_ecc_cfg\",\n\t.id = SDX55_SLAVE_ECC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emac_cfg = {\n\t.name = \"qhs_emac_cfg\",\n\t.id = SDX55_SLAVE_EMAC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SDX55_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SDX55_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mss_cfg = {\n\t.name = \"qhs_mss_cfg\",\n\t.id = SDX55_SLAVE_CNOC_MSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_parf = {\n\t.name = \"qhs_pcie_parf\",\n\t.id = SDX55_SLAVE_PCIE_PARF,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SDX55_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_prng = {\n\t.name = \"qhs_prng\",\n\t.id = SDX55_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SDX55_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qpic = {\n\t.name = \"qhs_qpic\",\n\t.id = SDX55_SLAVE_QPIC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc1 = {\n\t.name = \"qhs_sdc1\",\n\t.id = SDX55_SLAVE_SDCC_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_snoc_cfg = {\n\t.name = \"qhs_snoc_cfg\",\n\t.id = SDX55_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SDX55_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_spmi_fetcher = {\n\t.name = \"qhs_spmi_fetcher\",\n\t.id = SDX55_SLAVE_SPMI_FETCHER,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_spmi_vgi_coex = {\n\t.name = \"qhs_spmi_vgi_coex\",\n\t.id = SDX55_SLAVE_SPMI_VGI_COEX,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SDX55_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm = {\n\t.name = \"qhs_tlmm\",\n\t.id = SDX55_SLAVE_TLMM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3 = {\n\t.name = \"qhs_usb3\",\n\t.id = SDX55_SLAVE_USB3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_phy = {\n\t.name = \"qhs_usb3_phy\",\n\t.id = SDX55_SLAVE_USB3_PHY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_aggre_noc = {\n\t.name = \"qns_aggre_noc\",\n\t.id = SDX55_SLAVE_ANOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_MASTER_ANOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_snoc_memnoc = {\n\t.name = \"qns_snoc_memnoc\",\n\t.id = SDX55_SLAVE_SNOC_MEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SDX55_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SDX55_SLAVE_OCIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SDX55_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_pcie = {\n\t.name = \"xs_pcie\",\n\t.id = SDX55_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SDX55_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SDX55_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_pn0 = {\n\t.name = \"PN0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qhm_snoc_cfg },\n};\n\nstatic struct qcom_icc_bcm bcm_sh3 = {\n\t.name = \"SH3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xm_apps_rdwr },\n};\n\nstatic struct qcom_icc_bcm bcm_sh4 = {\n\t.name = \"SH4\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qns_memnoc_snoc, &qns_sys_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_snoc_memnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_imem },\n};\n\nstatic struct qcom_icc_bcm bcm_pn1 = {\n\t.name = \"PN1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xm_sdc1 },\n};\n\nstatic struct qcom_icc_bcm bcm_pn2 = {\n\t.name = \"PN2\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qhm_audio, &qhm_spmi_fetcher1 },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm bcm_pn3 = {\n\t.name = \"PN3\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qhm_blsp1, &qhm_qpic },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_sys_tcu_cfg },\n};\n\nstatic struct qcom_icc_bcm bcm_pn5 = {\n\t.name = \"PN5\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_sn6 = {\n\t.name = \"SN6\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_sn7 = {\n\t.name = \"SN7\",\n\t.keepalive = false,\n\t.num_nodes = 5,\n\t.nodes = { &qnm_aggre_noc, &xm_emac, &xm_emac, &xm_usb3, &qns_aggre_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn8 = {\n\t.name = \"SN8\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qhm_qdss_bam, &xm_qdss_etr },\n};\n\nstatic struct qcom_icc_bcm bcm_sn9 = {\n\t.name = \"SN9\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_memnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn10 = {\n\t.name = \"SN10\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_memnoc_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_sn11 = {\n\t.name = \"SN11\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qnm_ipa, &xm_ipa2pcie_slv },\n};\n\nstatic struct qcom_icc_bcm * const mc_virt_bcms[] = {\n\t&bcm_mc0,\n};\n\nstatic struct qcom_icc_node * const mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI_CH0] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sdx55_mc_virt = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh3,\n\t&bcm_sh4,\n};\n\nstatic struct qcom_icc_node * const mem_noc_nodes[] = {\n\t[MASTER_TCU_0] = &acm_tcu,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_AMPSS_M0] = &xm_apps_rdwr,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_MEM_NOC_SNOC] = &qns_memnoc_snoc,\n\t[SLAVE_MEM_NOC_PCIE_SNOC] = &qns_sys_pcie,\n};\n\nstatic const struct qcom_icc_desc sdx55_mem_noc = {\n\t.nodes = mem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mem_noc_nodes),\n\t.bcms = mem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_pn0,\n\t&bcm_pn1,\n\t&bcm_pn2,\n\t&bcm_pn3,\n\t&bcm_pn5,\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn6,\n\t&bcm_sn7,\n\t&bcm_sn8,\n\t&bcm_sn9,\n\t&bcm_sn10,\n\t&bcm_sn11,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_AUDIO] = &qhm_audio,\n\t[MASTER_BLSP_1] = &qhm_blsp1,\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QPIC] = &qhm_qpic,\n\t[MASTER_SNOC_CFG] = &qhm_snoc_cfg,\n\t[MASTER_SPMI_FETCHER] = &qhm_spmi_fetcher1,\n\t[MASTER_ANOC_SNOC] = &qnm_aggre_noc,\n\t[MASTER_IPA] = &qnm_ipa,\n\t[MASTER_MEM_NOC_SNOC] = &qnm_memnoc,\n\t[MASTER_MEM_NOC_PCIE_SNOC] = &qnm_memnoc_pcie,\n\t[MASTER_CRYPTO_CORE_0] = &qxm_crypto,\n\t[MASTER_EMAC] = &xm_emac,\n\t[MASTER_IPA_PCIE] = &xm_ipa2pcie_slv,\n\t[MASTER_PCIE] = &xm_pcie,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr,\n\t[MASTER_SDCC_1] = &xm_sdc1,\n\t[MASTER_USB3] = &xm_usb3,\n\t[SLAVE_AOP] = &qhs_aop,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SLAVE_AUDIO] = &qhs_audio,\n\t[SLAVE_BLSP_1] = &qhs_blsp1,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_CNOC_DDRSS] = &qhs_ddrss_cfg,\n\t[SLAVE_ECC_CFG] = &qhs_ecc_cfg,\n\t[SLAVE_EMAC_CFG] = &qhs_emac_cfg,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_CNOC_MSS] = &qhs_mss_cfg,\n\t[SLAVE_PCIE_PARF] = &qhs_pcie_parf,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PRNG] = &qhs_prng,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QPIC] = &qhs_qpic,\n\t[SLAVE_SDCC_1] = &qhs_sdc1,\n\t[SLAVE_SNOC_CFG] = &qhs_snoc_cfg,\n\t[SLAVE_SPMI_FETCHER] = &qhs_spmi_fetcher,\n\t[SLAVE_SPMI_VGI_COEX] = &qhs_spmi_vgi_coex,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM] = &qhs_tlmm,\n\t[SLAVE_USB3] = &qhs_usb3,\n\t[SLAVE_USB3_PHY_CFG] = &qhs_usb3_phy,\n\t[SLAVE_ANOC_SNOC] = &qns_aggre_noc,\n\t[SLAVE_SNOC_MEM_NOC_GC] = &qns_snoc_memnoc,\n\t[SLAVE_OCIMEM] = &qxs_imem,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n\t[SLAVE_PCIE_0] = &xs_pcie,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sdx55_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sdx55-mc-virt\",\n\t  .data = &sdx55_mc_virt},\n\t{ .compatible = \"qcom,sdx55-mem-noc\",\n\t  .data = &sdx55_mem_noc},\n\t{ .compatible = \"qcom,sdx55-system-noc\",\n\t  .data = &sdx55_system_noc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sdx55\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qnoc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SDX55 NoC driver\");\nMODULE_AUTHOR(\"Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}