INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sources_1/imports/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sources_1/imports/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sources_1/imports/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sources_1/new/time_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ClownK/Desktop/FPGA/clock/clock.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
