// Seed: 3522985021
module module_0 (
    output supply1 id_0,
    output supply1 id_1
);
  tri id_3 = -1 - 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    input tri0 id_6,
    inout uwire id_7
);
  wire [1 : -1] id_9;
  and primCall (id_5, id_10, id_7, id_2, id_6, id_9, id_1, id_3);
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    input supply1 id_2
);
  bufif0 primCall (id_1, id_2, id_0);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = 1 ? id_2 : -1;
endmodule
