Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 00:12:53 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -11.788ns  (required time - arrival time)
  Source:                 main/checked_min_deq_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/max_tag_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        21.815ns  (logic 8.713ns (39.940%)  route 13.102ns (60.060%))
  Logic Levels:           41  (CARRY4=25 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     1.567     5.075    main/clk_100mhz_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  main/checked_min_deq_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  main/checked_min_deq_reg_rep/Q
                         net (fo=84, estimated)       0.737     6.330    main/checked/push_lru_reg_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.454 r  main/checked/read_ptr_reg[2]_i_736/O
                         net (fo=1, routed)           0.000     6.454    main/checked/read_ptr_reg[2]_i_736_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.004 r  main/checked/read_ptr_reg[2]_i_641/CO[3]
                         net (fo=1, estimated)        0.000     7.004    main/checked/read_ptr_reg[2]_i_641_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  main/checked/read_ptr_reg[2]_i_475/CO[3]
                         net (fo=1, estimated)        0.000     7.118    main/checked/read_ptr_reg[2]_i_475_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  main/checked/read_ptr_reg[2]_i_296/CO[3]
                         net (fo=1, estimated)        0.000     7.232    main/checked/read_ptr_reg[2]_i_296_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  main/checked/read_ptr_reg[2]_i_136/CO[3]
                         net (fo=78, estimated)       0.389     7.735    main/checked/curval2
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.859 r  main/checked/read_ptr_reg[2]_i_725_comp/O
                         net (fo=1, estimated)        0.521     8.380    main/checked/read_ptr_reg[2]_i_725_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.930 r  main/checked/read_ptr_reg[2]_i_632/CO[3]
                         net (fo=1, estimated)        0.000     8.930    main/checked/read_ptr_reg[2]_i_632_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  main/checked/read_ptr_reg[2]_i_466/CO[3]
                         net (fo=1, estimated)        0.000     9.047    main/checked/read_ptr_reg[2]_i_466_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  main/checked/read_ptr_reg[2]_i_287/CO[3]
                         net (fo=1, estimated)        0.000     9.164    main/checked/read_ptr_reg[2]_i_287_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  main/checked/read_ptr_reg[2]_i_135/CO[3]
                         net (fo=94, estimated)       0.784    10.065    main/checked/curval240_in
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  main/checked/read_ptr_reg[1]_i_200_comp/O
                         net (fo=4, estimated)        0.590    10.779    main/checked/read_ptr_reg[1]_i_200_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.903 r  main/checked/read_ptr_reg[1]_i_148/O
                         net (fo=1, routed)           0.000    10.903    main/checked/read_ptr_reg[1]_i_148_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  main/checked/read_ptr_reg[1]_i_89/CO[3]
                         net (fo=1, estimated)        0.000    11.453    main/checked/read_ptr_reg[1]_i_89_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  main/checked/read_ptr_reg[1]_i_41/CO[3]
                         net (fo=1, estimated)        0.000    11.567    main/checked/read_ptr_reg[1]_i_41_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  main/checked/read_ptr_reg[1]_i_13/CO[3]
                         net (fo=63, estimated)       0.406    12.087    main/checked/curval242_in
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124    12.211 f  main/checked/read_ptr_reg[2]_i_463/O
                         net (fo=2, estimated)        0.580    12.791    main/checked/read_ptr_reg[2]_i_463_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.915 r  main/checked/read_ptr_reg[2]_i_273/O
                         net (fo=1, estimated)        0.614    13.529    main/checked/read_ptr_reg[2]_i_273_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.049 r  main/checked/read_ptr_reg[2]_i_126/CO[3]
                         net (fo=1, estimated)        0.000    14.049    main/checked/read_ptr_reg[2]_i_126_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  main/checked/read_ptr_reg[2]_i_33/CO[3]
                         net (fo=20, estimated)       0.357    14.523    main/checked/curval245_in
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.124    14.647 f  main/checked/read_ptr_reg[2]_i_685/O
                         net (fo=4, estimated)        0.597    15.244    main/checked/read_ptr_reg[2]_i_685_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.124    15.368 r  main/checked/read_ptr_reg[2]_i_519/O
                         net (fo=1, estimated)        0.334    15.702    main/checked/read_ptr_reg[2]_i_519_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.228 r  main/checked/read_ptr_reg[2]_i_334/CO[3]
                         net (fo=1, estimated)        0.000    16.228    main/checked/read_ptr_reg[2]_i_334_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main/checked/read_ptr_reg[2]_i_162/CO[3]
                         net (fo=1, estimated)        0.000    16.342    main/checked/read_ptr_reg[2]_i_162_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.456 r  main/checked/read_ptr_reg[2]_i_46/CO[3]
                         net (fo=1, estimated)        0.000    16.456    main/checked/read_ptr_reg[2]_i_46_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.570 r  main/checked/read_ptr_reg[2]_i_17/CO[3]
                         net (fo=59, estimated)       0.382    16.952    main/checked/curval248_in
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    17.076 r  main/checked/read_ptr_reg[2]_i_696/O
                         net (fo=5, estimated)        0.813    17.889    main/checked/read_ptr_reg[2]_i_696_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124    18.013 r  main/checked/read_ptr_reg[2]_i_543/O
                         net (fo=1, routed)           0.000    18.013    main/checked/read_ptr_reg[2]_i_543_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.545 r  main/checked/read_ptr_reg[2]_i_355/CO[3]
                         net (fo=1, estimated)        0.000    18.545    main/checked/read_ptr_reg[2]_i_355_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.659 r  main/checked/read_ptr_reg[2]_i_179/CO[3]
                         net (fo=1, estimated)        0.009    18.668    main/checked/read_ptr_reg[2]_i_179_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  main/checked/read_ptr_reg[2]_i_55/CO[3]
                         net (fo=1, estimated)        0.000    18.782    main/checked/read_ptr_reg[2]_i_55_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.896 r  main/checked/read_ptr_reg[2]_i_18/CO[3]
                         net (fo=73, estimated)       0.530    19.426    main/checked/curval251_in
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    19.550 r  main/checked/read_ptr_reg[2]_i_5/O
                         net (fo=46, estimated)       1.006    20.556    main/checked/curval153_out
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    20.680 r  main/checked/read_ptr_reg[2]_i_67/O
                         net (fo=1, estimated)        0.660    21.340    main/checked/read_ptr_reg[2]_i_67_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.847 r  main/checked/read_ptr_reg[2]_i_19/CO[3]
                         net (fo=16, estimated)       1.063    22.910    main/checked/curval254_in
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    23.034 r  main/checked/read_ptr_reg[2]_i_208_comp/O
                         net (fo=1, estimated)        0.614    23.648    main/checked/read_ptr_reg[2]_i_208_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.168 r  main/checked/read_ptr_reg[2]_i_73/CO[3]
                         net (fo=1, estimated)        0.000    24.168    main/checked/read_ptr_reg[2]_i_73_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.285 r  main/checked/read_ptr_reg[2]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    24.285    main/checked/read_ptr_reg[2]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.402 f  main/checked/read_ptr_reg[2]_i_7/CO[3]
                         net (fo=11, estimated)       0.661    25.063    main/checked/read_ptr2
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124    25.187 r  main/checked/max_tag_out[31]_i_13_comp/O
                         net (fo=37, estimated)       0.909    26.096    main/checked/max_tag_out[31]_i_13_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    26.220 r  main/checked/max_tag_out[17]_i_4/O
                         net (fo=1, estimated)        0.546    26.766    main/checked/max_tag_out[17]_i_4_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    26.890 r  main/checked/max_tag_out[17]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.890    main/checked/max_tag_out[17]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  main/checked/max_tag_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     1.519    14.854    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  main/checked/max_tag_out_reg[17]/C
                         clock pessimism              0.253    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)        0.031    15.102    main/checked/max_tag_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                -11.788    




