0.7
2020.2
Oct 14 2022
05:20:55
D:/ECE385/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv,1770785814,systemVerilog,,,,testbench,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/adder_toplevel.sv,1770785126,systemVerilog,,,,adder_toplevel,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/hex_driver.sv,1770675457,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/load_reg.sv,,hex_driver,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/load_reg.sv,1770675457,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/negedge_detector.sv,,load_reg,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/lookahead_adder.sv,1770785095,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv,,lookahead_adder,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/negedge_detector.sv,1770675457,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/select_adder.sv,,negedge_detector,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/select_adder.sv,1770785126,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv,,select_adder,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/sync_debounce.sv,1770675457,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/adder_toplevel.sv,,sync_debounce,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/new/FA.sv,1770778780,systemVerilog,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/adder_toplevel.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/hex_driver.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/load_reg.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/negedge_detector.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/select_adder.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/sync_debounce.sv;D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/new/FA4.sv,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/new/FA4.sv,,FA,,uvm,,,,,,
D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/new/FA4.sv,1770780336,systemVerilog,,D:/ECE385/Lab3/Lab3.srcs/sources_1/imports/sources_1/imports/design_source/select_adder.sv,,FA4,,uvm,,,,,,
