\hypertarget{structLPC__SSP__T}{}\section{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T Struct Reference}
\label{structLPC__SSP__T}\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}


S\+SP register block structure.  




{\ttfamily \#include $<$ssp\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+S\+S\+P\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}{C\+P\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}{C\+R0}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}{C\+R1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}{D\+M\+A\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}{DR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}{I\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}{I\+M\+SC}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}{M\+IS}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}{R\+IS}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+SP register block structure. 

Definition at line 47 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+P\+SR@{C\+P\+SR}}
\index{C\+P\+SR@{C\+P\+SR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+P\+SR}{CPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+C\+P\+SR}\hypertarget{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}{}\label{structLPC__SSP__T_a48e7161fc6e6b91bd724a17df5435141}
Clock Prescale Register 

Definition at line 52 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+R0@{C\+R0}}
\index{C\+R0@{C\+R0}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R0}{CR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+C\+R0}\hypertarget{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}{}\label{structLPC__SSP__T_af8ad155254cb659608f4c1c6bd83b62b}
$<$ S\+S\+Pn Structure Control Register 0. Selects the serial clock rate, bus type, and data size. 

Definition at line 48 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+C\+R1}\hypertarget{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}{}\label{structLPC__SSP__T_a648b740833659e86e8be3a8f6c17147c}
Control Register 1. Selects master/slave and other modes. 

Definition at line 49 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+M\+A\+CR}{DMACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+D\+M\+A\+CR}\hypertarget{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}{}\label{structLPC__SSP__T_a6a74b0cbac37f424e198ccef9a208d65}
S\+S\+Pn D\+MA control register 

Definition at line 57 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!DR@{DR}}
\index{DR@{DR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+DR}\hypertarget{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}{}\label{structLPC__SSP__T_a7a32964f3ca72981b80cf4012c515ea8}
Data Register. Writes fill the transmit F\+I\+FO, and reads empty the receive F\+I\+FO. 

Definition at line 50 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+I\+CR}\hypertarget{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}{}\label{structLPC__SSP__T_ad788fb9f7178c7a79588b429f74b9946}
S\+S\+P\+I\+CR Interrupt Clear Register 

Definition at line 56 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!I\+M\+SC@{I\+M\+SC}}
\index{I\+M\+SC@{I\+M\+SC}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+M\+SC}{IMSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+I\+M\+SC}\hypertarget{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}{}\label{structLPC__SSP__T_a5969572eaab7a02f4bbd7c898f93ca73}
Interrupt Mask Set and Clear Register 

Definition at line 53 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!M\+IS@{M\+IS}}
\index{M\+IS@{M\+IS}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+IS}{MIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+M\+IS}\hypertarget{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}{}\label{structLPC__SSP__T_aa4b72809de09f83335e72d0d0844a90b}
Masked Interrupt Status Register 

Definition at line 55 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!R\+IS@{R\+IS}}
\index{R\+IS@{R\+IS}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+IS}{RIS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+R\+IS}\hypertarget{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}{}\label{structLPC__SSP__T_a0aa742f8d7d4b2e2a6038b01dbc1aa5b}
Raw Interrupt Status Register 

Definition at line 54 of file ssp\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}!SR@{SR}}
\index{SR@{SR}!L\+P\+C\+\_\+\+S\+S\+P\+\_\+T@{L\+P\+C\+\_\+\+S\+S\+P\+\_\+T}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+S\+S\+P\+\_\+\+T\+::\+SR}\hypertarget{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}{}\label{structLPC__SSP__T_a5f6421682b9a321abc8d4c91a6dbd964}
Status Register 

Definition at line 51 of file ssp\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{ssp__17xx__40xx_8h}{ssp\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
