{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1719945678991 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "mie_write_data_w exception_handler.sv(62) " "Verilog HDL warning at exception_handler.sv(62): data object mie_write_data_w is already declared" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 62 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1719945680267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mie_write_data_w exception_handler.sv(61) " "Verilog HDL info at exception_handler.sv(61): previous declaration of mie_write_data_w is from here" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 61 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1719945680267 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "mie_write_data_w exception_handler.sv(62) " "Verilog HDL warning at exception_handler.sv(62): second declaration of mie_write_data_w ignored" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 62 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1719945680267 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"exception_handler\"" {  } {  } 0 0 "Elaborating from top-level entity \"exception_handler\"" 0 0 "0" 0 0 1719945680283 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mtvec_write_data exception_handler.sv(229) " "Verilog HDL error at exception_handler.sv(229): object \"mtvec_write_data\" is not declared" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 229 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1719945680304 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mtvec_write_data exception_handler.sv(230) " "Verilog HDL error at exception_handler.sv(230): object \"mtvec_write_data\" is not declared" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 230 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1719945680304 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1719945680373 ""}
