// Seed: 3918360140
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd87,
    parameter id_5 = 32'd34
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout reg id_2;
  inout wire id_1;
  integer [-1 : {  id_3  {  -1  }  }] id_4;
  always_latch begin : LABEL_0
    if (1)
      if (1'h0) id_4[-1 : 1] <= id_3;
      else begin : LABEL_1
        $clog2(88);
        ;
      end
  end
  localparam id_5 = 1;
  always id_2 <= -1 == id_4;
  wire [id_5 : -1  ?  id_5 : 1] id_6;
  logic id_7;
  module_0 modCall_1 (
      id_6,
      id_1
  );
endmodule
