Nitin Agrawal , Vijayan Prabhakaran , Ted Wobber , John D. Davis , Mark Manasse , Rina Panigrahy, Design tradeoffs for SSD performance, USENIX 2008 Annual Technical Conference on Annual Technical Conference, p.57-70, June 22-27, 2008, Boston, Massachusetts
Li-Pin Chang , You-Chiuan Su, Plugging versus logging: a new approach to write buffer management for solid-state disks, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024731]
Li-Pin Chang, A Hybrid Approach to NAND-Flash-Based Solid-State Disks, IEEE Transactions on Computers, v.59 n.10, p.1337-1349, October 2010[doi>10.1109/TC.2010.14]
Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
Li-Pin Chang , Tei-Wei Kuo , Shi-Wu Lo, Real-time garbage collection for flash-memory storage systems of real-time embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.4, p.837-863, November 2004[doi>10.1145/1027794.1027801]
Hyunjin Cho , Dongkun Shin , Young Ik Eom, KAST: K-Associative Sector Translation for NAND flash memory in real-time systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Cagdas Dirik , Bruce Jacob, The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555790]
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Jeong-Uk Kang , Jin-Soo Kim , Chanik Park , Hyoungjun Park , Joonwon Lee, A multi-channel architecture for high-performance NAND flash-based storage system, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.9, p.644-658, September, 2007[doi>10.1016/j.sysarc.2007.01.010]
Sooyong Kang , Sungmin Park , Hoyoung Jung , Hyoki Shim , Jaehyuk Cha, Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices, IEEE Transactions on Computers, v.58 n.6, p.744-758, June 2009[doi>10.1109/TC.2008.224]
Hyojun Kim , Seongjun Ahn, BPLRU: a buffer management scheme for improving random writes in flash storage, Proceedings of the 6th USENIX Conference on File and Storage Technologies, p.1-14, February 26-29, 2008, San Jose, California
Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007[doi>10.1145/1275986.1275990]
Micron Technology. 2009. MT29F512G08 NAND Flash Memory Data Sheet. Micron Technology, Inc.
Eyee Hyun Nam , Bryan Suk Joon Kim , Hyeonsang Eom , Sang Lyul Min, Ozone (O3): An Out-of-Order Flash Memory Controller Architecture, IEEE Transactions on Computers, v.60 n.5, p.653-666, May 2011[doi>10.1109/TC.2010.209]
Open NAND Flash Interface. 2011. ONFi 3.0 Specification. Open NAND Flash Interface.
Open Source Development Lab. 2003. Iometer. http://http://www.iometer.org/.
Sung Kyu Park , Youngwoo Park , Gyudong Shim , Kyu Ho Park, CAVE: channel-aware buffer management scheme for solid state disk, Proceedings of the 2011 ACM Symposium on Applied Computing, March 21-24, 2011, TaiChung, Taiwan[doi>10.1145/1982185.1982262]
Seung-Ho Park , Jung-Wook Park , Shin-Dug Kim , Charles C. Weems, A Pattern Adaptive NAND Flash Memory Storage Structure, IEEE Transactions on Computers, v.61 n.1, p.134-138, January 2012[doi>10.1109/TC.2010.212]
Zhiwei Qin , Yi Wang , Duo Liu , Zili Shao, Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems, Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, p.35-44, April 16-19, 2012[doi>10.1109/RTAS.2012.27]
Samsung. 2008. K9MDG08U5M 4G &ast; 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company.
Yoon Jae Seong , Eyee Hyun Nam , Jin Hyuk Yoon , Hongseok Kim , Jin-yong Choi , Sookwan Lee , Young Hyun Bae , Jaejin Lee , Yookun Cho , Sang Lyul Min, Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture, IEEE Transactions on Computers, v.59 n.7, p.905-921, July 2010[doi>10.1109/TC.2010.63]
