Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 26 13:21:15 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uBlaze_pong_im_gen_wrapper_timing_summary_routed.rpt -pb uBlaze_pong_im_gen_wrapper_timing_summary_routed.pb -rpx uBlaze_pong_im_gen_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uBlaze_pong_im_gen_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-9   Warning   Unknown CDC Logic               1           
TIMING-18  Warning   Missing input or output delay   21          
TIMING-20  Warning   Non-clocked latch               78          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3320)
---------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/addr_reg_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/slv_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/slv_reg4_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                 6522        0.049        0.000                      0                 6522        3.000        0.000                       0                  2196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                 ------------       ----------      --------------
sys_clock                                                             {0.000 5.000}      10.000          100.000         
  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                                   0.838        0.000                      0                 6209        0.049        0.000                      0                 6209        3.750        0.000                       0                  1919  
  clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  
uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.779        0.000                      0                  222        0.127        0.000                      0                  222       15.686        0.000                       0                   233  
uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.939        0.000                      0                   46        0.251        0.000                      0                   46       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0        4.621        0.000                      0                   45        1.421        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                            
----------                                                            ----------                                                            --------                                                            
(none)                                                                                                                                      clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               
(none)                                                                clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               
(none)                                                                uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               
(none)                                                                uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               
(none)                                                                                                                                      uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                      uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                               uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                                                                     
(none)                                   clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0                                           
(none)                                   clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0                                           
(none)                                                                            clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 2.725ns (31.867%)  route 5.826ns (68.133%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          1.114     7.674    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X53Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.447     8.452    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X53Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[3]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X53Y36         FDSE (Setup_fdse_C_S)       -0.429     8.512    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 2.725ns (31.867%)  route 5.826ns (68.133%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          1.114     7.674    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X53Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.447     8.452    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X53Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[5]/C
                         clock pessimism              0.564     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X53Y36         FDSE (Setup_fdse_C_S)       -0.429     8.512    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.725ns (32.413%)  route 5.682ns (67.587%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.969     7.530    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 2.725ns (32.413%)  route 5.682ns (67.587%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.969     7.530    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X52Y37         FDRE (Setup_fdre_C_R)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.725ns (32.605%)  route 5.633ns (67.395%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.920     7.480    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[13]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[13]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.725ns (32.605%)  route 5.633ns (67.395%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.920     7.480    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[14]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.725ns (32.605%)  route 5.633ns (67.395%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.920     7.480    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X54Y37         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X54Y37         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[6]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X54Y37         FDSE (Setup_fdse_C_S)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.725ns (32.605%)  route 5.633ns (67.395%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          0.920     7.480    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448     8.453    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X54Y37         FDRE (Setup_fdre_C_R)       -0.524     8.418    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.725ns (32.225%)  route 5.731ns (67.775%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          1.018     7.579    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X55Y44         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.452     8.457    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X55Y44         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[26]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429     8.517    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.725ns (32.225%)  route 5.731ns (67.775%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.634    -0.878    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.459 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[2]/Q
                         net (fo=11, routed)          0.783     0.325    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[9]_0[1]
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.299     0.624 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31/O
                         net (fo=1, routed)           0.000     0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_31_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.174 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.174    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_16_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.288 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.288    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_15_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.402    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg_reg[3]_i_6_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.516 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_11_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.829 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg_reg[3]_i_10/O[3]
                         net (fo=5, routed)           0.850     2.679    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/x_ball_reg_reg[20]_0[3]
    SLICE_X64Y41         LUT4 (Prop_lut4_I1_O)        0.306     2.985 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22/O
                         net (fo=2, routed)           0.856     3.841    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_22_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9/O
                         net (fo=3, routed)           0.727     4.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score1_reg[3]_i_9_n_0
    SLICE_X64Y36         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3/O
                         net (fo=6, routed)           0.589     5.405    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_3_n_0
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.124     5.529 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_delta_reg[30]_i_3/O
                         net (fo=36, routed)          0.908     6.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/score2_reg[3]_i_4
    SLICE_X58Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.560 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[31]_i_1/O
                         net (fo=95, routed)          1.018     7.579    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg
    SLICE_X55Y44         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.452     8.457    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X55Y44         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[27]/C
                         clock pessimism              0.564     9.020    
                         clock uncertainty           -0.074     8.946    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429     8.517    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_ball_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.556    -0.625    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Clk
    SLICE_X36Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.243    -0.241    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_instr_raw[0]
    SLICE_X35Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.821    -0.869    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[0]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.075    -0.290    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.801%)  route 0.264ns (65.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.554    -0.627    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X40Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.264    -0.222    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[14]
    SLICE_X35Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.821    -0.869    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.070    -0.295    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.586    -0.595    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y30         FDRE                                         r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133    -0.321    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X60Y29         SRL16E                                       r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.853    -0.837    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y29         SRL16E                                       r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.254    -0.582    
    SLICE_X60Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.399    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.735%)  route 0.258ns (55.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.551    -0.630    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.258    -0.208    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.163 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.817    -0.873    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.369    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.120    -0.249    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.022%)  route 0.133ns (50.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.556    -0.625    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X40Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/Q
                         net (fo=4, routed)           0.133    -0.364    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[0]
    SLICE_X38Y18         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y18         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.274    -0.592    
    SLICE_X38Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.463    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.936%)  route 0.268ns (59.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.553    -0.628    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X35Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=7, routed)           0.268    -0.219    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/ex_move_to_MSR_instr_reg_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[28].Gen_Instr_DFF/ex_move_to_MSR_instr_i_1/O
                         net (fo=1, routed)           0.000    -0.174    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr93_out
    SLICE_X36Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.817    -0.873    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg/C
                         clock pessimism              0.503    -0.369    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092    -0.277    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_move_to_MSR_instr_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.008%)  route 0.279ns (59.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.553    -0.628    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/Q
                         net (fo=2, routed)           0.279    -0.208    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_overrun
    SLICE_X36Y18         LUT4 (Prop_lut4_I1_O)        0.045    -0.163 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_i_1/O
                         net (fo=1, routed)           0.000    -0.163    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                         clock pessimism              0.503    -0.363    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092    -0.271    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.if_debug_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.759%)  route 0.365ns (66.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.558    -0.623    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.if_debug_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.if_debug_ready_i_reg/Q
                         net (fo=36, routed)          0.178    -0.304    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I4
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.187    -0.072    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X38Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.180    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.553    -0.628    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_overrun_reg/Q
                         net (fo=2, routed)           0.285    -0.202    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_overrun
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_i_1/O
                         net (fo=1, routed)           0.000    -0.157    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                         clock pessimism              0.503    -0.363    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092    -0.271    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.872%)  route 0.231ns (62.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.554    -0.627    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=131, routed)         0.231    -0.255    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/ADDRD3
    SLICE_X42Y28         RAMD32                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.821    -0.869    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y28         RAMD32                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.254    -0.614    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.374    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      uBlaze_pong_im_gen_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y26     uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.704ns (26.962%)  route 1.907ns (73.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 19.562 - 16.667 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.456     3.705 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.146     4.850    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.974 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.423     5.397    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.521 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.338     5.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    19.562    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.314    19.876    
                         clock uncertainty           -0.035    19.841    
    SLICE_X33Y13         FDRE (Setup_fdre_C_CE)      -0.202    19.639    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                 13.779    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.586ns  (logic 0.707ns (27.337%)  route 1.879ns (72.663%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.998    22.378    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y14         LUT3 (Prop_lut3_I2_O)        0.124    22.502 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.502    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.029    36.464    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.464    
                         arrival time                         -22.502    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.502ns  (logic 0.707ns (28.258%)  route 1.795ns (71.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.914    22.294    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124    22.418 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.418    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X38Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X38Y14         FDRE (Setup_fdre_C_D)        0.077    36.512    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.189ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.361ns  (logic 0.707ns (29.941%)  route 1.654ns (70.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.773    22.153    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.277 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.277    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.031    36.466    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                 14.189    

Slack (MET) :             14.206ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.342ns  (logic 0.707ns (30.189%)  route 1.635ns (69.811%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.754    22.134    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y13         LUT3 (Prop_lut3_I1_O)        0.124    22.258 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.258    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X39Y13         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y13         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.029    36.464    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.464    
                         arrival time                         -22.258    
  -------------------------------------------------------------------
                         slack                                 14.206    

Slack (MET) :             14.207ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.387ns  (logic 0.733ns (30.704%)  route 1.654ns (69.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.773    22.153    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y14         LUT5 (Prop_lut5_I3_O)        0.150    22.303 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.303    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.075    36.510    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                 14.207    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.368ns  (logic 0.733ns (30.956%)  route 1.635ns (69.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.754    22.134    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y13         LUT4 (Prop_lut4_I2_O)        0.150    22.284 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.284    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X39Y13         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y13         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.075    36.510    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -22.284    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.460ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.212ns  (logic 0.707ns (31.964%)  route 1.505ns (68.036%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.458    20.833    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.047    22.004    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.128 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.128    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    36.588    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.588    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 14.460    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.084ns  (logic 0.707ns (33.921%)  route 1.377ns (66.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.496    21.876    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y14         LUT6 (Prop_lut6_I4_O)        0.124    22.000 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.000    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.032    36.467    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.467    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.079ns  (logic 0.707ns (34.002%)  route 1.372ns (65.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.881    21.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.491    21.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y14         LUT6 (Prop_lut6_I4_O)        0.124    21.995 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.995    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440    36.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y14         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.242    36.471    
                         clock uncertainty           -0.035    36.435    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)        0.031    36.466    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.466    
                         arrival time                         -21.995    
  -------------------------------------------------------------------
                         slack                                 14.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y14         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.320 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.116     1.436    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y14         SRL16E                                       r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.550    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y14         SRL16E                                       r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.358     1.192    
    SLICE_X30Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.309    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X33Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.428    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.337     1.207    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.063     1.270    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y15         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.164     1.343 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.399    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X30Y15         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y15         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.370     1.179    
    SLICE_X30Y15         FDPE (Hold_fdpe_C_D)         0.060     1.239    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.960%)  route 0.125ns (47.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.125     1.444    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.546    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.337     1.209    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.075     1.284    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.148ns (33.510%)  route 0.294ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.148     1.325 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.294     1.618    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X36Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.547    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.108     1.439    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.017     1.456    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.129     1.448    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X35Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.547    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.337     1.210    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.070     1.280    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y33         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.110     1.428    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X35Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.546    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.356     1.190    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070     1.260    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.110     1.426    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X32Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.356     1.188    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.070     1.258    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/Q
                         net (fo=7, routed)           0.093     1.415    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.460 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.460    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X32Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.359     1.194    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.092     1.286    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y15         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.128     1.307 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.059     1.366    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X30Y15         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y15         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.357     1.192    
    SLICE_X30Y15         FDCE (Hold_fdce_C_D)         0.000     1.192    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y15   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X31Y15   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X31Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X31Y15   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X31Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y14   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y17   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.236ns  (logic 0.891ns (17.018%)  route 4.345ns (82.982%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.339    25.151    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X29Y30         FDCE (Setup_fdce_C_CE)      -0.413    36.090    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.090    
                         arrival time                         -25.151    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.975ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.230ns  (logic 0.891ns (17.037%)  route 4.339ns (82.963%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.333    25.145    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.430    36.219    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.533    
                         clock uncertainty           -0.035    36.497    
    SLICE_X30Y26         FDCE (Setup_fdce_C_CE)      -0.377    36.120    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.120    
                         arrival time                         -25.145    
  -------------------------------------------------------------------
                         slack                                 10.975    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.071ns  (logic 0.891ns (17.571%)  route 4.180ns (82.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175    24.986    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X31Y29         FDRE (Setup_fdre_C_CE)      -0.413    36.088    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                         -24.986    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.071ns  (logic 0.891ns (17.571%)  route 4.180ns (82.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175    24.986    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X31Y29         FDRE (Setup_fdre_C_CE)      -0.413    36.088    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                         -24.986    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.071ns  (logic 0.891ns (17.571%)  route 4.180ns (82.429%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175    24.986    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X31Y29         FDRE (Setup_fdre_C_CE)      -0.413    36.088    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.088    
                         arrival time                         -24.986    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.127ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.082ns  (logic 0.891ns (17.532%)  route 4.191ns (82.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.186    24.997    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.223    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.537    
                         clock uncertainty           -0.035    36.501    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.377    36.124    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.124    
                         arrival time                         -24.997    
  -------------------------------------------------------------------
                         slack                                 11.127    

Slack (MET) :             11.232ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.940ns  (logic 0.891ns (18.036%)  route 4.049ns (81.964%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.044    24.855    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.222    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.536    
                         clock uncertainty           -0.035    36.500    
    SLICE_X31Y28         FDCE (Setup_fdce_C_CE)      -0.413    36.087    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                         -24.855    
  -------------------------------------------------------------------
                         slack                                 11.232    

Slack (MET) :             11.643ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.529ns  (logic 0.891ns (19.672%)  route 3.638ns (80.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119    23.811 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.633    24.444    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.222    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.536    
                         clock uncertainty           -0.035    36.500    
    SLICE_X32Y21         FDRE (Setup_fdre_C_CE)      -0.413    36.087    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                         -24.444    
  -------------------------------------------------------------------
                         slack                                 11.643    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.557ns  (logic 0.896ns (19.660%)  route 3.661ns (80.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.816 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656    24.473    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.224    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X32Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.297    
                         arrival time                         -24.473    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.557ns  (logic 0.896ns (19.660%)  route 3.661ns (80.340%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 36.224 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732    23.692    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124    23.816 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656    24.473    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.224    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.314    36.538    
                         clock uncertainty           -0.035    36.502    
    SLICE_X32Y18         FDCE (Setup_fdce_C_CE)      -0.205    36.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.297    
                         arrival time                         -24.473    
  -------------------------------------------------------------------
                         slack                                 11.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.157     1.479    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.524 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.524    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.371     1.181    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.092     1.273    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.490    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.535 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.535    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.371     1.181    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091     1.272    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.554    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X35Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.599 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.599    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.371     1.181    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.092     1.273    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.423%)  route 0.398ns (67.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.438    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.863    
    SLICE_X36Y12         FDRE (Hold_fdre_C_CE)       -0.032    17.831    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.831    
                         arrival time                          18.438    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.423%)  route 0.398ns (67.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.438    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.863    
    SLICE_X36Y12         FDRE (Hold_fdre_C_CE)       -0.032    17.831    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.831    
                         arrival time                          18.438    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.423%)  route 0.398ns (67.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.438    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.863    
    SLICE_X36Y12         FDRE (Hold_fdre_C_CE)       -0.032    17.831    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.831    
                         arrival time                          18.438    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.423%)  route 0.398ns (67.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174    18.438    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.863    
    SLICE_X36Y12         FDRE (Hold_fdre_C_CE)       -0.032    17.831    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.831    
                         arrival time                          18.438    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.191ns (30.552%)  route 0.434ns (69.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 18.218 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.210    18.474    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.218    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.862    
    SLICE_X37Y13         FDRE (Hold_fdre_C_CE)       -0.032    17.830    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.830    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.191ns (30.552%)  route 0.434ns (69.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 18.218 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.210    18.474    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.218    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.862    
    SLICE_X37Y13         FDRE (Hold_fdre_C_CE)       -0.032    17.830    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.830    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.625ns  (logic 0.191ns (30.552%)  route 0.434ns (69.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 18.218 - 16.667 ) 
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X37Y11         LUT5 (Prop_lut5_I2_O)        0.045    18.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.210    18.474    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.218    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    17.862    
    SLICE_X37Y13         FDRE (Hold_fdre_C_CE)       -0.032    17.830    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.830    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.644    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X35Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y12   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y11   uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.580ns (11.773%)  route 4.347ns (88.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.202     3.982    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y36         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.514     8.519    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y36         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[10]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X62Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.603    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[10]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.580ns (11.773%)  route 4.347ns (88.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.202     3.982    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y36         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.514     8.519    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y36         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[8]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X62Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.603    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[8]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.580ns (11.773%)  route 4.347ns (88.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.202     3.982    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y36         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.514     8.519    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y36         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[9]/C
                         clock pessimism              0.564     9.082    
                         clock uncertainty           -0.074     9.008    
    SLICE_X62Y36         FDCE (Recov_fdce_C_CLR)     -0.405     8.603    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[9]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.580ns (12.157%)  route 4.191ns (87.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.046     3.826    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.511     8.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[6]/C
                         clock pessimism              0.564     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.600    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.580ns (12.157%)  route 4.191ns (87.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.046     3.826    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.511     8.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[7]/C
                         clock pessimism              0.564     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.600    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.580ns (12.157%)  route 4.191ns (87.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         2.046     3.826    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.511     8.516    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[8]/C
                         clock pessimism              0.564     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X58Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.600    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.489%)  route 4.064ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         1.920     3.700    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y35         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.513     8.518    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y35         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.602    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.489%)  route 4.064ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         1.920     3.700    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y35         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.513     8.518    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y35         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.602    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.489%)  route 4.064ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         1.920     3.700    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y35         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.513     8.518    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y35         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[7]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.602    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[7]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.580ns (12.489%)  route 4.064ns (87.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.567    -0.945    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.144     1.656    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.780 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         1.920     3.700    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X58Y35         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.513     8.518    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X58Y35         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[8]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X58Y35         FDCE (Recov_fdce_C_CLR)     -0.405     8.602    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[8]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.186ns (13.104%)  route 1.233ns (86.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.281     0.801    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X60Y38         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.862    -0.828    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X60Y38         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[2]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X60Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.186ns (13.104%)  route 1.233ns (86.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.281     0.801    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X60Y38         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.862    -0.828    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X60Y38         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X60Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.308%)  route 1.212ns (86.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.259     0.779    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.859    -0.831    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[1]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X62Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.308%)  route 1.212ns (86.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.259     0.779    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.859    -0.831    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[8]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X62Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.308%)  route 1.212ns (86.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.259     0.779    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y33         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.859    -0.831    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y33         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[9]/C
                         clock pessimism              0.274    -0.556    
    SLICE_X62Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_reg/PRE
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.186ns (13.308%)  route 1.212ns (86.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.259     0.779    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y33         FDPE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.859    -0.831    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y33         FDPE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_reg/C
                         clock pessimism              0.274    -0.556    
    SLICE_X62Y33         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.651    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.186ns (12.818%)  route 1.265ns (87.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.313     0.833    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X62Y34         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.860    -0.830    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X62Y34         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[0]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X62Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.186ns (12.191%)  route 1.340ns (87.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.387     0.907    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X60Y34         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.858    -0.832    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X60Y34         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[2]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X60Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.186ns (12.191%)  route 1.340ns (87.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.387     0.907    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X60Y34         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.858    -0.832    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X60Y34         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[3]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X60Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.186ns (12.191%)  route 1.340ns (87.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.563    -0.618    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X51Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.952     0.475    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.520 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_sync_i_2/O
                         net (fo=345, routed)         0.387     0.907    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aresetn_0
    SLICE_X60Y34         FDCE                                         f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.858    -0.832    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/s00_axi_aclk
    SLICE_X60Y34         FDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[4]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X60Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  1.532    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 1.456ns (23.785%)  route 4.666ns (76.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.666     6.122    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X57Y32         FDRE                                         r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.445    -1.550    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y32         FDRE                                         r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[3]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.460ns  (logic 1.452ns (32.564%)  route 3.008ns (67.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  push_buttons_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  push_buttons_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.008     4.460    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X59Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.503    -1.492    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[2]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.451ns (32.829%)  route 2.969ns (67.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  push_buttons_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  push_buttons_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.969     4.420    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X62Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.504    -1.491    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 1.565ns (36.961%)  route 2.670ns (63.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.218     3.659    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.783 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.452     4.235    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.442    -1.553    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[1]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 1.451ns (34.508%)  route 2.754ns (65.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  push_buttons_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  push_buttons_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.754     4.205    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X59Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.507    -1.488    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[0]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.454ns (35.271%)  route 2.668ns (64.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  push_buttons_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[0]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  push_buttons_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.668     4.122    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X60Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.507    -1.488    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.255ns (18.616%)  route 1.113ns (81.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.182    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.227 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.140     1.367    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.828    -0.862    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[0]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.222ns (14.813%)  route 1.276ns (85.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  push_buttons_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  push_buttons_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.276     1.498    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X60Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.854    -0.836    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X60Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[1]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.219ns (14.313%)  route 1.313ns (85.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  push_buttons_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  push_buttons_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.313     1.533    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X59Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.854    -0.836    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y19         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[2]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.219ns (13.490%)  route 1.406ns (86.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  push_buttons_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  push_buttons_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.406     1.625    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X62Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.851    -0.839    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_4bits_tri_i[3]
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.221ns (13.259%)  route 1.443ns (86.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  push_buttons_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_4bits_tri_i[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  push_buttons_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.443     1.663    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X59Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.849    -0.841    uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y23         FDRE                                         r  uBlaze_pong_im_gen_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.224ns (9.732%)  route 2.080ns (90.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.080     2.305    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X57Y32         FDRE                                         r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.829    -0.861    uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y32         FDRE                                         r  uBlaze_pong_im_gen_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.216ns  (logic 0.580ns (47.686%)  route 0.636ns (52.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.562    -0.950    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.636     0.143    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.267    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.443    -1.552    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.467ns (47.015%)  route 0.526ns (52.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.443    -1.552    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.367    -1.185 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.526    -0.659    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.100    -0.559 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.559    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.562    -0.950    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 3.141ns (53.452%)  route 2.735ns (46.548%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X30Y19         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.871 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.154     6.025    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_9
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.525 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.525    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.642    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.923 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.452     7.375    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.367     7.742 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.451     8.193    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.678     8.995    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.119 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     9.119    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.429    -1.566    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.472ns  (logic 3.141ns (57.399%)  route 2.331ns (42.601%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X30Y19         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.871 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.154     6.025    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_9
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.525 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.525    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.642    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.923 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.452     7.375    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.367     7.742 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.451     8.193    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.274     8.591    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.715 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.715    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.429    -1.566    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.680ns  (logic 2.526ns (68.634%)  route 1.154ns (31.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.243    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X30Y19         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.871 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.154     6.025    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_9
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.525 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.525    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.642    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.923 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.923    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X38Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 1.146ns (34.651%)  route 2.161ns (65.349%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551     3.241    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y28         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     3.697 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.079     4.776    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.152     4.928 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.082     6.010    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[8]
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.326     6.336 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__186/O
                         net (fo=1, routed)           0.000     6.336    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I033_out
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     6.548 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.548    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X41Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.437    -1.558    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X41Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.260ns  (logic 0.930ns (28.524%)  route 2.330ns (71.476%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.555     3.245    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     3.701 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           0.994     4.694    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X38Y32         LUT5 (Prop_lut5_I1_O)        0.146     4.840 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.788     5.628    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Y[1]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.328     5.956 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.549     6.505    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X34Y32         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.436    -1.559    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y32         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 1.308ns (40.580%)  route 1.915ns (59.420%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554     3.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.419     3.663 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.082     4.744    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.325     5.069 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.834     5.903    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[27]
    SLICE_X33Y30         LUT4 (Prop_lut4_I3_O)        0.326     6.229 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__138/O
                         net (fo=1, routed)           0.000     6.229    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I0153_out
    SLICE_X33Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     6.467 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.467    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X33Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.434    -1.561    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X33Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 1.172ns (36.372%)  route 2.050ns (63.628%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.554     3.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.456     3.700 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.079     4.779    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y31         LUT5 (Prop_lut5_I1_O)        0.152     4.931 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.971     5.902    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[9]
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.326     6.228 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.228    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/I0125_out
    SLICE_X39Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     6.466 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.466    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/of_instr_ii_31
    SLICE_X39Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.434    -1.561    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Clk
    SLICE_X39Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.212ns  (logic 1.240ns (38.604%)  route 1.972ns (61.396%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.247    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y34         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     3.765 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.090     4.855    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X34Y30         LUT5 (Prop_lut5_I1_O)        0.153     5.008 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.882     5.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[5]
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.331     6.221 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__179/O
                         net (fo=1, routed)           0.000     6.221    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/I0109_out
    SLICE_X37Y31         MUXF7 (Prop_muxf7_I0_O)      0.238     6.459 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.459    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/of_instr_ii_27
    SLICE_X37Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.435    -1.560    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Clk
    SLICE_X37Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 1.168ns (37.532%)  route 1.944ns (62.468%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.556     3.246    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.702 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.940     4.642    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X38Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.794 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.004     5.798    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[30]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.348     6.146 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__120/O
                         net (fo=1, routed)           0.000     6.146    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/I041_out
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.358 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.358    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/of_instr_ii_10
    SLICE_X37Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.437    -1.558    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Clk
    SLICE_X37Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 1.146ns (37.755%)  route 1.889ns (62.245%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.557     3.247    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y34         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     3.703 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.997     4.699    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.152     4.851 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.893     5.744    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[28]
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.326     6.070 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__139/O
                         net (fo=1, routed)           0.000     6.070    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/I0157_out
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.282 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.282    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X33Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.437    -1.558    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X33Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.103     1.419    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.144%)  route 0.176ns (57.856%))
  Logic Levels:           0  
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.128     1.303 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.176     1.478    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X33Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.819    -0.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.393%)  route 0.184ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.316 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.184     1.500    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X32Y19         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.822    -0.868    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y19         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.358%)  route 0.326ns (63.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.189     1.507    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.552 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.137     1.688    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][39]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.575%)  route 0.385ns (67.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.176    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y31         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.195     1.512    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.557 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.190     1.747    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[15]
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.819    -0.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][27]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.129%)  route 0.393ns (67.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.173    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y28         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.195     1.509    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.554 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.198     1.752    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.819    -0.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.308     1.622    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.667 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.124     1.791    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.819    -0.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.024%)  route 0.434ns (69.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.255     1.571    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X34Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.616 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.179     1.794    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.819    -0.871    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.626%)  route 0.442ns (70.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.176    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.255     1.572    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.617 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.187     1.804    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y31         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.390%)  route 0.469ns (71.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y32         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.189     1.507    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.552 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.280     1.832    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X38Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.820    -0.870    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y28         SRL16E                                       r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.580ns (28.693%)  route 1.441ns (71.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560     3.250    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.989     4.695    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.819 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.452     5.271    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.442    -1.553    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.551ns  (logic 2.064ns (45.352%)  route 2.487ns (54.647%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.906     4.604    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.199 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.199    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.316    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.597 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.452     6.049    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.367     6.416 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.451     6.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.991 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.678     7.669    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.793    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.429    -1.566    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 2.064ns (49.771%)  route 2.083ns (50.229%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.906     4.604    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.199 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.199    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.316    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.597 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.452     6.049    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X34Y23         LUT3 (Prop_lut3_I1_O)        0.367     6.416 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.451     6.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.124     6.991 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.274     7.265    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.389 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.429    -1.566    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 0.704ns (24.974%)  route 2.115ns (75.026%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.430     5.127    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.251 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.685     5.937    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.061 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     6.061    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.038%)  route 2.108ns (74.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.430     5.127    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.251 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.678     5.929    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.053 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     6.053    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 1.449ns (61.524%)  route 0.906ns (38.475%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.906     4.604    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.199 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.199    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.316    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     5.597 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.597    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X38Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.126ns  (logic 0.704ns (33.108%)  route 1.422ns (66.892%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.261     4.958    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I4_O)        0.124     5.082 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.162     5.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.368 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.368    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.431    -1.564    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.551ns  (logic 0.580ns (37.396%)  route 0.971ns (62.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.241    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     3.697 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.971     4.668    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.792 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.792    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X36Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.441%)  route 0.820ns (58.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560     3.250    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456     3.706 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.820     4.525    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124     4.649 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.649    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.443    -1.552    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.624%)  route 0.813ns (58.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.813     4.511    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X34Y29         LUT4 (Prop_lut4_I0_O)        0.124     4.635 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.635    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.433    -1.562    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.580%)  route 0.488ns (72.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.348     1.670    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.715 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.140     1.855    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.828    -0.862    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y13         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.178    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.117     1.436    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X32Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.824    -0.866    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X32Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.173    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.337 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.105     1.442    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X31Y26         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.817    -0.873    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X31Y26         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141     1.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.168     1.484    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X30Y28         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.820    -0.870    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X30Y28         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.444%)  route 0.168ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.164     1.341 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.168     1.508    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.715%)  route 0.197ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.178    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.197     1.516    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.312%)  route 0.200ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.555     1.177    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.318 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.200     1.518    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.823    -0.867    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.721%)  route 0.196ns (51.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.176    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.196     1.513    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.558 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.558    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.820    -0.870    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.620%)  route 0.250ns (57.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.554     1.176    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.250     1.567    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X34Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.612 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.820    -0.870    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.914%)  route 0.305ns (62.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.305     1.626    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.671 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.671    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.829    -0.861    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.409ns  (logic 0.124ns (3.637%)  route 3.285ns (96.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.256     2.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.030     3.409    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444     2.900    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.409ns  (logic 0.124ns (3.637%)  route 3.285ns (96.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.256     2.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.030     3.409    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444     2.900    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.309ns  (logic 0.124ns (3.748%)  route 3.185ns (96.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.363     1.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.487 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           1.822     3.309    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDI
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.246ns  (logic 0.124ns (3.820%)  route 3.122ns (96.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.363     1.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.124     1.487 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           1.759     3.246    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_TDI
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     2.895    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 0.124ns (3.888%)  route 3.065ns (96.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.254     2.254    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.378 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.811     3.189    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 0.124ns (3.888%)  route 3.065ns (96.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.254     2.254    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.378 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.811     3.189    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 0.124ns (3.888%)  route 3.065ns (96.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.254     2.254    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.378 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.811     3.189    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442     2.898    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.156ns  (logic 0.248ns (7.859%)  route 2.908ns (92.141%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.861     1.861    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     1.985 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.047     3.032    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.156 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     3.156    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 0.124ns (3.977%)  route 2.994ns (96.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.256     2.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.738     3.118    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.118ns  (logic 0.124ns (3.977%)  route 2.994ns (96.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.256     2.256    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X33Y11         LUT6 (Prop_lut6_I5_O)        0.124     2.380 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.738     3.118    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.000ns (0.000%)  route 0.273ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.273     0.273    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X35Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.543    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.000ns (0.000%)  route 0.324ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.324     0.324    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.545    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.000ns (0.000%)  route 0.389ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.389     0.389    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.544    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.000ns (0.000%)  route 0.396ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.396     0.396    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.546    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.000ns (0.000%)  route 0.396ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.396     0.396    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.546    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 1.950ns (46.327%)  route 2.259ns (53.673%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.558    -0.954    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X46Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/Q
                         net (fo=1, routed)           1.460     1.025    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[5]
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.149 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.149    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.699 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.699    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.813    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.084 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.799     2.883    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.373     3.256 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     3.256    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X35Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433     2.889    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.840%)  route 1.457ns (76.160%))
  Logic Levels:           0  
  Clock Path Skew:        3.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.562    -0.950    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X40Y12         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=693, routed)         1.457     0.963    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.456ns (33.054%)  route 0.924ns (66.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.546    -0.966    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.924     0.414    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]
    SLICE_X38Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439     2.895    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.364ns  (logic 0.456ns (33.432%)  route 0.908ns (66.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.547    -0.965    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          0.908     0.399    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X33Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438     2.894    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X33Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.459%)  route 0.829ns (61.541%))
  Logic Levels:           0  
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.544    -0.968    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.829     0.379    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433     2.889    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.979%)  route 0.811ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.549    -0.963    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.811     0.305    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X39Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431     2.887    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.456ns (39.202%)  route 0.707ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.546    -0.966    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.707     0.198    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X39Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431     2.887    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.958%)  route 0.685ns (60.042%))
  Logic Levels:           0  
  Clock Path Skew:        3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.556    -0.956    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.685     0.186    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X40Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.563%)  route 0.619ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.555    -0.957    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.619     0.180    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.555    -0.957    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.615     0.176    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436     2.892    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y17         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.433    -1.562    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.277    -0.918    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X33Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X33Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.433    -1.562    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.277    -0.918    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X33Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X33Y20         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.367ns (49.710%)  route 0.371ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.431    -1.564    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.371    -0.826    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.238    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.367ns (49.776%)  route 0.370ns (50.224%))
  Logic Levels:           0  
  Clock Path Skew:        4.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.433    -1.562    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y22         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.195 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.370    -0.825    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.238    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.367ns (49.411%)  route 0.376ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.431    -1.564    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.197 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.376    -0.821    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.238    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.367ns (49.903%)  route 0.368ns (50.097%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.440    -1.555    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.188 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.368    -0.820    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X40Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.367ns (49.676%)  route 0.372ns (50.324%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.441    -1.554    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.372    -0.815    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[19]
    SLICE_X41Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.756ns  (logic 0.367ns (48.553%)  route 0.389ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y24         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.389    -0.809    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.238    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y23         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.367ns (49.046%)  route 0.381ns (50.954%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.441    -1.554    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X45Y16         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.187 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.381    -0.806    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X41Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.249    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y15         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.367ns (47.857%)  route 0.400ns (52.143%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.435    -1.560    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.193 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.400    -0.793    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552     3.242    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.908ns  (logic 1.622ns (18.208%)  route 7.286ns (81.792%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.426    24.386    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.152    24.538 r  uBlaze_pong_im_gen_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.795    25.333    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.326    25.659 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           1.227    26.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.010 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.130    28.140    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.124    28.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.435    28.699    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    28.823 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.823    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.897ns  (logic 1.622ns (18.230%)  route 7.275ns (81.770%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.426    24.386    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.152    24.538 r  uBlaze_pong_im_gen_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.795    25.333    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.326    25.659 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           1.227    26.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.010 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.130    28.140    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.124    28.264 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.424    28.688    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.124    28.812 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.812    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.440     2.896    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.359ns  (logic 1.498ns (17.920%)  route 6.861ns (82.080%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.426    24.386    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X35Y16         LUT5 (Prop_lut5_I4_O)        0.152    24.538 f  uBlaze_pong_im_gen_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.795    25.333    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.326    25.659 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           1.227    26.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.010 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.140    28.150    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.124    28.274 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.274    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X34Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.441     2.897    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X34Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.733ns  (logic 1.020ns (17.793%)  route 4.713ns (82.207%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124    22.960 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.431    24.391    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X34Y16         LUT5 (Prop_lut5_I4_O)        0.124    24.515 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.009    25.524    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.124    25.648 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.648    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y19         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 1.129ns (20.138%)  route 4.477ns (79.862%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.154    22.990 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.664    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I5_O)        0.327    23.991 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.530    25.521    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X38Y27         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431     2.887    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X38Y27         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.129ns (20.654%)  route 4.337ns (79.346%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.249ns = ( 19.915 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.559    19.915    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X34Y13         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.524    20.439 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.420    21.860    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.124    21.984 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853    22.836    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT3 (Prop_lut3_I2_O)        0.154    22.990 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.674    23.664    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I5_O)        0.327    23.991 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.390    25.381    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X38Y26         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.430     2.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X38Y26         SRLC16E                                      r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.061ns (19.432%)  route 4.399ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.328    21.703    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.827 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.902    22.730    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.152    22.882 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.139    24.020    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.346 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.030    25.376    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444     2.900    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.460ns  (logic 1.061ns (19.432%)  route 4.399ns (80.568%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.328    21.703    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.827 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.902    22.730    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.152    22.882 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.139    24.020    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X33Y11         LUT6 (Prop_lut6_I3_O)        0.326    24.346 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.030    25.376    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444     2.900    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y7          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.087ns (20.253%)  route 4.280ns (79.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.328    21.703    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.827 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.902    22.730    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.152    22.882 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          2.049    24.931    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X32Y6          LUT5 (Prop_lut5_I3_O)        0.352    25.283 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[1]_i_1/O
                         net (fo=1, routed)           0.000    25.283    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[1]
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.341ns  (logic 1.061ns (19.865%)  route 4.280ns (80.135%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.560    19.916    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.328    21.703    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X36Y12         LUT6 (Prop_lut6_I1_O)        0.124    21.827 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.902    22.730    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.152    22.882 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          2.049    24.931    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X32Y6          LUT4 (Prop_lut4_I0_O)        0.326    25.257 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[0]_i_1/O
                         net (fo=1, routed)           0.000    25.257    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[0]
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445     2.901    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y6          FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.181    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.116     1.438    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.483 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.483    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.071ns (4.941%)  route 1.366ns (95.059%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.646    17.935    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.045    17.980 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.123    18.104    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X36Y11         FDPE                                         f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y11         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.191ns (62.411%)  route 0.115ns (37.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.115    18.110    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.045    18.155 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.155    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X36Y11         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y11         FDPE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.191ns (40.176%)  route 0.284ns (59.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns = ( 17.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.849    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.146    17.995 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.128    18.123    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.045    18.168 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.156    18.325    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.549    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.152ns (6.283%)  route 2.267ns (93.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.152     1.786 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.633     2.419    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.152ns (6.283%)  route 2.267ns (93.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.152     1.786 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.633     2.419    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.152ns (6.283%)  route 2.267ns (93.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.152     1.786 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.633     2.419    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.152ns (6.283%)  route 2.267ns (93.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.152     1.786 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.633     2.419    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441     2.897    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 0.124ns (5.213%)  route 2.255ns (94.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.758 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.620     2.379    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    19.562    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 0.124ns (5.213%)  route 2.255ns (94.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.758 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.620     2.379    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    19.562    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 0.124ns (5.213%)  route 2.255ns (94.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.758 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.620     2.379    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    19.562    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.379ns  (logic 0.124ns (5.213%)  route 2.255ns (94.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.634     1.634    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.758 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.620     2.379    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    19.562    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.369ns  (logic 0.124ns (5.234%)  route 2.245ns (94.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.636     1.636    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     1.760 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.609     2.369    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.369ns  (logic 0.124ns (5.234%)  route 2.245ns (94.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.636     1.636    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     1.760 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.609     2.369    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440     2.896    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.144%)  route 0.687ns (93.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.568     0.568    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X37Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.613 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.119     0.732    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y11         FDCE                                         f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.221    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.144%)  route 0.687ns (93.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.568     0.568    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X37Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.613 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.119     0.732    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y11         FDCE                                         f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.221    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.144%)  route 0.687ns (93.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.568     0.568    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X37Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.613 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.119     0.732    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y11         FDCE                                         f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.221    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.144%)  route 0.687ns (93.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.568     0.568    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X37Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.613 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.119     0.732    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X37Y11         FDCE                                         f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.221    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y11         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.045ns (5.290%)  route 0.806ns (94.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.631     0.631    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174     0.851    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.045ns (5.290%)  route 0.806ns (94.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.631     0.631    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174     0.851    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.045ns (5.290%)  route 0.806ns (94.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.631     0.631    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174     0.851    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.045ns (5.290%)  route 0.806ns (94.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.631     0.631    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X37Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.174     0.851    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828    18.219    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y12         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.045ns (5.142%)  route 0.830ns (94.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.630     0.630    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.675 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.200     0.875    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.045ns (5.142%)  route 0.830ns (94.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.630     0.630    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.675 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.200     0.875    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.194ns  (logic 0.518ns (43.397%)  route 0.676ns (56.603%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.552    -0.960    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.676     0.234    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X31Y28         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433     2.889    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.456ns (39.008%)  route 0.713ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.547    -0.965    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y26         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.713     0.204    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X30Y26         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.430     2.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.976%)  route 0.581ns (56.024%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.554    -0.958    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.581     0.079    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y18         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.976%)  route 0.581ns (56.024%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.554    -0.958    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.581     0.079    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y18         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.591%)  route 0.544ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.554    -0.958    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.544     0.043    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X29Y30         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.892    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.456ns (46.845%)  route 0.517ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.554    -0.958    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.517     0.016    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X30Y30         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.367ns (45.623%)  route 0.437ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.436    -1.559    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.192 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.437    -0.755    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X30Y30         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.553     3.243    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.367ns (44.528%)  route 0.457ns (55.472%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.436    -1.559    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X28Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.192 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.457    -0.735    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X29Y30         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.028%)  route 0.486ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.435    -1.560    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.486    -0.707    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y18         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.367ns (43.028%)  route 0.486ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.435    -1.560    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y18         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.486    -0.707    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y18         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554     3.244    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.367ns (37.526%)  route 0.611ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.430    -1.565    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y26         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.198 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.611    -0.587    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X30Y26         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.547     3.237    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.418ns (42.280%)  route 0.571ns (57.720%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.433    -1.562    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.418    -1.144 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.571    -0.573    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X31Y28         FDCE                                         f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.551     3.241    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 0.823ns (15.350%)  route 4.539ns (84.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.339     8.612    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436     2.892    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 0.823ns (15.367%)  route 4.533ns (84.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.333     8.606    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.430     2.886    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y26         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.208ns  (logic 0.823ns (15.803%)  route 4.385ns (84.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.186     8.458    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 0.823ns (15.837%)  route 4.374ns (84.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175     8.447    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 0.823ns (15.837%)  route 4.374ns (84.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175     8.447    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.197ns  (logic 0.823ns (15.837%)  route 4.374ns (84.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175     8.447    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434     2.890    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 0.823ns (16.246%)  route 4.243ns (83.754%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.044     8.316    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433     2.889    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y28         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 0.828ns (17.680%)  route 3.855ns (82.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.278 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656     7.934    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 0.828ns (17.680%)  route 3.855ns (82.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.278 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656     7.934    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435     2.891    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y18         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 0.823ns (17.680%)  route 3.832ns (82.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.561     3.251    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y11         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.614     5.321    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.124     5.445 f  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.853     6.297    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.421 f  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.732     7.154    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.119     7.273 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.633     7.906    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.455 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433     2.889    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y21         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.923%)  route 0.120ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.174    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.120     1.435    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.822     1.547    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y14         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.120     1.440    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y14         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.128     1.448    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y14         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.129     1.449    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.179    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X36Y14         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.129     1.449    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.553    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y12         FDCE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.372%)  route 0.163ns (53.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.175    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y30         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.316 r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.163     1.479    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.821     1.546    uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y29         FDRE                                         r  uBlaze_pong_im_gen_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.101%)  route 0.176ns (57.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.176     1.482    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.925%)  route 0.177ns (58.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.177     1.483    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.728%)  route 0.186ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.186     1.492    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.903%)  route 0.180ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  uBlaze_pong_im_gen_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.178    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.180     1.499    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  uBlaze_pong_im_gen_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827     1.552    uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y13         FDRE                                         r  uBlaze_pong_im_gen_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            green_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.003ns  (logic 5.076ns (42.292%)  route 6.927ns (57.708%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           4.297     8.271    green_0_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.732    12.003 r  green_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.003    green_0[3]
    D17                                                               r  green_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            red_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.806ns  (logic 5.065ns (42.905%)  route 6.740ns (57.095%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           4.111     8.084    red_0_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    11.806 r  red_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.806    red_0[1]
    H19                                                               r  red_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            red_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.070ns (43.446%)  route 6.599ns (56.554%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.970     7.943    red_0_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.726    11.669 r  red_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.669    red_0[0]
    G19                                                               r  red_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            red_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.548ns  (logic 5.048ns (43.717%)  route 6.500ns (56.283%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.870     7.844    red_0_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    11.548 r  red_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.548    red_0[3]
    N19                                                               r  red_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            green_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.500ns  (logic 5.051ns (43.926%)  route 6.448ns (56.074%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.819     7.792    green_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.707    11.500 r  green_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.500    green_0[1]
    H17                                                               r  green_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            green_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.363ns  (logic 5.075ns (44.664%)  route 6.288ns (55.336%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.658     7.632    green_0_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.731    11.363 r  green_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.363    green_0[2]
    G17                                                               r  green_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            green_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 5.067ns (45.147%)  route 6.156ns (54.853%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.527     7.500    green_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    11.223 r  green_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.223    green_0[0]
    J17                                                               r  green_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            red_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 5.070ns (45.812%)  route 5.997ns (54.188%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.150     3.974 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.367     7.341    red_0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.726    11.067 r  red_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.067    red_0[2]
    J19                                                               r  red_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.066ns  (logic 4.843ns (43.764%)  route 6.223ns (56.236%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124     3.948 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           3.593     7.541    blue_0_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.066 r  blue_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.066    blue_0[3]
    J18                                                               r  blue_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.903ns  (logic 4.821ns (44.219%)  route 6.082ns (55.781%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/G
    SLICE_X58Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]/Q
                         net (fo=1, routed)           0.811     1.370    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/row_data_score1[7]
    SLICE_X58Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.494 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     1.494    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_22_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     1.706 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/green[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.008     2.714    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score1
    SLICE_X58Y37         LUT5 (Prop_lut5_I1_O)        0.299     3.013 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.810     3.824    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.124     3.948 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           3.452     7.400    blue_0_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.903 r  blue_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.903    blue_0[1]
    L18                                                               r  blue_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.638ns (46.695%)  route 1.870ns (53.305%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.109 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           1.178     2.288    blue_0_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.507 r  blue_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.507    blue_0[2]
    K18                                                               r  blue_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.537ns  (logic 1.615ns (45.644%)  route 1.923ns (54.356%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.109 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           1.231     2.341    blue_0_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.537 r  blue_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.537    blue_0[0]
    N18                                                               r  blue_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.623ns (45.614%)  route 1.935ns (54.386%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.109 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           1.243     2.353    blue_0_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.557 r  blue_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.557    blue_0[1]
    L18                                                               r  blue_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            red_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.601ns  (logic 1.706ns (47.367%)  route 1.896ns (52.633%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.204     2.315    red_0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.287     3.601 r  red_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    red_0[2]
    J19                                                               r  red_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            blue_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.644ns (45.239%)  route 1.990ns (54.761%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.109 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           1.298     2.408    blue_0_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.633 r  blue_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.633    blue_0[3]
    J18                                                               r  blue_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            green_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.659ns  (logic 1.703ns (46.542%)  route 1.956ns (53.458%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.265     2.375    green_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.284     3.659 r  green_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.659    green_0[0]
    J17                                                               r  green_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            green_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.725ns  (logic 1.711ns (45.929%)  route 2.014ns (54.071%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.323     2.433    green_0_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.292     3.725 r  green_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.725    green_0[2]
    G17                                                               r  green_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            green_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.777ns  (logic 1.688ns (44.684%)  route 2.089ns (55.316%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.398     2.508    green_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.269     3.777 r  green_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.777    green_0[1]
    H17                                                               r  green_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            red_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.779ns  (logic 1.685ns (44.579%)  route 2.094ns (55.421%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.403     2.513    red_0_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.266     3.779 r  red_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.779    red_0[3]
    N19                                                               r  red_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            red_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.860ns  (logic 1.706ns (44.192%)  route 2.154ns (55.808%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/G
    SLICE_X58Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/row_data_score2[6]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     0.319    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_28_n_0
    SLICE_X58Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/green[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.239     0.620    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/rom_bit_score2
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.108     0.728 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     1.064    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_1_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I1_O)        0.046     1.110 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           1.463     2.573    red_0_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.287     3.860 r  red_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.860    red_0[0]
    G19                                                               r  red_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.704ns  (logic 6.798ns (40.700%)  route 9.905ns (59.300%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           4.297    12.095    green_0_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.732    15.827 r  green_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.827    green_0[3]
    D17                                                               r  green_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.506ns  (logic 6.787ns (41.120%)  route 9.719ns (58.880%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           4.111    11.908    red_0_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    15.630 r  red_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.630    red_0[1]
    H19                                                               r  red_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.370ns  (logic 6.792ns (41.490%)  route 9.578ns (58.510%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.970    11.767    red_0_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.726    15.493 r  red_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.493    red_0[0]
    G19                                                               r  red_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.249ns  (logic 6.770ns (41.668%)  route 9.478ns (58.332%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.870    11.668    red_0_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.704    15.372 r  red_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.372    red_0[3]
    N19                                                               r  red_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.200ns  (logic 6.773ns (41.811%)  route 9.427ns (58.189%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.819    11.616    green_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.707    15.324 r  green_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.324    green_0[1]
    H17                                                               r  green_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.063ns  (logic 6.797ns (42.315%)  route 9.266ns (57.685%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.658    11.456    green_0_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.731    15.187 r  green_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.187    green_0[2]
    G17                                                               r  green_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.924ns  (logic 6.789ns (42.634%)  route 9.135ns (57.366%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.527    11.324    green_0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    15.047 r  green_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.047    green_0[0]
    J17                                                               r  green_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.798ns  (logic 6.597ns (41.757%)  route 9.201ns (58.243%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.804 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           3.593    11.397    blue_0_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.922 r  blue_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.922    blue_0[3]
    J18                                                               r  blue_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.767ns  (logic 6.792ns (43.076%)  route 8.975ns (56.924%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT4 (Prop_lut4_I2_O)        0.118     7.798 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0/O
                         net (fo=8, routed)           3.367    11.165    red_0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.726    14.891 r  red_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.891    red_0[2]
    J19                                                               r  red_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.636ns  (logic 6.575ns (42.054%)  route 9.060ns (57.946%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.635    -0.877    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[1]/Q
                         net (fo=9, routed)           1.115     0.694    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[1]
    SLICE_X53Y34         LUT1 (Prop_lut1_I0_O)        0.124     0.818 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     0.818    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_61_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.350 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.350    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_54_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.464 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.464    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_41_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.578 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.578    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.692 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.692    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_53_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.806 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.806    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_42_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.119 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_171/O[3]
                         net (fo=5, routed)           1.464     3.583    uBlaze_pong_im_gen_i/pong_image_gen_0/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_b_l[24]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306     3.889 r  uBlaze_pong_im_gen_i/pong_image_gen_0/green[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.000     3.889    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_11[0]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.402 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/green[0]_INST_0_i_36/CO[3]
                         net (fo=1, routed)           1.529     5.931    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.055 f  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11/O
                         net (fo=1, routed)           1.031     7.086    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_11_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.210 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.469     7.680    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/green[0]_INST_0_i_2_n_0
    SLICE_X57Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.804 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/blue[0]_INST_0/O
                         net (fo=4, routed)           3.452    11.256    blue_0_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.759 r  blue_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.759    blue_0[1]
    L18                                                               r  blue_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.176ns  (logic 0.713ns (60.612%)  route 0.463ns (39.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/Q
                         net (fo=8, routed)           0.463    -0.666    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[23]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.100    -0.566 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.566    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_2_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -0.371 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.371    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[23]
    SLICE_X50Y35         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.296ns  (logic 0.757ns (58.428%)  route 0.539ns (41.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/Q
                         net (fo=8, routed)           0.539    -0.590    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[23]
    SLICE_X50Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339    -0.251 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.251    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[25]
    SLICE_X50Y36         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.359ns  (logic 0.726ns (53.415%)  route 0.633ns (46.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.450    -1.545    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X57Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]/Q
                         net (fo=9, routed)           0.633    -0.545    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[9]_0[9]
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.359    -0.186 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[11]
    SLICE_X50Y32         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.658ns (46.948%)  route 0.744ns (53.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.449    -1.546    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X51Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.179 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[10]/Q
                         net (fo=8, routed)           0.744    -0.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[10]
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.100    -0.336 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    -0.336    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]_i_3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -0.145 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.145    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[10]
    SLICE_X50Y32         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.405ns  (logic 0.709ns (50.468%)  route 0.696ns (49.532%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/Q
                         net (fo=8, routed)           0.696    -0.433    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[18]
    SLICE_X50Y34         LUT2 (Prop_lut2_I1_O)        0.100    -0.333 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.333    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_3_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.191    -0.142 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.142    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[18]
    SLICE_X50Y34         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.406ns  (logic 0.713ns (50.717%)  route 0.693ns (49.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[18]/Q
                         net (fo=8, routed)           0.693    -0.436    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[18]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.100    -0.336 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.336    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_2_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.195    -0.141 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[19]
    SLICE_X50Y34         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.411ns  (logic 0.467ns (33.096%)  route 0.944ns (66.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X55Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.180 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[17]/Q
                         net (fo=9, routed)           0.659    -0.521    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r[17]
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.100    -0.421 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[17]_i_1/O
                         net (fo=1, routed)           0.285    -0.136    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[17]_i_1_n_0
    SLICE_X45Y37         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.415ns  (logic 0.952ns (67.264%)  route 0.463ns (32.736%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/Q
                         net (fo=8, routed)           0.463    -0.666    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[23]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.100    -0.566 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.566    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_2_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.287    -0.279 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.279    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]_i_1_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.147    -0.132 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[24]
    SLICE_X50Y36         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.424ns  (logic 0.885ns (62.166%)  route 0.539ns (37.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/Q
                         net (fo=8, routed)           0.539    -0.590    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[23]
    SLICE_X50Y36         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.467    -0.123 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.123    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[26]
    SLICE_X50Y36         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.430ns  (logic 0.694ns (48.527%)  route 0.736ns (51.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.418    -1.129 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/Q
                         net (fo=8, routed)           0.736    -0.393    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l[13]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.100    -0.293 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.293    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]_i_4_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -0.117 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.117    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l__0[13]
    SLICE_X50Y33         LDCE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.311 f  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkfbout_buf_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkfbout_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkfbout_buf_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.370%)  route 2.185ns (94.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.185     2.185    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X47Y12         LUT4 (Prop_lut4_I0_O)        0.124     2.309 r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.309    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X47Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.444    -1.551    uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y12         FDRE                                         r  uBlaze_pong_im_gen_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.243ns  (logic 0.559ns (24.925%)  route 1.684ns (75.075%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[7]/G
    SLICE_X45Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[7]/Q
                         net (fo=1, routed)           1.684     2.243    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[7]
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[7]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.625ns (29.747%)  route 1.476ns (70.253%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[2]/G
    SLICE_X50Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[2]/Q
                         net (fo=1, routed)           1.476     2.101    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[2]
    SLICE_X60Y40         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X60Y40         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[2]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.096ns  (logic 0.625ns (29.819%)  route 1.471ns (70.181%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[22]/G
    SLICE_X50Y35         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[22]/Q
                         net (fo=1, routed)           1.471     2.096    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[22]
    SLICE_X58Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.514    -1.481    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[22]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.035ns  (logic 0.625ns (30.707%)  route 1.410ns (69.293%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[0]/G
    SLICE_X50Y30         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[0]/Q
                         net (fo=1, routed)           1.410     2.035    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[0]
    SLICE_X60Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X60Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[0]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.978ns  (logic 0.559ns (28.254%)  route 1.419ns (71.746%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[12]/G
    SLICE_X44Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[12]/Q
                         net (fo=1, routed)           1.419     1.978    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[12]
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[12]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 0.559ns (28.356%)  route 1.412ns (71.644%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[11]/G
    SLICE_X44Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[11]/Q
                         net (fo=1, routed)           1.412     1.971    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[11]
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X60Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[11]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 0.559ns (28.527%)  route 1.401ns (71.473%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[9]/G
    SLICE_X45Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[9]/Q
                         net (fo=1, routed)           1.401     1.960    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[9]
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.448    -1.547    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X54Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[9]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.921ns  (logic 0.625ns (32.538%)  route 1.296ns (67.462%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]/G
    SLICE_X50Y33         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[15]/Q
                         net (fo=1, routed)           1.296     1.921    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[15]
    SLICE_X58Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.515    -1.480    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X58Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[15]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.559ns (29.528%)  route 1.334ns (70.472%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[0]/G
    SLICE_X44Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[0]/Q
                         net (fo=1, routed)           1.334     1.893    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[0]
    SLICE_X61Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        1.516    -1.479    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X61Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.134%)  route 0.170ns (48.866%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[25]/G
    SLICE_X50Y36         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[25]/Q
                         net (fo=1, routed)           0.170     0.348    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[25]
    SLICE_X51Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.835    -0.855    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X51Y39         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[25]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.178ns (45.317%)  route 0.215ns (54.683%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[12]/G
    SLICE_X50Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[12]/Q
                         net (fo=1, routed)           0.215     0.393    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[12]
    SLICE_X56Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.857    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[12]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.178ns (45.265%)  route 0.215ns (54.735%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[13]/G
    SLICE_X50Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[13]/Q
                         net (fo=1, routed)           0.215     0.393    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[13]
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.833    -0.857    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X52Y37         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[13]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.178ns (43.814%)  route 0.228ns (56.186%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[30]/G
    SLICE_X50Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[30]/Q
                         net (fo=1, routed)           0.228     0.406    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[30]
    SLICE_X57Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.835    -0.855    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X57Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[30]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.178ns (43.364%)  route 0.232ns (56.636%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]/G
    SLICE_X50Y36         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[27]/Q
                         net (fo=1, routed)           0.232     0.410    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[27]
    SLICE_X57Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.835    -0.855    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X57Y38         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[27]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.158ns (38.178%)  route 0.256ns (61.822%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[29]/G
    SLICE_X49Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[29]/Q
                         net (fo=1, routed)           0.256     0.414    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[29]
    SLICE_X57Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.836    -0.854    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X57Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[29]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.158ns (38.178%)  route 0.256ns (61.822%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[30]/G
    SLICE_X49Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r_reg[30]/Q
                         net (fo=1, routed)           0.256     0.414    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_r[30]
    SLICE_X57Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.836    -0.854    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X57Y40         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_r_reg[30]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.178ns (42.991%)  route 0.236ns (57.009%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[20]/G
    SLICE_X50Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[20]/Q
                         net (fo=1, routed)           0.236     0.414    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[20]
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.832    -0.858    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[20]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.178ns (42.726%)  route 0.239ns (57.274%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]/G
    SLICE_X50Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[23]/Q
                         net (fo=1, routed)           0.239     0.417    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[23]
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.832    -0.858    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDRE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[23]/C

Slack:                    inf
  Source:                 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.178ns (41.180%)  route 0.254ns (58.820%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         LDCE                         0.000     0.000 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[8]/G
    SLICE_X50Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[8]/Q
                         net (fo=1, routed)           0.254     0.432    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l[8]
    SLICE_X56Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_in1_uBlaze_pong_im_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    uBlaze_pong_im_gen_i/clk_wiz_0/inst/clk_out1_uBlaze_pong_im_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  uBlaze_pong_im_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1917, routed)        0.832    -0.858    uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/s00_axi_aclk
    SLICE_X56Y36         FDSE                                         r  uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_reg_l_reg[8]/C





