/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [30:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_2z & _00_);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_6z = ~(in_data[171] & in_data[131]);
  assign celloutsig_1_19z = ~(in_data[128] | celloutsig_1_6z);
  assign celloutsig_0_8z = ~(celloutsig_0_2z | in_data[1]);
  assign celloutsig_1_0z = ~(in_data[157] | in_data[141]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[7] | in_data[86]) & celloutsig_0_1z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_13z | celloutsig_0_12z) & celloutsig_0_13z);
  reg [10:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 11'h000;
    else _10_ <= { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_5z };
  assign out_data[138:128] = _10_;
  reg [30:0] _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 31'h00000000;
    else _11_ <= { in_data[61:37], celloutsig_0_0z };
  assign { _01_[30:13], _00_, _01_[11:0] } = _11_;
  assign celloutsig_0_12z = celloutsig_0_10z[10:3] >= { celloutsig_0_10z[8:2], celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[27:19] >= { celloutsig_0_4z[12:6], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[25:19] >= { in_data[35], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[191], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[122:121], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z } >= { celloutsig_1_5z[2:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_5z[3], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_7z = ! { in_data[173:170], celloutsig_1_3z };
  assign celloutsig_1_13z = ! { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_4z = - in_data[56:42];
  assign celloutsig_0_1z = - in_data[31:26];
  assign celloutsig_0_17z = - { celloutsig_0_7z[5:3], celloutsig_0_16z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[156:143] };
  assign celloutsig_1_9z = & in_data[190:183];
  assign celloutsig_0_0z = in_data[41:36] - in_data[87:82];
  assign celloutsig_0_7z = { _01_[17:13], _00_ } - in_data[26:21];
  assign celloutsig_0_10z = { celloutsig_0_4z[13], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z } - celloutsig_0_4z[12:2];
  assign celloutsig_1_4z = { in_data[118:110], celloutsig_1_0z } - in_data[175:166];
  assign celloutsig_1_5z = { celloutsig_1_4z[5], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } - { celloutsig_1_4z[9], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign _01_[12] = _00_;
  assign { out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
