INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Xilinx_2022/Vivado/2022.1/proyek/RGBindicator/RGBindicator.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
