<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac6318e76f0b8765a2518a68e4ba9fc1d">__intel_cpuid_init2</a> (0x00000007, 0x0, _0)</td></tr>
<tr class="separator:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a21830c45e8f69dd753b60565caea2ef1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a271acce5513c58c6e770fe63508951de"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7bdb73e8754b1fcc38f1f090eab89969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a7bdb73e8754b1fcc38f1f090eab89969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271acce5513c58c6e770fe63508951de"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a271acce5513c58c6e770fe63508951de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbd6f91696dcbd94bfb1f8dd5cbe6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a9bbd6f91696dcbd94bfb1f8dd5cbe6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21830c45e8f69dd753b60565caea2ef1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a21830c45e8f69dd753b60565caea2ef1">EAX</a></td></tr>
<tr class="separator:a21830c45e8f69dd753b60565caea2ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4fe45482c5f60de15249f3251bc18e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4566c0b281f824f8e3736a45b7c05d59"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a41e720e1407d7e6476d1779d07237ea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a41e720e1407d7e6476d1779d07237ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a41e720e1407d7e6476d1779d07237ea3">More...</a><br /></td></tr>
<tr class="separator:a41e720e1407d7e6476d1779d07237ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759031904133e34757b32149023dcfd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a759031904133e34757b32149023dcfd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a759031904133e34757b32149023dcfd7">More...</a><br /></td></tr>
<tr class="separator:a759031904133e34757b32149023dcfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e79b7ffe0923e070c39502f602f41b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a8e79b7ffe0923e070c39502f602f41b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a8e79b7ffe0923e070c39502f602f41b8">More...</a><br /></td></tr>
<tr class="separator:a8e79b7ffe0923e070c39502f602f41b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e7c9a6d239943d91b2c8d30025e4ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a94e7c9a6d239943d91b2c8d30025e4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a94e7c9a6d239943d91b2c8d30025e4ce">More...</a><br /></td></tr>
<tr class="separator:a94e7c9a6d239943d91b2c8d30025e4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdb9b40a86f0bdb84c8c8b1a8d4c211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a7cdb9b40a86f0bdb84c8c8b1a8d4c211"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a7cdb9b40a86f0bdb84c8c8b1a8d4c211">More...</a><br /></td></tr>
<tr class="separator:a7cdb9b40a86f0bdb84c8c8b1a8d4c211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645cfc6377cb0df7b911392b90b89eea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a645cfc6377cb0df7b911392b90b89eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a645cfc6377cb0df7b911392b90b89eea">More...</a><br /></td></tr>
<tr class="separator:a645cfc6377cb0df7b911392b90b89eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dcf3eaf416c5e7f62a9653e5c8d0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ac4dcf3eaf416c5e7f62a9653e5c8d0f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#ac4dcf3eaf416c5e7f62a9653e5c8d0f2">More...</a><br /></td></tr>
<tr class="separator:ac4dcf3eaf416c5e7f62a9653e5c8d0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957463651087a589110653f7085b91ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a957463651087a589110653f7085b91ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Execution Protection.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a957463651087a589110653f7085b91ef">More...</a><br /></td></tr>
<tr class="separator:a957463651087a589110653f7085b91ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5b64b52aeb3640a6edd8619de47341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:abb5b64b52aeb3640a6edd8619de47341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#abb5b64b52aeb3640a6edd8619de47341">More...</a><br /></td></tr>
<tr class="separator:abb5b64b52aeb3640a6edd8619de47341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acf095d2d74367b437cdfa0ee9e8a90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a9acf095d2d74367b437cdfa0ee9e8a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a9acf095d2d74367b437cdfa0ee9e8a90">More...</a><br /></td></tr>
<tr class="separator:a9acf095d2d74367b437cdfa0ee9e8a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfedd67a130cb6c9f6a55c42de01560f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:acfedd67a130cb6c9f6a55c42de01560f"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#acfedd67a130cb6c9f6a55c42de01560f">More...</a><br /></td></tr>
<tr class="separator:acfedd67a130cb6c9f6a55c42de01560f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807c0363b3842d373ae35f9903a22c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a807c0363b3842d373ae35f9903a22c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a807c0363b3842d373ae35f9903a22c37">More...</a><br /></td></tr>
<tr class="separator:a807c0363b3842d373ae35f9903a22c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5582258b891cb5e9edc23be1533d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a4bf5582258b891cb5e9edc23be1533d2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a4bf5582258b891cb5e9edc23be1533d2">More...</a><br /></td></tr>
<tr class="separator:a4bf5582258b891cb5e9edc23be1533d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e70a7503e2773ac00716c6bfd84161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a11e70a7503e2773ac00716c6bfd84161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a11e70a7503e2773ac00716c6bfd84161">More...</a><br /></td></tr>
<tr class="separator:a11e70a7503e2773ac00716c6bfd84161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe547610ee725b9b62a80d60cec9946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:aefe547610ee725b9b62a80d60cec9946"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#aefe547610ee725b9b62a80d60cec9946">More...</a><br /></td></tr>
<tr class="separator:aefe547610ee725b9b62a80d60cec9946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75cfffe15beb31702f42c2ecc43973f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:af75cfffe15beb31702f42c2ecc43973f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#af75cfffe15beb31702f42c2ecc43973f">More...</a><br /></td></tr>
<tr class="separator:af75cfffe15beb31702f42c2ecc43973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70776a63993ed6762ca7c1ee822fbd8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a70776a63993ed6762ca7c1ee822fbd8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a70776a63993ed6762ca7c1ee822fbd8d">More...</a><br /></td></tr>
<tr class="separator:a70776a63993ed6762ca7c1ee822fbd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab296b7099b3f2959fe6f5a61561f206d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ab296b7099b3f2959fe6f5a61561f206d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#ab296b7099b3f2959fe6f5a61561f206d">More...</a><br /></td></tr>
<tr class="separator:ab296b7099b3f2959fe6f5a61561f206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae564e541f2c5e3a1e5654057ea629e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a1ae564e541f2c5e3a1e5654057ea629e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a1ae564e541f2c5e3a1e5654057ea629e">More...</a><br /></td></tr>
<tr class="separator:a1ae564e541f2c5e3a1e5654057ea629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafcd86a56a41f7ffa4bc0d842e82ade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:adafcd86a56a41f7ffa4bc0d842e82ade"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#adafcd86a56a41f7ffa4bc0d842e82ade">More...</a><br /></td></tr>
<tr class="separator:adafcd86a56a41f7ffa4bc0d842e82ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f3940b3bcfce896b999b0af3ac93b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a47f3940b3bcfce896b999b0af3ac93b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Access Prevention.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a47f3940b3bcfce896b999b0af3ac93b6">More...</a><br /></td></tr>
<tr class="separator:a47f3940b3bcfce896b999b0af3ac93b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e2c57dfc8b2d725a375593da53dfe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a73e2c57dfc8b2d725a375593da53dfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a73e2c57dfc8b2d725a375593da53dfe0">More...</a><br /></td></tr>
<tr class="separator:a73e2c57dfc8b2d725a375593da53dfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6689f826cee921da46900f7994b805cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a6689f826cee921da46900f7994b805cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a6689f826cee921da46900f7994b805cc">More...</a><br /></td></tr>
<tr class="separator:a6689f826cee921da46900f7994b805cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26b171cf042aa65cffdef91bf9c4acc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ac26b171cf042aa65cffdef91bf9c4acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#ac26b171cf042aa65cffdef91bf9c4acc">More...</a><br /></td></tr>
<tr class="separator:ac26b171cf042aa65cffdef91bf9c4acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb65974ca5ee827a129a610cb3e47a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:adb65974ca5ee827a129a610cb3e47a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#adb65974ca5ee827a129a610cb3e47a42">More...</a><br /></td></tr>
<tr class="separator:adb65974ca5ee827a129a610cb3e47a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c73622f1749c25d2307bf4aac20d46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a52c73622f1749c25d2307bf4aac20d46"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a52c73622f1749c25d2307bf4aac20d46">More...</a><br /></td></tr>
<tr class="separator:a52c73622f1749c25d2307bf4aac20d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0d45ccb6cd27490afcf86ae8209003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:abb0d45ccb6cd27490afcf86ae8209003"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#abb0d45ccb6cd27490afcf86ae8209003">More...</a><br /></td></tr>
<tr class="separator:abb0d45ccb6cd27490afcf86ae8209003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60708543fb973e7992181e8f25ecd7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ad60708543fb973e7992181e8f25ecd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#ad60708543fb973e7992181e8f25ecd7f">More...</a><br /></td></tr>
<tr class="separator:ad60708543fb973e7992181e8f25ecd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7867c741f1b4413f007b1cdb1ce5521a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a7867c741f1b4413f007b1cdb1ce5521a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a7867c741f1b4413f007b1cdb1ce5521a">More...</a><br /></td></tr>
<tr class="separator:a7867c741f1b4413f007b1cdb1ce5521a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd06de6dc8ce139988047c3713c99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a2dd06de6dc8ce139988047c3713c99a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a2dd06de6dc8ce139988047c3713c99a2">More...</a><br /></td></tr>
<tr class="separator:a2dd06de6dc8ce139988047c3713c99a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e8d412d02f12a4ac2c8601f6815675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a73e8d412d02f12a4ac2c8601f6815675"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#a73e8d412d02f12a4ac2c8601f6815675">More...</a><br /></td></tr>
<tr class="separator:a73e8d412d02f12a4ac2c8601f6815675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c4a8f976b6724c19782fc30f2b26e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:ab4c4a8f976b6724c19782fc30f2b26e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d190_1_1_0d213.html#ab4c4a8f976b6724c19782fc30f2b26e7">More...</a><br /></td></tr>
<tr class="separator:ab4c4a8f976b6724c19782fc30f2b26e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4566c0b281f824f8e3736a45b7c05d59"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4566c0b281f824f8e3736a45b7c05d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d2e66d769289072044e7c9841ea9b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a76d2e66d769289072044e7c9841ea9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4fe45482c5f60de15249f3251bc18e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#acc4fe45482c5f60de15249f3251bc18e">EBX</a></td></tr>
<tr class="separator:acc4fe45482c5f60de15249f3251bc18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8d6b655300fc53bf3fedba13893d23"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:add60d2b74494417225dbf1d2aef84f83"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9256f24d8924116e322f2e40795e85f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a9256f24d8924116e322f2e40795e85f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a9256f24d8924116e322f2e40795e85f0">More...</a><br /></td></tr>
<tr class="separator:a9256f24d8924116e322f2e40795e85f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866baace8917ef500c2545d006a95b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a866baace8917ef500c2545d006a95b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a866baace8917ef500c2545d006a95b36">More...</a><br /></td></tr>
<tr class="separator:a866baace8917ef500c2545d006a95b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d9217c8829ec57189cecaa01a3078c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a06d9217c8829ec57189cecaa01a3078c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Instruction Prevention.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a06d9217c8829ec57189cecaa01a3078c">More...</a><br /></td></tr>
<tr class="separator:a06d9217c8829ec57189cecaa01a3078c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4512894bc40e90089495e4a8da4aa08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ae4512894bc40e90089495e4a8da4aa08"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ae4512894bc40e90089495e4a8da4aa08">More...</a><br /></td></tr>
<tr class="separator:ae4512894bc40e90089495e4a8da4aa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca770341ae4382f0f7fddd271f73aa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a2ca770341ae4382f0f7fddd271f73aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a2ca770341ae4382f0f7fddd271f73aa5">More...</a><br /></td></tr>
<tr class="separator:a2ca770341ae4382f0f7fddd271f73aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaf13bed02266449019e5559fa1284d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:adeaf13bed02266449019e5559fa1284d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#adeaf13bed02266449019e5559fa1284d">More...</a><br /></td></tr>
<tr class="separator:adeaf13bed02266449019e5559fa1284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429d12193e93a6059bb87560f4b6531b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a429d12193e93a6059bb87560f4b6531b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a429d12193e93a6059bb87560f4b6531b">More...</a><br /></td></tr>
<tr class="separator:a429d12193e93a6059bb87560f4b6531b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76d756842b372f0972301a277a201b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ab76d756842b372f0972301a277a201b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ab76d756842b372f0972301a277a201b5">More...</a><br /></td></tr>
<tr class="separator:ab76d756842b372f0972301a277a201b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ed2f23142bb14989be5ab69e37376d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a98ed2f23142bb14989be5ab69e37376d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a98ed2f23142bb14989be5ab69e37376d">More...</a><br /></td></tr>
<tr class="separator:a98ed2f23142bb14989be5ab69e37376d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202cb760418f5abb11afdb24c23b0645"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a202cb760418f5abb11afdb24c23b0645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a202cb760418f5abb11afdb24c23b0645">More...</a><br /></td></tr>
<tr class="separator:a202cb760418f5abb11afdb24c23b0645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39226bd6725143b2fab8b87232932cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:ad39226bd6725143b2fab8b87232932cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ad39226bd6725143b2fab8b87232932cf">More...</a><br /></td></tr>
<tr class="separator:ad39226bd6725143b2fab8b87232932cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c44a435bf45478dba5e11f4449a80ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a3c44a435bf45478dba5e11f4449a80ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a3c44a435bf45478dba5e11f4449a80ac">More...</a><br /></td></tr>
<tr class="separator:a3c44a435bf45478dba5e11f4449a80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5dedf9ff7adbbde2fdefdd0a9ef1f45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ab5dedf9ff7adbbde2fdefdd0a9ef1f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ab5dedf9ff7adbbde2fdefdd0a9ef1f45">More...</a><br /></td></tr>
<tr class="separator:ab5dedf9ff7adbbde2fdefdd0a9ef1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3b0ecee4512740bdfd3f0ea9141fec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a7d3b0ecee4512740bdfd3f0ea9141fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a7d3b0ecee4512740bdfd3f0ea9141fec">More...</a><br /></td></tr>
<tr class="separator:a7d3b0ecee4512740bdfd3f0ea9141fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae357f926faba832281c08416517812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:aeae357f926faba832281c08416517812"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#aeae357f926faba832281c08416517812">More...</a><br /></td></tr>
<tr class="separator:aeae357f926faba832281c08416517812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49038dc6bc274eebb7d2cc20f3f33df8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a49038dc6bc274eebb7d2cc20f3f33df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a49038dc6bc274eebb7d2cc20f3f33df8">More...</a><br /></td></tr>
<tr class="separator:a49038dc6bc274eebb7d2cc20f3f33df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63a153da72b09461878248ccd263f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ab63a153da72b09461878248ccd263f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ab63a153da72b09461878248ccd263f9a">More...</a><br /></td></tr>
<tr class="separator:ab63a153da72b09461878248ccd263f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8428523aa12f65f0de82bf7906020c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a9d8428523aa12f65f0de82bf7906020c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a9d8428523aa12f65f0de82bf7906020c">More...</a><br /></td></tr>
<tr class="separator:a9d8428523aa12f65f0de82bf7906020c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f18c386a69cff403d96a89504398ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ac8f18c386a69cff403d96a89504398ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ac8f18c386a69cff403d96a89504398ce">More...</a><br /></td></tr>
<tr class="separator:ac8f18c386a69cff403d96a89504398ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8101364d85f95544aa20fd486d59e4bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a8101364d85f95544aa20fd486d59e4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a8101364d85f95544aa20fd486d59e4bc">More...</a><br /></td></tr>
<tr class="separator:a8101364d85f95544aa20fd486d59e4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2144a2f9de59c50ac2baa0896d3886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a9c2144a2f9de59c50ac2baa0896d3886"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a9c2144a2f9de59c50ac2baa0896d3886">More...</a><br /></td></tr>
<tr class="separator:a9c2144a2f9de59c50ac2baa0896d3886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c07d969a2bf844bed3b149b10897aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:af1c07d969a2bf844bed3b149b10897aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#af1c07d969a2bf844bed3b149b10897aa">More...</a><br /></td></tr>
<tr class="separator:af1c07d969a2bf844bed3b149b10897aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e7bb083eeab438b140fef838abdea4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:af3e7bb083eeab438b140fef838abdea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#af3e7bb083eeab438b140fef838abdea4">More...</a><br /></td></tr>
<tr class="separator:af3e7bb083eeab438b140fef838abdea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c885d8dad6dda8dc9a7f09edb3f1d90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a6c885d8dad6dda8dc9a7f09edb3f1d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a6c885d8dad6dda8dc9a7f09edb3f1d90">More...</a><br /></td></tr>
<tr class="separator:a6c885d8dad6dda8dc9a7f09edb3f1d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18389297237af8541b261c23dd47d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ab18389297237af8541b261c23dd47d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ab18389297237af8541b261c23dd47d14">More...</a><br /></td></tr>
<tr class="separator:ab18389297237af8541b261c23dd47d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b35f95b5e4440ea5ef685da3aa4427"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a09b35f95b5e4440ea5ef685da3aa4427"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#a09b35f95b5e4440ea5ef685da3aa4427">More...</a><br /></td></tr>
<tr class="separator:a09b35f95b5e4440ea5ef685da3aa4427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada50c10cb0e78417f9f37e3cb120fa2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ada50c10cb0e78417f9f37e3cb120fa2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d3/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d195_1_1_0d236.html#ada50c10cb0e78417f9f37e3cb120fa2e">More...</a><br /></td></tr>
<tr class="separator:ada50c10cb0e78417f9f37e3cb120fa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add60d2b74494417225dbf1d2aef84f83"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add60d2b74494417225dbf1d2aef84f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a5ec041c67cfb05b767338f691293e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a80a5ec041c67cfb05b767338f691293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8d6b655300fc53bf3fedba13893d23"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aad8d6b655300fc53bf3fedba13893d23">ECX</a></td></tr>
<tr class="separator:aad8d6b655300fc53bf3fedba13893d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90899cd77b8c46e4c42499fbc9db44cc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1f6e5f9829d0d31b3a911baa158963e1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8fec5da7edf6f000f52a9d759dbb2fe5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a8fec5da7edf6f000f52a9d759dbb2fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a8fec5da7edf6f000f52a9d759dbb2fe5">More...</a><br /></td></tr>
<tr class="separator:a8fec5da7edf6f000f52a9d759dbb2fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6e40fe41e537836d6d290278ac2f91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a0c6e40fe41e537836d6d290278ac2f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a0c6e40fe41e537836d6d290278ac2f91">More...</a><br /></td></tr>
<tr class="separator:a0c6e40fe41e537836d6d290278ac2f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4b8b251c40c9aede9a1e9ceb7ab8a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:abf4b8b251c40c9aede9a1e9ceb7ab8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#abf4b8b251c40c9aede9a1e9ceb7ab8a4">More...</a><br /></td></tr>
<tr class="separator:abf4b8b251c40c9aede9a1e9ceb7ab8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dadf33a08bd318e6983cf31c69e72c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a86dadf33a08bd318e6983cf31c69e72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a86dadf33a08bd318e6983cf31c69e72c">More...</a><br /></td></tr>
<tr class="separator:a86dadf33a08bd318e6983cf31c69e72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0307b993fb5dc95635da4efb24f8827f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a0307b993fb5dc95635da4efb24f8827f"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a0307b993fb5dc95635da4efb24f8827f">More...</a><br /></td></tr>
<tr class="separator:a0307b993fb5dc95635da4efb24f8827f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1016b2b14345b9f2f4d8f9c92f6dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a0b1016b2b14345b9f2f4d8f9c92f6dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a0b1016b2b14345b9f2f4d8f9c92f6dcf">More...</a><br /></td></tr>
<tr class="separator:a0b1016b2b14345b9f2f4d8f9c92f6dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d2267f85530f82206891acc5f2ced4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a82d2267f85530f82206891acc5f2ced4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a82d2267f85530f82206891acc5f2ced4">More...</a><br /></td></tr>
<tr class="separator:a82d2267f85530f82206891acc5f2ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae939001a36aa4f4be4653a5a947aa6ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ae939001a36aa4f4be4653a5a947aa6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#ae939001a36aa4f4be4653a5a947aa6ff">More...</a><br /></td></tr>
<tr class="separator:ae939001a36aa4f4be4653a5a947aa6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5cd95f820eaeaeff6ac0b717e99865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a6c5cd95f820eaeaeff6ac0b717e99865"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a6c5cd95f820eaeaeff6ac0b717e99865">More...</a><br /></td></tr>
<tr class="separator:a6c5cd95f820eaeaeff6ac0b717e99865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1344a3f44703618da61eb202b7e623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a5b1344a3f44703618da61eb202b7e623"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a5b1344a3f44703618da61eb202b7e623">More...</a><br /></td></tr>
<tr class="separator:a5b1344a3f44703618da61eb202b7e623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e27f57d48a11aa107b2e9f65f15835f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a7e27f57d48a11aa107b2e9f65f15835f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a7e27f57d48a11aa107b2e9f65f15835f">More...</a><br /></td></tr>
<tr class="separator:a7e27f57d48a11aa107b2e9f65f15835f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6c4e1c00f8bf39503fd5dd3118801b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a9d6c4e1c00f8bf39503fd5dd3118801b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a9d6c4e1c00f8bf39503fd5dd3118801b">More...</a><br /></td></tr>
<tr class="separator:a9d6c4e1c00f8bf39503fd5dd3118801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb52c8648a6b553e3d23f3fcaaa9b868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:abb52c8648a6b553e3d23f3fcaaa9b868"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#abb52c8648a6b553e3d23f3fcaaa9b868">More...</a><br /></td></tr>
<tr class="separator:abb52c8648a6b553e3d23f3fcaaa9b868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fb0cd713be7576f09fe08abb7a7544"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a98fb0cd713be7576f09fe08abb7a7544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a98fb0cd713be7576f09fe08abb7a7544">More...</a><br /></td></tr>
<tr class="separator:a98fb0cd713be7576f09fe08abb7a7544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3394229d03eb2a615cfc5b3bd47b441d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a3394229d03eb2a615cfc5b3bd47b441d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a3394229d03eb2a615cfc5b3bd47b441d">More...</a><br /></td></tr>
<tr class="separator:a3394229d03eb2a615cfc5b3bd47b441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd498898d882435a2e71894e06a64c56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:abd498898d882435a2e71894e06a64c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#abd498898d882435a2e71894e06a64c56">More...</a><br /></td></tr>
<tr class="separator:abd498898d882435a2e71894e06a64c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf214be1621b86fc23df48fad51ba53f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:adf214be1621b86fc23df48fad51ba53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#adf214be1621b86fc23df48fad51ba53f">More...</a><br /></td></tr>
<tr class="separator:adf214be1621b86fc23df48fad51ba53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49268c7d9f908f6a55ee8a5681cadaaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a49268c7d9f908f6a55ee8a5681cadaaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a49268c7d9f908f6a55ee8a5681cadaaa">More...</a><br /></td></tr>
<tr class="separator:a49268c7d9f908f6a55ee8a5681cadaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ba126551f82a9e50e6c6681de7e4e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a09ba126551f82a9e50e6c6681de7e4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a09ba126551f82a9e50e6c6681de7e4e5">More...</a><br /></td></tr>
<tr class="separator:a09ba126551f82a9e50e6c6681de7e4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f20feec7e5c1ba4249ad1c3304d757a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a5f20feec7e5c1ba4249ad1c3304d757a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a5f20feec7e5c1ba4249ad1c3304d757a">More...</a><br /></td></tr>
<tr class="separator:a5f20feec7e5c1ba4249ad1c3304d757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9720abe0bc876c5a19c4f408fc9ca5b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a9720abe0bc876c5a19c4f408fc9ca5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a9720abe0bc876c5a19c4f408fc9ca5b5">More...</a><br /></td></tr>
<tr class="separator:a9720abe0bc876c5a19c4f408fc9ca5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b238c07bc161b12ed8b650fd6929a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a8b238c07bc161b12ed8b650fd6929a1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a8b238c07bc161b12ed8b650fd6929a1d">More...</a><br /></td></tr>
<tr class="separator:a8b238c07bc161b12ed8b650fd6929a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabd425a266f8bbea2b3970904feb69e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:afabd425a266f8bbea2b3970904feb69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#afabd425a266f8bbea2b3970904feb69e">More...</a><br /></td></tr>
<tr class="separator:afabd425a266f8bbea2b3970904feb69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240589d066527c6bc95541f75a024338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a240589d066527c6bc95541f75a024338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a240589d066527c6bc95541f75a024338">More...</a><br /></td></tr>
<tr class="separator:a240589d066527c6bc95541f75a024338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf81f474cd4689556bf72051d5e9b6e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:abf81f474cd4689556bf72051d5e9b6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#abf81f474cd4689556bf72051d5e9b6e8">More...</a><br /></td></tr>
<tr class="separator:abf81f474cd4689556bf72051d5e9b6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd33b606d118122c404272aaeaede05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:acd33b606d118122c404272aaeaede05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#acd33b606d118122c404272aaeaede05f">More...</a><br /></td></tr>
<tr class="separator:acd33b606d118122c404272aaeaede05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e524f95d33539a0fb77ab6ad206e7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a75e524f95d33539a0fb77ab6ad206e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a75e524f95d33539a0fb77ab6ad206e7c">More...</a><br /></td></tr>
<tr class="separator:a75e524f95d33539a0fb77ab6ad206e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0e0d57732060bc9e9c79dd2d6080dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a4b0e0d57732060bc9e9c79dd2d6080dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a4b0e0d57732060bc9e9c79dd2d6080dd">More...</a><br /></td></tr>
<tr class="separator:a4b0e0d57732060bc9e9c79dd2d6080dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5acb656f3bf540cb2790253fd28ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a9d5acb656f3bf540cb2790253fd28ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a9d5acb656f3bf540cb2790253fd28ec6">More...</a><br /></td></tr>
<tr class="separator:a9d5acb656f3bf540cb2790253fd28ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76154bfbd38ed292aa69d43080245885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a76154bfbd38ed292aa69d43080245885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d6/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d269.html#a76154bfbd38ed292aa69d43080245885">More...</a><br /></td></tr>
<tr class="separator:a76154bfbd38ed292aa69d43080245885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6e5f9829d0d31b3a911baa158963e1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1f6e5f9829d0d31b3a911baa158963e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90899cd77b8c46e4c42499fbc9db44cc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a90899cd77b8c46e4c42499fbc9db44cc">EDX</a></td></tr>
<tr class="separator:a90899cd77b8c46e4c42499fbc9db44cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00483">483</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ac6318e76f0b8765a2518a68e4ba9fc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6318e76f0b8765a2518a68e4ba9fc1d">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_0::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_0&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a21830c45e8f69dd753b60565caea2ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21830c45e8f69dd753b60565caea2ef1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc4fe45482c5f60de15249f3251bc18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4fe45482c5f60de15249f3251bc18e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="aad8d6b655300fc53bf3fedba13893d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8d6b655300fc53bf3fedba13893d23">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a90899cd77b8c46e4c42499fbc9db44cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90899cd77b8c46e4c42499fbc9db44cc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
