\hypertarget{structNVIC__Type}{\section{N\-V\-I\-C\-\_\-\-Type Struct Reference}
\label{structNVIC__Type}\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}}
}


Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}{I\-S\-E\-R} \mbox{[}8\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a2de17698945ea49abd58a2d45bdc9c80}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}24\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}{I\-C\-E\-R} \mbox{[}8\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a6d1daf7ab6f2ba83f57ff67ae6f571fe}{R\-S\-E\-R\-V\-E\-D1} \mbox{[}24\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}{I\-S\-P\-R} \mbox{[}8\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a0953af43af8ec7fd5869a1d826ce5b72}{R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}24\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}{I\-C\-P\-R} \mbox{[}8\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a9dd330835dbf21471e7b5be8692d77ab}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}24\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}{I\-A\-B\-R} \mbox{[}8\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a5c0e5d507ac3c1bd5cdaaf9bbd177790}{R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}56\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint8\-\_\-t \hyperlink{structNVIC__Type_a6524789fedb94623822c3e0a47f3d06c}{I\-P} \mbox{[}240\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structNVIC__Type_a4f753b4f824270175af045ac99bc12e8}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}644\mbox{]}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{S\-T\-I\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C). 

\subsection{Field Documentation}
\hypertarget{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-A\-B\-R@{I\-A\-B\-R}}
\index{I\-A\-B\-R@{I\-A\-B\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-A\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-A\-B\-R\mbox{[}8\mbox{]}}}\label{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}
Offset\-: 0x200 (R/\-W) Interrupt Active bit Register \hypertarget{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-E\-R@{I\-C\-E\-R}}
\index{I\-C\-E\-R@{I\-C\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-E\-R\mbox{[}8\mbox{]}}}\label{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}
Offset\-: 0x080 (R/\-W) Interrupt Clear Enable Register \hypertarget{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-P\-R@{I\-C\-P\-R}}
\index{I\-C\-P\-R@{I\-C\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-P\-R\mbox{[}8\mbox{]}}}\label{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}
Offset\-: 0x180 (R/\-W) Interrupt Clear Pending Register \hypertarget{structNVIC__Type_a6524789fedb94623822c3e0a47f3d06c}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint8\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-P\mbox{[}240\mbox{]}}}\label{structNVIC__Type_a6524789fedb94623822c3e0a47f3d06c}
Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-E\-R@{I\-S\-E\-R}}
\index{I\-S\-E\-R@{I\-S\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-E\-R\mbox{[}8\mbox{]}}}\label{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}
Offset\-: 0x000 (R/\-W) Interrupt Set Enable Register \hypertarget{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-P\-R@{I\-S\-P\-R}}
\index{I\-S\-P\-R@{I\-S\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-P\-R\mbox{[}8\mbox{]}}}\label{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}
Offset\-: 0x100 (R/\-W) Interrupt Set Pending Register \hypertarget{structNVIC__Type_a2de17698945ea49abd58a2d45bdc9c80}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}24\mbox{]}}}\label{structNVIC__Type_a2de17698945ea49abd58a2d45bdc9c80}
\hypertarget{structNVIC__Type_a0953af43af8ec7fd5869a1d826ce5b72}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D2\mbox{[}24\mbox{]}}}\label{structNVIC__Type_a0953af43af8ec7fd5869a1d826ce5b72}
\hypertarget{structNVIC__Type_a9dd330835dbf21471e7b5be8692d77ab}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D3\mbox{[}24\mbox{]}}}\label{structNVIC__Type_a9dd330835dbf21471e7b5be8692d77ab}
\hypertarget{structNVIC__Type_a5c0e5d507ac3c1bd5cdaaf9bbd177790}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D4\mbox{[}56\mbox{]}}}\label{structNVIC__Type_a5c0e5d507ac3c1bd5cdaaf9bbd177790}
\hypertarget{structNVIC__Type_a4f753b4f824270175af045ac99bc12e8}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}644\mbox{]}}}\label{structNVIC__Type_a4f753b4f824270175af045ac99bc12e8}
\hypertarget{structNVIC__Type_a6d1daf7ab6f2ba83f57ff67ae6f571fe}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!R\-S\-E\-R\-V\-E\-D1@{R\-S\-E\-R\-V\-E\-D1}}
\index{R\-S\-E\-R\-V\-E\-D1@{R\-S\-E\-R\-V\-E\-D1}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{R\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-R\-S\-E\-R\-V\-E\-D1\mbox{[}24\mbox{]}}}\label{structNVIC__Type_a6d1daf7ab6f2ba83f57ff67ae6f571fe}
\hypertarget{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!S\-T\-I\-R@{S\-T\-I\-R}}
\index{S\-T\-I\-R@{S\-T\-I\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{S\-T\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-S\-T\-I\-R}}\label{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}
Offset\-: 0x\-E00 ( /\-W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\end{DoxyCompactItemize}
