Module name: hps_sdram. Module specification: The hps_sdram module is a DDR3 SDRAM memory controller for a Hard Processor System (HPS), interfacing with external SDRAM memory. It manages clock generation, memory initialization, calibration, data transfer, and timing control. The module has input ports for clock (pll_ref_clk), reset signals (global_reset_n, soft_reset_n), and OCT calibration (oct_rzqin); output ports for memory address (mem_a), bank address (mem_ba), clock (mem_ck, mem_ck_n), control signals (mem_cke, mem_cs_n, mem_ras_n, mem_cas_n, mem_we_n, mem_reset_n), and data mask (mem_dm); and bidirectional ports for data (mem_dq