# 0 è¯´æ˜

> linux-v6.9-rc6ï¼š[riscv - arch/riscv - Linux source code (v6.9-rc6) - Bootlin](https://elixir.bootlin.com/linux/v6.9-rc6/source/arch/riscv)
>
> äº2024/4/29.



[RISC-V Syscall ç³»åˆ—1ï¼šä»€ä¹ˆæ˜¯ Syscall ? - æ³°æ™“ç§‘æŠ€ (tinylab.org)](https://tinylab.org/riscv-syscall-part1-usage/)

[RISC-V Syscall ç³»åˆ— 2ï¼šSyscall è¿‡ç¨‹åˆ†æ - æ³°æ™“ç§‘æŠ€ (tinylab.org)](https://tinylab.org/riscv-syscall-part2-procedure/#handle_exception)

- [ ] [RISC-V Syscall ç³»åˆ— 3ï¼šä»€ä¹ˆæ˜¯ vDSOï¼Ÿ - æ³°æ™“ç§‘æŠ€ (tinylab.org)](https://tinylab.org/riscv-syscall-part3-vdso-overview/)
- [ ] [RISC-V Syscall ç³»åˆ— 4ï¼švDSO å®ç°åŸç†åˆ†æ - æ³°æ™“ç§‘æŠ€ (tinylab.org)](https://tinylab.org/riscv-syscall-part4-vdso-implementation/)

# 1 syscallåˆ†æ

## 1.1 syscallé€šè¯†

Syscall åˆç§°ä¸ºç³»ç»Ÿè°ƒç”¨ï¼Œå®ƒæ˜¯æ“ä½œç³»ç»Ÿå†…æ ¸ç»™ç”¨æˆ·æ€ç¨‹åºæä¾›çš„ä¸€ç»„ APIï¼Œå¯ä»¥ç”¨æ¥è®¿é—®ç³»ç»Ÿèµ„æºå’Œå†…æ ¸æä¾›çš„æœåŠ¡ã€‚æ¯”å¦‚ç”¨æˆ·æ€ç¨‹åºç”³è¯·å†…å­˜ã€è¯»å†™æ–‡ä»¶ç­‰éƒ½éœ€è¦é€šè¿‡ Syscall å®Œæˆã€‚

é€šè¿‡ Linux æºç é‡Œå¯ä»¥çœ‹åˆ°(include/linux/syscalls.h)ï¼Œå¤§çº¦æœ‰ 400 å¤šä¸ª Syscallã€‚å…¶ä¸­ä¸€éƒ¨åˆ†æ˜¯å…¼å®¹ [POSIX](https://en.wikipedia.org/wiki/POSIX) æ ‡å‡†ï¼Œå¦ä¸€äº›æ˜¯ Linux ç‰¹æœ‰çš„ã€‚

<img src="https://tinylab.org/wp-content/uploads/2022/03/riscv-linux/images/riscv_syscall/linux_api.svg" alt="Linux_API" style="zoom: 33%;" />

## 1.2 è°ƒç”¨syscallçš„æ–¹å¼

### 1) ç›´æ¥è°ƒç”¨

é€šè¿‡ç³»ç»Ÿè°ƒç”¨ï¼Œå¾€æ ‡å‡†è¾“å‡ºä¸Šæ‰“å°ä¸€ä¸²å­—ç¬¦ã€‚ä»£ç å¦‚ä¸‹ï¼š

```assembly
.data
msg:
    .ascii "Hello, world!\n"
.text
    .global _start
_start:
    li a7, 64    # linux write syscall
    li a0, 1     # stdout
    la a1, msg   # address of string
    li a2, 14    # length of string
    ecall        # call linux syscall
    li a7, 93    # linux exit syscall
    li a0, 0     # return value
    ecall        # call linux syscall
---------------------------------------------
$ riscv64-linux-gnu-gcc -c test.S
$ riscv64-linux-gnu-ld -o test test.o
$ qemu-riscv64 test
Hello, world!
```

RISC-V ä¸­é€šè¿‡ `ecall` æŒ‡ä»¤è¿›è¡Œ Syscall çš„è°ƒç”¨ã€‚ `ecall` æŒ‡ä»¤ä¼šå°† CPU ä»ç”¨æˆ·æ€è½¬æ¢åˆ°å†…æ ¸æ€ï¼Œå¹¶è·³è½¬åˆ° Syscall çš„å…¥å£å¤„ã€‚é€šè¿‡ a7 å¯„å­˜å™¨æ¥æ ‡è¯†æ˜¯å“ªä¸ª Syscallã€‚è‡³äºè°ƒç”¨ Syscall è¦ä¼ é€’çš„å‚æ•°åˆ™å¯ä»¥ä¾æ¬¡ä½¿ç”¨ a0-a5 è¿™ 6 ä¸ªå¯„å­˜å™¨æ¥å­˜å‚¨ã€‚

`write` çš„ç³»ç»Ÿè°ƒç”¨å·ä¸º 64ï¼Œæ‰€ä»¥ä¸Šè¿°ä»£ç é‡Œå°† 64 å­˜å‚¨åˆ° a7 ä¸­ã€‚`write` ç³»ç»Ÿè°ƒç”¨çš„å‚æ•°æœ‰ 3 ä¸ªï¼Œç¬¬ä¸€ä¸ªæ˜¯æ–‡ä»¶æè¿°ç¬¦ï¼Œç¬¬äºŒä¸ªæ˜¯è¦æ‰“å°çš„å­—ç¬¦ä¸²åœ°å€ï¼Œç¬¬ä¸‰ä¸ªæ˜¯å­—ç¬¦ä¸²çš„é•¿åº¦ï¼Œä¸Šè¿°ä»£ç ä¸­å°†è¿™ä¸‰ä¸ªå‚æ•°åˆ†åˆ«å­˜å…¥åˆ° a0ã€a1ã€a2 è¿™ä¸‰ä¸ªå¯„å­˜å™¨ä¸­ã€‚

ç³»ç»Ÿè°ƒç”¨å·åˆ—è¡¨å¯ä»¥åœ¨ Linux æºç ä¸­è¿›è¡ŒæŸ¥çœ‹ï¼š

```c
//include/uapi/asm-generic/unistd.h

#define __NR_write 64
#define __NR_exit 93
```

ç³»ç»Ÿè°ƒç”¨å‡½æ•°å£°æ˜æºç ä½ç½®ï¼š

```c
//include/linux/syscalls.h

asmlinkage long sys_write(unsigned int fd, const char __user *buf, size_t count);
asmlinkage long sys_exit(int error_code);
```

### 2) æ ‡å‡†Cåº“

ç›´æ¥ä½¿ç”¨æ±‡ç¼–è°ƒç”¨syscallï¼Œæ˜¾ç„¶æ˜¯ç¹ççš„ï¼Œ[C æ ‡å‡†åº“](https://en.wikipedia.org/wiki/C_standard_library)æä¾›äº†å¯¹ Syscall çš„å°è£…ã€‚ä¸‹é¢ç”¨ä¸€æ®µ C ä»£ç ä¾‹å­çœ‹çœ‹å¦‚ä½•ä½¿ç”¨ Syscallï¼š

```c
#include <unistd.h>
int main() {
    write(1, "Hello, world!\n", 14);
    return 0;
}
----------------------------------------
$ riscv64-linux-gnu-gcc -static testc.c -o testc
$ qemu-riscv64 testc
Hello, world!
```

å¾€å¾€writeå‡½æ•°ï¼Œå°†è°ƒç”¨åˆ°sys_writeï¼Œè¯¥å‡½æ•°å†…éƒ¨å°†æ‰§è¡ŒecallæŒ‡ä»¤ï¼Œå¹¶æºå¸¦sycall_idå’Œå…¶ä»–å‚æ•°é™·å…¥å†…æ ¸ã€‚

## 1.3 syscallå†…æ ¸è¿‡ç¨‹åˆ†æğŸ‰

### 1) riscvç‰¹æƒæ¨¡å‹

#### ç‰¹æƒçº§

CPUåœ¨PCå¤„å–æŒ‡ä»¤ï¼Œç„¶åæ‰§è¡ŒæŒ‡ä»¤ï¼ŒæŒ‡ä»¤æ”¹å˜CPUçŠ¶æ€ï¼Œå¦‚æ­¤å¾ªç¯ã€‚æŒ‡ä»¤æ”¹å˜CPUçŠ¶æ€ï¼Œè¢«æ”¹å˜çš„æœ‰CPUçš„å¯„å­˜å™¨ä»¥åŠå†…å­˜ï¼Œè¢«æ”¹å˜çš„å¯„å­˜å™¨åŒ…æ‹¬PCï¼Œè¿™æ ·CPUå°±å¯ä»¥å®Œæˆè®¡ç®—ä»¥åŠæŒ‡ä»¤è·³è½¬ã€‚

è¿™ä¸ªåŒæ­¥å˜åŒ–çš„æ¨¡å‹ï¼Œå¯èƒ½è¢«ä¸­æ–­æˆ–è€…å¼‚å¸¸æ‰“æ–­ã€‚å®é™…ä¸Šï¼Œå¼‚å¸¸çš„æ•´ä½“è¿è¡Œæƒ…å†µä¹Ÿç¬¦åˆä¸Šé¢çš„æ¨¡å‹ï¼ŒæŒ‡ä»¤åœ¨æ‰§è¡Œçš„æ—¶å€™ï¼Œä¼šé‡åˆ°å„ç§å„æ ·çš„å¼‚å¸¸ï¼Œå½“å¼‚å¸¸å‘ç”Ÿçš„æ—¶å€™ï¼Œç¡¬ä»¶é€šè¿‡ä¸€ç»„å¯„å­˜å™¨ï¼Œå‘è½¯ä»¶æä¾›å¼‚å¸¸å‘ç”Ÿæ—¶çš„ç¡¬ä»¶çŠ¶æ€ï¼ŒåŒæ—¶ç¡¬ä»¶æ”¹å˜PCçš„çŠ¶æ€ï¼Œä½¿å…¶æŒ‡å‘ä¸€æ®µé¢„å…ˆæ”¾å¥½çš„ä»£ç ã€‚ä¸­æ–­å¼‚æ­¥çš„æ‰“æ–­CPUæ­£åœ¨æ‰§è¡Œçš„æŒ‡ä»¤ï¼Œé€šè¿‡ä¸€ç»„å¯„å­˜å™¨å‘è½¯ä»¶æä¾›ä¸­æ–­å‘ç”Ÿæ—¶çš„ç¡¬ä»¶çŠ¶æ€ï¼ŒåŒæ—¶ç¡¬ä»¶æ”¹å˜PCçš„çŠ¶æ€ï¼Œä½¿å…¶æŒ‡å‘ä¸€æ®µé¢„å…ˆæ”¾å¥½çš„ä»£ç ã€‚

å½“ä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿçš„æ—¶å€™ï¼Œç¡¬ä»¶å¯ä»¥æŠŠCPUåˆ‡æ¢åˆ°ä¸€ä¸ªæ­£äº¤çš„çŠ¶æ€ä¸Šï¼Œè¿™äº›çŠ¶æ€å¯¹äºCPUçš„å¯„å­˜å™¨æœ‰ç€ä¸åŒçš„è®¿é—®æƒé™ã€‚ç›®å‰åœ¨riscvå¤„ç†å™¨ä¸Šï¼Œæœ‰U, S, Mç­‰CPUæ¨¡å¼ï¼Œå®ƒä»¬çš„ç¼–ç åˆ†åˆ«æ˜¯ï¼š0ï¼Œ1ï¼Œ3ã€‚

#### å¯„å­˜å™¨ä»¥åŠè®¿é—®æ–¹å¼

CPUæœ‰é€šç”¨å¯„å­˜å™¨ï¼Œä¹Ÿæœ‰ç³»ç»Ÿå¯„å­˜å™¨ï¼Œå…¶ä¸­ç³»ç»Ÿå¯„å­˜å™¨ä¹Ÿå«CSRï¼Œcontrol system registerã€‚ä¸€èˆ¬æŒ‡ä»¤å¯ä»¥è®¿é—®é€šç”¨å¯„å­˜å™¨ï¼Œä½†æ˜¯åªæœ‰ç‰¹æ®Šçš„æŒ‡ä»¤æ‰èƒ½è®¿é—®ç³»ç»Ÿå¯„å­˜å™¨ï¼Œåœ¨riscvä¸Šï¼Œæœ‰ä¸€å †è¿™æ ·çš„csræŒ‡ä»¤ã€‚è¿™äº›æŒ‡ä»¤ä»¥ `csrxxx` çš„æ–¹å¼å‘½åï¼Œé€šè¿‡å¯„å­˜å™¨ç¼–å·åšå„ç§è¯»å†™æ“ä½œã€‚

å¯¹äºCSRçš„åŸŸæ®µï¼Œriscv specä¸Šå®šä¹‰äº†ä¸‰ä¸ªæ ‡å‡†çš„è¯»å†™å±æ€§ï¼Œåˆ†åˆ«æ˜¯ï¼šWPRI/WLRL/WARLï¼Œå…¶ä¸­Wæ˜¯writeï¼ŒRæ˜¯readï¼ŒPæ˜¯preserveï¼ŒIæ˜¯ignoreï¼ŒLæ˜¯legalã€‚æ‰€ä»¥ï¼Œæ¯ä¸ªåŸŸæ®µå«ä¹‰æ˜¯ï¼š

* WPRIå¯¹äºå†™æ¥è¯´ï¼Œä¸æ”¹å˜å€¼ï¼Œå¦‚æœWPRIæ˜¯preserveçš„åŸŸæ®µï¼Œéœ€è¦å†™æˆ0ï¼Œè½¯ä»¶è¯»å‡ºè¿™ä¸ªå­—æ®µéœ€è¦å¿½ç•¥æ‰ï¼›
* å¯¹äºWLRLçš„åŸŸæ®µï¼Œå¿…é¡»å†™å…¥ä¸€ä¸ªåˆæ³•çš„å€¼ï¼Œå¦åˆ™å¯èƒ½æŠ¥éæ³•æŒ‡ä»¤å¼‚å¸¸ï¼Œå¦‚æœä¸Šä¸€æ¬¡å†™æ˜¯ä¸€ä¸ªåˆæ³•å€¼ï¼Œé‚£ä¹ˆä¸‹æ¬¡è¯»å°±æ˜¯è¿™ä¸ªåˆæ³•å€¼ï¼Œå¦‚æœä¸Šä¸€æ¬¡å†™æ˜¯ä¸€ä¸ªéæ³•å€¼ï¼Œé‚£ä¹ˆä¸‹æ¬¡è¯»è¿”å›ä¸€ä¸ªéšæœºå€¼ï¼Œä½†æ˜¯è¿™ä¸ªéšæœºå€¼å’Œå†™å…¥çš„éæ³•å€¼å’Œå†™å…¥éæ³•å€¼ä¹‹å‰çš„å€¼æœ‰å…³ç³»ï¼›
* å¯¹äºWARLï¼Œå¯ä»¥å†™å…¥ä»»ä½•å€¼ï¼Œä½†æ˜¯ï¼Œè¯»å‡ºçš„æ€»æ˜¯ä¸€ä¸ªåˆæ³•å€¼ï¼Œè¿™ä¸ªæ€§è´¨å¯ä»¥ç”¨æ¥åšç‰¹æ€§æ£€æµ‹ï¼Œæ¯”å¦‚misaçš„extensionåŸŸæ®µï¼Œå®ƒè¡¨ç¤ºextensionçš„ä½¿èƒ½æƒ…å†µï¼Œè½¯ä»¶æ˜¯å¯ä»¥å†™è¿™ä¸ªbitæŠŠç›¸å…³çš„ç‰¹æ€§å…³æ‰çš„ï¼Œå½“ä¸€ä¸ªç‰¹æ€§è¢«å…³æ‰æ—¶ï¼Œæˆ‘ä»¬å¯ä»¥å°è¯•å†™ç›¸å…³çš„bitï¼Œçœ‹çœ‹èƒ½å¦å†™å…¥ï¼Œå¦‚æœå¯ä»¥å†™å…¥ï¼Œé‚£ä¹ˆè¿™ä¸ªç‰¹æ€§æ˜¯å­˜åœ¨çš„ï¼Œåªæ˜¯è¢«å…³æ‰ï¼Œå¦‚æœå†™å…¥ä¸äº†ï¼Œé‚£ä¹ˆå¹³å°æœ¬æ¥å°±ä¸æ”¯æŒè¿™ä¸ªç‰¹æ€§ã€‚

#### M modeå¯„å­˜å™¨

M modeä¸‹çš„å¯„å­˜å™¨å¤§æ¦‚å¯ä»¥åˆ†ä¸ºè‹¥å¹²ç±»ï¼Œä¸€ç±»æ˜¯æè¿°æœºå™¨çš„å¯„å­˜å™¨ï¼Œä¸€ç±»æ˜¯å’Œä¸­æ–­å¼‚å¸¸ä»¥åŠå†…å­˜ç›¸å…³çš„å¯„å­˜å™¨ï¼Œä¸€ç±»æ˜¯æ—¶é—´ç›¸å…³çš„å¯„å­˜å™¨ï¼Œå¦å¤–è¿˜æœ‰PMUç›¸å…³çš„å¯„å­˜å™¨ã€‚

* **æè¿°æœºå™¨çš„å¯„å­˜å™¨æœ‰ï¼š**misaï¼Œmvendoridï¼Œmarchidï¼Œmimpidï¼Œmhartidã€‚

  ä»åå­—å°±å¯ä»¥çœ‹å‡ºï¼Œè¿™äº›å¯„å­˜å™¨æ˜¯æœºå™¨ç›¸å…³ç‰¹æ€§çš„æè¿°ï¼Œå…¶ä¸­æœ€åä¸€ä¸ªæ˜¯coreçš„ç¼–å·ã€‚misaæè¿°å½“å‰ç¡¬ä»¶æ”¯æŒçš„ç‰¹æ€§ï¼Œriscvå¾ˆå¤šç‰¹æ€§æ˜¯å¯é€‰çš„ï¼Œè¿™ä¸ªå¯„å­˜å™¨å°±ç›¸å½“äºä¸€ä¸ªèƒ½åŠ›å¯„å­˜å™¨ã€‚

* **ä¸­æ–­å¼‚å¸¸ç›¸å…³çš„å¯„å­˜å™¨æœ‰ï¼š**mstatus, mepc, mtvec, mtval, medeleg/mideleg, mie/mip, mcauseã€‚

  S modeçš„ç›¸å…³å¯„å­˜å™¨å’Œè¿™äº›å¯„å­˜å™¨åŸºæœ¬ä¸€æ ·ï¼Œåªæ˜¯ä»¥så¼€å¤´ã€‚è¿™äº›å¯„å­˜å™¨ï¼Œæˆ‘ä»¬å¯ä»¥ç”¨ä¸­æ–­å¼‚å¸¸å¤„ç†çš„æµç¨‹æŠŠä»–ä»¬ä¸²èµ·æ¥ï¼Œåœ¨ä¸‹é¢S modeé‡Œæè¿°ã€‚æ¯”è¾ƒç‰¹æ®Šçš„æ˜¯medeleg/midelegå¯„å­˜å™¨ï¼Œé»˜è®¤æƒ…å†µä¸‹ï¼Œriscvçš„ä¸­æ–­å’Œå¼‚å¸¸éƒ½åœ¨M modeä¸‹å¤„ç†ï¼Œå¯ä»¥é€šè¿‡é…ç½®è¿™ä¸¤ä¸ªå¯„å­˜å™¨ï¼ŒæŠŠå¼‚å¸¸æˆ–ä¸­æ–­å§”æ‰˜åœ¨S modeä¸‹å¤„ç†ã€‚

* **å†…å­˜ç®¡ç†ç›¸å…³çš„å¯„å­˜å™¨æœ‰:** PMPç›¸å…³å¯„å­˜å™¨ã€‚

* **æ—¶é—´ç®¡ç†ç›¸å…³çš„å¯„å­˜å™¨ï¼š**mtimeï¼Œmtimecmpã€‚CPUå†…æ—¶é’Ÿç›¸å…³çš„å¯„å­˜å™¨ã€‚

æˆ‘ä»¬ä¾æ¬¡çœ‹çœ‹è¿™äº›å¯„å­˜å™¨çš„å…·ä½“å®šä¹‰ï¼Œåœ¨çœ‹çš„æ—¶å€™ï¼Œå°½å¯èƒ½å‘æ˜ä¸€ä¸‹è¿™äº›å¯„å­˜å™¨å®šä¹‰èƒŒåçš„é€»è¾‘ã€‚

---

##### mstatus

statusæ˜¯æœºå™¨ç›¸å…³çš„å…¨å±€çŠ¶æ€å¯„å­˜å™¨ã€‚riscvä¸Šï¼Œè™½ç„¶å„ä¸ªmodeçš„statuså¯„å­˜å™¨æ˜¯ç‹¬ç«‹çš„ï¼Œä½†å„ä¸ªmodeçš„statusçš„å„ä¸ªåŸŸæ®µæ˜¯æ­£äº¤çš„ï¼ŒåŸºæœ¬ä¸Šæ˜¯æ¯ä¸ªåŸŸæ®µåœ¨æ¯ä¸ªmodeä¸Šéƒ½æœ‰ä¸€ä»½ã€‚mstatuså„ä¸ªåŸŸæ®µçš„è¯´æ˜ï¼Œå¦‚ä¸‹ï¼š

```sh
MIE MPIE MPP SIE SPIE SPP SXL UXL MBE SBE UBE MPRV MXR SUM TVM TW TSR FS VS XS SD
```

* `MIE/MPIE/MPP/SIE/SPIE/SPP` åœ¨specé‡Œæ˜¯ä¸€èµ·æè¿°çš„ã€‚

  * xIEè¡¨ç¤ºï¼Œå…¨å±€ä¸­æ–­çš„ä½¿èƒ½æƒ…å†µ
  * xPIEè¡¨ç¤ºï¼Œç‰¹æƒçº§åˆ‡æ¢ä¹‹å‰x modeå…¨å±€ä¸­æ–­çš„ä½¿èƒ½æƒ…å†µ
  * xPPè¡¨ç¤ºã€‚ç‰¹æƒçº§åˆ‡æ¢åˆ°x modeä¹‹å‰CPUæ‰€å¤„åœ¨çš„modeã€‚

  ä¸‹é¢å…·ä½“è®²ä¸‹SIE/SPIE/SPPï¼ŒMIE/MPIE/MPPçš„é€»è¾‘æ˜¯ä¸€æ ·çš„ï¼š

  > XIEæ§åˆ¶ä¸­æ–­çš„å…¨å±€ä½¿èƒ½ï¼Œè¿™é‡Œæ¯”è¾ƒæœ‰æ„æ€çš„é€»è¾‘æ˜¯ï¼Œå¦‚æœCPUå½“å‰è¿è¡Œåœ¨x modeï¼Œæ¯”x modeç‰¹æƒçº§ä½çš„ä¸­æ–­éƒ½å…³äº†ï¼Œå’Œæ›´ä½ç‰¹æƒçº§çš„ä¸­æ–­ä½¿èƒ½æ²¡æœ‰å…³ç³»ï¼Œæ¯”x modeæ›´é«˜çš„ä¸­æ–­éƒ½ä¼šä¸ŠæŠ¥ï¼Œå’Œæ›´é«˜ä¼˜å…ˆçº§çš„ä¸­æ–­ä½¿èƒ½ä½æ²¡æœ‰å…³ç³»ï¼Œå³é«˜ç‰¹æƒä¸­æ–­åœ¨ä»»ä½•æƒ…å†µä¸‹éƒ½å¯æŠ¢å ä½ç‰¹æƒçº§CPUã€‚
  >
  > åœ¨ä¸­æ–­æˆ–å¼‚å¸¸æ—¶ï¼Œå¯¼è‡´å¤„ç†å™¨åˆ‡åˆ°S modeï¼Œç¡¬ä»¶ä¼šæŠŠSIEæ¸…0ï¼Œè¿™ä¸ªå°±æ˜¯å…³S modeçš„å…¨å±€ä¸­æ–­ï¼Œè¿™æ ·SIEçš„åŸå§‹ä¿¡æ¯å°±éœ€è¦è¢«å¦å¤–ä¿å­˜åˆ°SPIEè¿™ä¸ªbitä¸Šï¼Œåªæœ‰è¿™æ ·æ‰ä¸ä¼šä¸¢ä¿¡æ¯ã€‚SPIEä¹Ÿç”¨æ¥æä¾›sretè¿”å›æ—¶ï¼Œç”¨æ¥æ¢å¤SIEçš„å€¼ï¼Œç¡¬ä»¶åœ¨æ‰§è¡Œsretçš„æ—¶å€™ä¼šæŠŠSPIEçš„å€¼å†™å…¥SIï¼ŒåŒæ—¶æŠŠSPIEå†™1ã€‚
  >
  > SPPçš„ä½œç”¨ä¹Ÿæ˜¯ç±»ä¼¼çš„ï¼Œä»å“ªä¸ªmodeåˆ‡åˆ°ç›®å‰çš„modeä¹Ÿæ˜¯ä¸€ä¸ªé‡è¦ä¿¡æ¯ï¼Œéœ€è¦æä¾›ç»™è½¯ä»¶ã€‚åŒæ ·ï¼ŒSPPä¹Ÿç”¨æ¥ç»™sretæä¾›è¿”å›modeï¼Œç¡¬ä»¶å–SPPçš„å€¼ä½œä¸ºè¿”å›modeï¼ŒåŒæ—¶æ›´æ–°SPPä¸ºç³»ç»Ÿæ”¯æŒçš„æœ€ä½ä¼˜å…ˆçº§ã€‚
  >
  > å¯ä»¥çœ‹åˆ°ï¼ŒSPIEå’ŒSPPçš„è¯­æ„ï¼Œåªåœ¨åˆ‡æ¢è¿›S modeæ—¶æ˜¯æœ‰å›ºå®šä¸€ä¸ªæ„ä¹‰çš„ï¼Œæ¯”å¦‚ï¼Œsretè¿”å›æ–°æ¨¡å¼ï¼ŒSPPä¼šå†™ä¸ºæœ€ä½ä¼˜å…ˆçº§ï¼Œè¿™ä¸ªæ˜¾ç„¶ä¸èƒ½æŒ‡ç¤ºæ–°æ¨¡å¼çš„ä¹‹å‰æ¨¡å¼æ˜¯æœ€ä½ä¼˜å…ˆçº§ã€‚

* `SXL/UXL` æè¿°çš„æ˜¯S mode/U modeçš„å¯„å­˜å™¨å®½åº¦ï¼Œriscvä¸Šè¿™ä¸ªå¯ä»¥æ˜¯WARLä¹Ÿå¯ä»¥å®ç°æˆåªè¯»ï¼Œriscvä¸Šæçš„å¤ªçµæ´»ï¼Œä½†æ˜¯å®ç°çš„æ—¶å€™ï¼Œææˆåªè¯»å°±å¥½ã€‚

* `MBE/SBE/UBE` æ˜¯é…ç½®M modeã€S modeä»¥åŠU modeä¸‹ï¼Œæ•°æ®load/storeçš„å¤§å°ç«¯ï¼ŒæŒ‡ä»¤æ€»æ˜¯å°ç«¯çš„ã€‚CPUå¯¹å†…å­˜è¿˜æœ‰éšå¼çš„è®¿é—®ï¼Œæ¯”å¦‚page walkçš„æ—¶å€™è®¿é—®é¡µè¡¨ï¼Œå¯¹äºè¿™ç§è®¿é—®ï¼ŒCPUæ€ä¹ˆç†è§£å¯¹åº”æ•°æ®çš„å¤§å°ç«¯ï¼ŒS modeé¡µè¡¨çš„å¤§å°ç«¯ä¹Ÿæ˜¯SBEå®šä¹‰ã€‚

* `MPRV(modify privilege)` æ”¹å˜ç‰¹å®šç‰¹æƒçº§ä¸‹load/storeçš„è¡Œä¸ºï¼Œå½“MPRVæ˜¯0æ—¶ï¼Œå½“å‰ç‰¹æƒçº§load/storeå†…å­˜çš„è§„åˆ™ä¸å˜ï¼›å½“MPRVæ˜¯1æ—¶ï¼Œä½¿ç”¨MPPçš„å€¼ä½œä¸ºload/storeå†…å­˜çš„ç‰¹æƒçº§ï¼Œsret/mretè¿”å›åˆ°éM modeæ˜¯ï¼Œé¡ºå¸¦æŠŠMPRVæ¸…0ã€‚

  çœ‹èµ·æ¥MPRVåªåœ¨M modeæ”¹å˜load/storeçš„è¡Œä¸ºï¼Œéš¾é“ä»S modeé™·å…¥M mode(è¿™æ—¶MPPæ˜¯S mode)ï¼Œå¦‚æœæŠŠMPRVé…ç½®æˆ1ï¼ŒM modeå°±å¯ä»¥ç”¨S modeå®šä¹‰çš„é¡µè¡¨å»è®¿é—®ï¼Ÿ

  æŸ¥äº†ä¸‹opensbiçš„ä»£ç ï¼Œåœ¨å¤„ç†misaligned load/storeæ—¶è¿˜çœŸæœ‰è¿™æ ·ç”¨çš„ï¼Œè²Œä¼¼æ˜¯ä»å†…æ ¸è¯»å¼•èµ·misaligned load/storeçš„å¯¹åº”æŒ‡ä»¤åˆ°opensbiã€‚(ç›¸å…³ä»£ç åœ¨opensbiçš„lib/sbi/sbi_unpriv.cé‡Œ)

* `MXR(Make executable readable)` æœ¬è´¨ä¸Šç”¨æ¥æŠ‘åˆ¶æŸäº›å¼‚å¸¸çš„äº§ç”Ÿï¼ŒMXRæ˜¯0æ—¶loadæ“ä½œåªå¯ä»¥æ“ä½œreadableçš„åœ°å€ï¼›MXRæ˜¯1ï¼ŒæŠŠè¿™ä¸ªçº¦æŸæ”¾æ¾åˆ°loadæ“ä½œä¹Ÿå¯ä»¥ä½œç”¨readableå’Œexecutableçš„åœ°å€ï¼Œè¿™ä¸ªå°±å…è®¸load textæ®µçš„æŒ‡ä»¤ï¼Œè¿™ä¸ªé…ç½®åœ¨opensbié‡Œæ˜¯é…åˆä¸Šé¢çš„MPRVä¸€èµ·ç”¨çš„ï¼Œå¯ä»¥çœ‹åˆ°è¦åœ¨opensbié‡Œload misalignedçš„load/storeæŒ‡ä»¤ï¼Œå°±éœ€è¦æœ‰è¿™ä¸ªé…ç½®ã€‚

  `MPRV/MXR` æ˜¯åœ¨åŸºæœ¬é€»è¾‘ä¸Šï¼Œå¯¹è®¿å­˜æ“ä½œçš„ä¸€äº›é™åˆ¶åšæ”¾æ¾ï¼Œä»è€Œæ–¹ä¾¿ä¸€äº›M modeçš„æ“ä½œã€‚è¿™ä¸ªåœ¨riscvçš„specé‡Œæœ‰æ˜ç¡®çš„æåŠï¼Œå…¶å®å°±æ˜¯æˆ‘ä»¬ä¸Šé¢ä¸¾çš„ä¾‹å­ï¼Œæ¯”å¦‚ï¼Œæ²¡æœ‰MPRVï¼ŒM modeä¹Ÿå¯ä»¥é€šè¿‡è½¯ä»¶åšpage talkå¾—åˆ°PAï¼Œæœ‰äº†MPRVç¡¬ä»¶å°±å¯ä»¥å¸®åŠ©åšè¿™ä¸ªå·¥ä½œï¼Œæ•ˆç‡æ›´é«˜ã€‚

* `SUM(permit supervisor user memory access)`ï¼Œæ§åˆ¶S modeå¯¹U modeå†…å­˜çš„è®¿é—®ã€‚é»˜è®¤æƒ…å†µSUM=0ä¸å®¹è®¸å†…æ ¸æ€ç›´æ¥è®¿é—®ç”¨æˆ·æ€ï¼ŒSUM=1æ—¶ï¼Œå»æ‰è¿™ä¸ªé™åˆ¶ã€‚å¯¹äºMPRV=1/MPP=S modeçš„æƒ…å†µï¼ŒSUMåŒæ ·æ˜¯é€‚ç”¨çš„ï¼ŒMPRVå®é™…ä¸Šæ˜¯åœ¨åŸæ¥çš„éš”ç¦»æœºåˆ¶ä¸Šæ‰“äº†æ´ï¼Œä¸è¿‡ç”±äºMPPåªèƒ½æ˜¯æ›´ä½çš„ç‰¹æƒçº§ï¼Œæœ¬æ¥é«˜ç‰¹æƒçº§å°±å¯ä»¥è®¿é—®ä½ç‰¹æƒçº§çš„èµ„æºï¼ŒMRPVæ˜¯å®ç°çš„ä¸€ä¸ªä¼˜åŒ–ï¼Œä½†æ˜¯ï¼Œä½œä¸ºåè®®è®¾è®¡ï¼Œåªè¦å¼€äº†è¿™æ ·çš„å£ï¼Œä»¥åæ¯ä¸ªç‰¹æ€§ä¸ä¹‹ç›¸å…³çš„æ—¶å€™ï¼Œå°±éƒ½è¦è€ƒè™‘ä¸€ä¸‹ã€‚

* `TVM(trap virtual memory)` æ§åˆ¶S modeçš„satpè®¿é—®ï¼Œä»¥åŠsfence.vma/sinval.vmaæŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆã€‚é»˜è®¤(TVM=0)æ˜¯æœ‰æ•ˆçš„ï¼ŒTVM=1å¯ä»¥å…³æ‰S modeå¦‚ä¸Šçš„åŠŸèƒ½ã€‚ç›®å‰ï¼Œè¿˜æ²¡æœ‰çœ‹åˆ°opensbié‡Œä½¿ç”¨è¿™ä¸ªbitã€‚

* `TW(timeout wait)` æ§åˆ¶wfiæŒ‡ä»¤çš„è¡Œä¸ºï¼Œé»˜è®¤(TW=0)æƒ…å†µï¼Œwfiå¯èƒ½ä¸€ç›´ç­‰åœ¨å½“å‰æŒ‡ä»¤è¿è¡Œçš„ç‰¹æƒçº§ï¼Œå½“TW=1æ—¶ï¼Œwfiå¦‚æœè¶…æ—¶ï¼Œä¼šç›´æ¥è§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸ï¼Œå¦‚æœè¿™ä¸ªè¶…æ—¶æ—¶é—´æ˜¯0ï¼Œé‚£ä¹ˆwfiç«‹é©¬å°±è§¦å‘ä¸€ä¸ªéæ³•æŒ‡ä»¤å¼‚å¸¸ã€‚

  specä¸Šè¯´ï¼Œwfiçš„è¿™ä¸ªç‰¹æ€§å¯ä»¥ç”¨åœ¨è™šæ‹ŸåŒ–ä¸Šï¼Œçœ‹èµ·æ¥æ˜¯ç”¨wfié™·å…¥å¼‚å¸¸ï¼Œç„¶åå¯ä»¥æ¢ä¸€ä¸ªæ–°çš„guestè¿›æ¥ã€‚ç›®å‰ï¼Œè¿˜æ²¡æœ‰çœ‹åˆ°opensbié‡Œæœ‰ä½¿ç”¨è¿™ä¸ªbitã€‚å¦å¤–ï¼Œç›®å‰çš„å®šä¹‰æ˜¯ï¼Œå¦‚æœU modeçš„wfiè¶…æ—¶ï¼Œä¼šæœ‰éæ³•æŒ‡ä»¤å¼‚å¸¸è¢«è§¦å‘ã€‚

* `TSR(trap sret)` æ§åˆ¶sretçš„è¡Œä¸ºï¼Œé»˜è®¤(TSR=0)ä¸‹ï¼ŒS modeçš„sretæŒ‡ä»¤æ˜¯æ­£å¸¸æ‰§è¡Œçš„ï¼Œä½†åœ¨TSR=1æ—¶ï¼ŒS modeæ‰§è¡Œsretä¼šè§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸ã€‚specçš„è§£é‡Šæ˜¯ï¼Œsretè§¦å‘éæ³•æŒ‡ä»¤å¼‚å¸¸ï¼Œæ˜¯ä¸ºäº†åœ¨ä¸æ”¯æŒHæ‰©å±•çš„æœºå™¨ä¸Šæ¨¡æ‹ŸHæ‰©å±•ã€‚ç›®å‰ï¼Œè¿˜æ²¡æœ‰çœ‹åˆ°opensbié‡Œæœ‰ä½¿ç”¨è¿™ä¸ªbitã€‚

* `FS/VS/XS/SD` ç»™æ˜¯è½¯ä»¶ä¼˜åŒ–çš„hintï¼ŒFS/VS/XSæ¯ä¸ªéƒ½æ˜¯2bitï¼Œæè¿°çš„æ˜¯æµ®ç‚¹æ‰©å±•/å‘é‡æ‰©å±•/æ‰€æœ‰æ‰©å±•çš„çŠ¶æ€ï¼Œå› ä¸ºæ‰©å±•æœ‰å¯èƒ½æ¶‰åŠåˆ°ç›¸å…³è®¡ç®—ç”¨çš„å¯„å­˜å™¨ï¼Œé‚£ä¹ˆåœ¨CPUä¸Šä¸‹æ–‡åˆ‡æ¢çš„æ—¶å€™ï¼Œå°±è¦åšç›¸å…³å¯„å­˜å™¨çš„ä¿å­˜å’Œæ¢å¤ï¼ŒFS/VS/XSçš„çŠ¶æ€æœ‰off/init/clean/dirtyï¼Œè¿™æ ·å¢åŠ äº†æ›´å¤šçš„çŠ¶æ€ï¼Œè½¯ä»¶å°±å¯ä»¥ä¾æ¬¡åšæ›´åŠ ç²¾ç»†çš„ç®¡ç†å’Œä¼˜åŒ–ï¼ŒSDåªæœ‰ä¸€ä¸ªbitï¼Œè¡¨ç¤ºFS/VS/XSæœ‰æ²¡æœ‰dirtyã€‚riscvçš„specç»™å‡ºäº†è¿™äº›çŠ¶æ€çš„è¯¦ç»†å®šä¹‰ã€‚

---

##### mtvec

`mtvec` ç”¨æ¥å­˜æ”¾ä¸­æ–­å¼‚å¸¸æ—¶ï¼ŒPCçš„è·³è½¬åœ°å€ã€‚mtvecçš„æœ€ä½ä¸¤ä¸ªbitç”¨æ¥æè¿°ä¸åŒçš„è·³è½¬æ–¹å¼ï¼Œç›®å‰æœ‰ä¸¤ä¸ªï¼Œä¸€ä¸ªæ˜¯ç›´æ¥è·³è½¬åˆ°mtvec baseï¼Œä¸€ä¸ªæ˜¯è·³è½¬åˆ° `base + ä¸­æ–­å· * 4` çš„åœ°å€ï¼Œåé¢è¿™ç§åªæ˜¯å¯¹ä¸­æ–­èµ·ä½œç”¨ã€‚

---

##### medeleg/mideleg

`medeleg/mideleg` å¯ä»¥æŠŠç‰¹å®šçš„å¼‚å¸¸å’Œä¸­æ–­ï¼Œå§”æ‰˜åˆ°S modeå¤„ç†ã€‚riscv specé‡Œæåˆ°ï¼Œå¦‚æœæŠŠä¸€ä¸ªå¼‚å¸¸å§”æ‰˜åˆ°S modeï¼Œé‚£ä¹ˆå‘ç”Ÿå¼‚å¸¸æ—¶ï¼Œè¦æ›´æ–°çš„æ˜¯mstatusé‡Œçš„SPIE/SIE/SPPï¼Œä½†å¼‚å¸¸åœ¨S modeæ¨¡å¼å¤„ç†ï¼Œä¹Ÿçœ‹ä¸åˆ°mstatusé‡Œçš„SPIE/SIE/SPPå•Šï¼Ÿ

ä»qemuçš„å®ç°ä¸Šçœ‹ï¼Œmstatuså’Œsstatuså…¶å®å†…éƒ¨å®ç°å°±æ˜¯ä¸€ä¸ªå¯„å­˜å™¨ï¼Œåªä¸è¿‡ç»“åˆæƒé™æ§åˆ¶å¯¹å¤–è¡¨ç°æˆä¸¤ä¸ªå¯„å­˜å™¨ï¼Œé‚£ä¹ˆè¿™é‡Œå†™mstatusçš„SPIE/SIE/SPPï¼Œåœ¨S modeè¯»sstatusçš„SPIE/SIE/SPPï¼Œå…¶å®è¯»å†™çš„éƒ½æ˜¯ç›¸åŒçš„åœ°æ–¹ã€‚

è½¯ä»¶å¯ä»¥æŠŠç›¸åº”çš„ä½ç½®å†™1ï¼Œç„¶åå†è¯»ç›¸å…³çš„ä½ç½®ï¼Œä»¥æ­¤æŸ¥çœ‹ç›¸å…³ä¸­æ–­æˆ–è€…å¼‚å¸¸çš„ä»£ç†å¯„å­˜å™¨æœ‰æ²¡æœ‰æ”¯æŒï¼Œmedeleg/midelegçš„åŸŸæ®µå±æ€§æ˜¯WARLï¼Œè¿™ä¸ªå°±æ˜¯è¯´ï¼Œå¯ä»¥éšä¾¿å†™å…¥ï¼Œä½†æ˜¯æ€»æ˜¯è¿”å›åˆæ³•å€¼ï¼Œå½“å¯¹åº”åŸŸæ®µæ²¡æœ‰å®ç°æ—¶ï¼Œ1æ˜¯æ— æ³•å†™å…¥çš„ï¼Œæ‰€ä»¥å¾—åˆ°çš„è¿˜æ˜¯0ï¼Œåä¹‹è¯»åˆ°çš„æ˜¯1ã€‚

> medeleg/midelegä¸å­˜åœ¨é»˜è®¤ä»£ç†å€¼ï¼Œä¸èƒ½æœ‰åªè¯»1çš„bitå­˜åœ¨ã€‚

ä¸èƒ½ä»é«˜ç‰¹æƒçº§å‘ä½ç‰¹æƒçº§åštrapï¼Œæ¯”å¦‚ï¼Œå·²ç»æŠŠéæ³•æŒ‡ä»¤å¼‚å¸¸å§”æ‰˜åˆ°S modeäº†ï¼Œä½†æ˜¯åœ¨M modeçš„æ—¶å€™å‡ºç°æŒ‡ä»¤å¼‚å¸¸ï¼Œé‚£è¿˜æ˜¯åœ¨M modeå“åº”è¿™ä¸ªå¼‚å¸¸ã€‚åŒçº§trapæ˜¯å¯ä»¥çš„ã€‚

ä¸­æ–­ä¸€æ—¦è¢«ä»£ç†ï¼Œå°±å¿…é¡»åœ¨ä»£ç†modeå¤„ç†ã€‚ä»è¿™é‡Œçœ‹ä¸­æ–­è¿˜æ˜¯å’Œç‰¹æƒçº§å…³ç³»æ¯”è¾ƒè¿‘çš„ï¼Œåœ¨å®šä¹‰ä¸­æ–­çš„æ—¶å€™ï¼Œå…¶å®å·²ç»æ˜ç¡®å®šä¹‰äº†æ˜¯å“ªä¸ªç‰¹æƒçº§å¤„ç†çš„ä¸­æ–­ï¼Œç§°ä¹‹ä¸ºç”±X-Modeå“åº”çš„ä¸­æ–­ã€‚

---

##### mip/mie

`mip.MEIP/mip.MTIP` æ˜¯åªè¯»ï¼Œç”±å¤–éƒ¨ä¸­æ–­æ§åˆ¶å™¨æˆ–è€…timeré…ç½®å’Œæ¸…é™¤ã€‚mip.MSIPä¹Ÿæ˜¯åªè¯»ï¼Œä¸€ä¸ªæ ¸å†™å¯„å­˜å™¨ï¼Œè§¦å‘å¦å¤–æ ¸çš„mip.MSIPã€‚`mip.SEIP/mip.STIP` å¯ä»¥é€šè¿‡å¤–æ¥ä¸­æ–­æ§åˆ¶å™¨æˆ–è€…timerå†™1ï¼Œä¹Ÿå¯ä»¥åœ¨M modeå¯¹ä»–ä»¬å†™1ï¼Œä»¥æ­¤è§¦å‘S modeçš„å¤–éƒ¨ä¸­æ–­å’Œtimerä¸­æ–­ã€‚riscv specæåˆ°mip.SSIPä¹Ÿå¯ä»¥ç”±å¹³å°ç›¸å…³çš„ä¸­æ–­æ§åˆ¶å™¨è§¦å‘ã€‚

è¿™é‡Œåˆå‡ºç°äº†å’Œstatuså¯„å­˜å™¨ä¸€æ ·çš„é—®é¢˜ï¼Œmipçš„SEIP/STIP/SSIPåŸŸæ®µçš„ä½ç½®å’ŒsipåŸŸæ®µä¸ŠSEIP/STIP/SSIPçš„ä½ç½®æ˜¯ä¸€æ ·çš„ï¼Œæ‰€ä»¥ï¼Œriscv specæœ‰æåˆ°ï¼Œå¦‚æœä¸­æ–­è¢«å§”æ‰˜åˆ°S mode, sip/sieå’Œmipé‡Œå¯¹åº”åŸŸæ®µçš„å€¼æ˜¯ä¸€æ ·çš„ã€‚

ä¸­æ–­çš„ä¼˜å…ˆçº§æ˜¯ï¼Œå…ˆä»modeåˆ’åˆ†ï¼ŒM modeçš„æœ€é«˜ï¼Œåœ¨åŒä¸€çº§ä¸­ä»é«˜åˆ°ä½ä¾æ¬¡æ˜¯ï¼šexternal interruptï¼Œsoftware interrupt, timer interruptã€‚

---

##### mepc/mcause/mtval/mscratch

è¿™äº›å¯„å­˜å™¨çš„åŠŸèƒ½ç›¸å¯¹æ¯”è¾ƒç®€å•ï¼Œå…·ä½“çš„æè¿°åœ¨ä¸‹é¢S modeé‡Œä»‹ç»ã€‚

---

#### S modeå¯„å­˜å™¨

S modeå­˜åœ¨å’Œä¸­æ–­å¼‚å¸¸ä»¥åŠå†…å­˜ç›¸å…³çš„å¯„å­˜å™¨ã€‚æˆ‘ä»¬ä¸»è¦ä»S modeå‡ºå‘æ¥æ•´ç†æ¢³ç†ä¸‹ã€‚

> * ä¸­æ–­å¼‚å¸¸ç›¸å…³çš„å¯„å­˜å™¨æœ‰ï¼šsstatus, sepc, stvec, stval, sie, sip, scratch, scause
> * å†…å­˜ç®¡ç†ç›¸å…³çš„å¯„å­˜å™¨æœ‰: satp

* `sstatus` æ˜¯S modeçš„statuså¯„å­˜å™¨ï¼Œå…·ä½“çš„åŸŸæ®µæœ‰SD/UXL/MXR/SUM/XS/FS/SPP/SPIE/UPIE/SIE/UIEï¼Œå…¶ä¸­å¾ˆå¤šéƒ½åœ¨mstatuså¯„å­˜å™¨ä¸­å·²ç»æœ‰ä»‹ç»ã€‚ä¹‹å‰æ²¡æœ‰æ¶‰åŠåˆ°çš„ï¼ŒUIE/UPIEå’Œç”¨æˆ·æ€ä¸­æ–­ç›¸å…³ã€‚
* `sie` æ˜¯riscvä¸Šå®šä¹‰çš„å„ç§å…·ä½“ä¸­æ–­çš„ä½¿èƒ½çŠ¶æ€ï¼Œæ¯ç§ä¸­æ–­ä¸€ä¸ªbitã€‚`sip` æ˜¯å¯¹åº”å„ç§ä¸­æ–­çš„pendingçŠ¶æ€ï¼Œæ¯ç§ä¸­æ–­ä¸€ä¸ªbitã€‚åŸºæœ¬é€»è¾‘å’ŒM modeçš„æ˜¯ä¸€æ ·çš„ï¼Œåªä¸è¿‡æ§åˆ¶çš„æ˜¯S modeå’ŒU modeçš„é€»è¾‘ã€‚

* `stvec` æ˜¯å­˜æ”¾ä¸­æ–­å¼‚å¸¸çš„è·³è½¬åœ°å€ï¼Œå½“ä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿæ—¶ï¼Œç¡¬ä»¶åœ¨åšç›¸åº”çŠ¶æ€çš„æ”¹åŠ¨åï¼Œå°±ç›´æ¥è·³åˆ°stvecä¿å­˜çš„åœ°å€ï¼Œä»è¿™é‡Œå–æŒ‡ä»¤æ‰§è¡Œã€‚åŸºäºè¿™æ ·çš„å®šä¹‰ï¼Œè½¯ä»¶å¯ä»¥æŠŠä¸­æ–­å¼‚å¸¸å‘é‡è¡¨çš„åœ°å€ï¼Œé…ç½®åˆ°è¿™ä¸ªå¯„å­˜å™¨é‡Œï¼Œä¸­æ–­æˆ–è€…å¼‚å¸¸çš„æ—¶å€™ï¼Œç¡¬ä»¶å°±ä¼šæŠŠPCè·³åˆ°ä¸­æ–­å¼‚å¸¸å‘é‡è¡¨ã€‚å½“ç„¶è½¯ä»¶ä¹Ÿå¯ä»¥æŠŠå…¶ä»–çš„åœ°å€é…ç½®åˆ°stvecï¼Œå€Ÿç”¨å®ƒå®Œæˆè·³è½¬çš„åŠŸèƒ½ã€‚

* `sepc` æ˜¯S mode exception PCï¼Œå°±æ˜¯ç¡¬ä»¶ç”¨æ¥ç»™è½¯ä»¶æŠ¥å‘Šå‘ç”Ÿå¼‚å¸¸æˆ–è€…ä¸­æ–­æ—¶çš„PCçš„ï¼Œå½“å¼‚å¸¸å‘ç”Ÿæ—¶ï¼Œsepcå°±æ˜¯å¼‚å¸¸æŒ‡ä»¤å¯¹åº”çš„PCï¼Œå½“ä¸­æ–­å‘ç”Ÿçš„æ—¶å€™ï¼Œsepcæ˜¯è¢«ä¸­æ–­çš„æŒ‡ä»¤å¯¹åº”çš„PCã€‚æ¯”å¦‚æœ‰Aã€Bä¸¤æ¡æŒ‡ä»¤ï¼Œä¸­æ–­å‘ç”Ÿåœ¨ABä¹‹é—´ã€æˆ–è€…å’ŒBåŒæ—¶å‘ç”Ÿå¯¼è‡´Bæ²¡æœ‰æ‰§è¡Œï¼Œsepcä¿å­˜BæŒ‡ä»¤çš„PCã€‚

* `scause` æŠ¥å‘Šä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿçš„åŸå› ï¼Œå½“è¿™ä¸ªå¯„å­˜å™¨çš„æœ€é«˜bitæ˜¯1æ—¶è¡¨ç¤ºä¸­æ–­ï¼Œ0è¡¨ç¤ºå¼‚å¸¸ã€‚
* `stval` æŠ¥å‘Šä¸­æ–­æˆ–å¼‚å¸¸çš„å‚æ•°ï¼Œå½“å‘ç”Ÿéæ³•æŒ‡ä»¤å¼‚å¸¸æ—¶ï¼Œè¿™ä¸ªå¯„å­˜å™¨é‡Œå­˜æ”¾éæ³•æŒ‡ä»¤çš„æŒ‡ä»¤ç¼–ç ï¼Œå½“å‘ç”Ÿè®¿å­˜å¼‚å¸¸æ—¶ï¼Œè¿™ä¸ªå¯„å­˜å™¨å­˜æ”¾çš„æ˜¯è¢«è®¿é—®å†…å­˜çš„åœ°å€ã€‚

* `scratch` å¯„å­˜å™¨æ˜¯ç•™ç»™è½¯ä»¶ä½¿ç”¨çš„ä¸€ä¸ªå¯„å­˜å™¨ã€‚Linuxå†…æ ¸ä½¿ç”¨è¿™ä¸ªå¯„å­˜å™¨åˆ¤æ–­ï¼Œä¸­æ–­æˆ–è€…å¼‚å¸¸å‘ç”Ÿçš„æ—¶å€™ï¼ŒCPUæ˜¯åœ¨ç”¨æˆ·æ€è¿˜æ˜¯å†…æ ¸æ€ï¼Œå½“scratchæ˜¯0æ—¶ï¼Œè¡¨ç¤ºåœ¨å†…æ ¸æ€ï¼Œå¦åˆ™åœ¨ç”¨æˆ·æ€ã€‚
* `satp` æ˜¯å­˜æ”¾é¡µè¡¨çš„åŸºåœ°å€ï¼Œriscvå†…æ ¸æ€å’Œç”¨æˆ·æ€ï¼Œåˆ†æ—¶ä½¿ç”¨è¿™ä¸ªé¡µè¡¨åŸºåœ°å€å¯„å­˜å™¨ï¼Œè¿™ä¸ªå¯„å­˜å™¨çš„æœ€é«˜bitè¡¨ç¤ºæ˜¯å¦å¯ç”¨é¡µè¡¨ã€‚å¦‚æœå¯ç”¨é¡µè¡¨ï¼Œç¡¬ä»¶åœ¨æ‰§è¡Œè®¿å­˜æŒ‡ä»¤çš„æ—¶å€™ï¼Œåœ¨TLBæ²¡æœ‰å‘½ä¸­æ—¶ï¼Œå°±ä¼šé€šè¿‡ `satp` åšpage table walkï¼Œä»¥æ­¤æ¥æ‰¾è™šæ‹Ÿåœ°å€å¯¹åº”çš„ç‰©ç†åœ°å€ã€‚

åˆ°æ­¤ä¸ºæ­¢ï¼Œä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿæ—¶éœ€è¦ç”¨åˆ°çš„å¯„å­˜å™¨éƒ½æœ‰äº†ã€‚æˆ‘ä»¬ä¸‹é¢é€šè¿‡å…·ä½“çš„ä¸­æ–­æˆ–è€…å¼‚å¸¸æµç¨‹ï¼ŒæŠŠæ•´ä¸ªè¿‡ç¨‹ä¸²èµ·æ¥ã€‚

#### Trapå¤„ç†æµç¨‹

ä¸­æ–­å¼‚å¸¸å‘é‡è¡¨çš„åœ°å€ï¼Œä¼šæå‰é…ç½®åˆ° `stvec` ä¸­ã€‚`medeleg/mideleg` å¯„å­˜å™¨ä¹Ÿéœ€è¦æå‰é…ç½®å¥½ï¼ŒæŠŠéœ€è¦åœ¨S modeä¸‹å¤„ç†çš„å¼‚å¸¸å’Œä¸­æ–­å¯¹åº”çš„bité…ç½®ä¸Šã€‚

å½“ä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿçš„æ—¶å€™ï¼Œç¡¬ä»¶æŠŠSIEçš„å€¼copyåˆ°SPIEï¼Œå½“å‰å¤„ç†å™¨modeå†™å…¥SPPï¼ŒSIEæ¸…0ã€‚`sepc` å­˜å…¥å¼‚å¸¸æŒ‡ä»¤åœ°å€ã€æˆ–è€…ä¸­æ–­æŒ‡ä»¤åœ°å€ï¼Œ`scause` å†™å…¥ä¸­æ–­æˆ–è€…å¼‚å¸¸çš„åŸå› ï¼Œ`stval` å†™å…¥ä¸­æ–­æˆ–å¼‚å¸¸çš„å‚æ•°ï¼Œç„¶åé€šè¿‡ `stvec` å¾—åˆ°ä¸­æ–­å¼‚å¸¸å‘é‡çš„åœ°å€ã€‚éšåï¼Œç¡¬ä»¶ä»ä¸­æ–­å¼‚å¸¸å‘é‡åœ°å€å–æŒ‡ä»¤æ‰§è¡Œã€‚

ä»¥Linuxå†…æ ¸ä¸ºä¾‹ï¼Œriscvçš„ä¸­æ–­å¼‚å¸¸å¤„ç†æµç¨‹ï¼Œå…ˆä¿å­˜ä¸­æ–­æˆ–å¼‚å¸¸å‘ç”Ÿæ—¶çš„å¯„å­˜å™¨ä¸Šä¸‹æ–‡ï¼Œç„¶åæ ¹æ® `scause` çš„ä¿¡æ¯ï¼Œæ‰¾è§å…·ä½“çš„ä¸­æ–­æˆ–å¼‚å¸¸å¤„ç†å‡½æ•°æ‰§è¡Œã€‚å…·ä½“çš„è½¯ä»¶æµç¨‹åˆ†æå¯ä»¥å‚è€ƒï¼š[Linuxå†…æ ¸riscv entry.Såˆ†æ](https://wangzhou.github.io/Linuxå†…æ ¸riscv-entry-Såˆ†æ/)ã€‚

å½“å¼‚å¸¸æˆ–ä¸­æ–­éœ€è¦è¿”å›æ—¶ï¼Œè½¯ä»¶å¯ä»¥ä½¿ç”¨sretæŒ‡ä»¤ï¼ŒsretæŒ‡ä»¤åœ¨æ‰§è¡Œçš„æ—¶å€™ï¼Œä¼šæŠŠ `sepc` å¯„å­˜å™¨é‡Œä¿å­˜çš„åœ°å€ä½œä¸ºè¿”å›åœ°å€ï¼Œä½¿ç”¨SPPå¯„å­˜å™¨é‡Œçš„å€¼ä½œä¸ºCPUçš„modeï¼ŒæŠŠSPIEçš„å€¼æ¢å¤åˆ°SIEä¸Šï¼ŒSPIEå†™1ï¼ŒSPPå†™å…¥U modeç¼–å·ã€‚å¯è§ï¼Œåœ¨è°ƒç”¨sretå‰ï¼Œè½¯ä»¶è¦é…ç½®å¥½sepcã€SPPã€SPIEå¯„å­˜å™¨çš„å€¼ã€‚

#### ä¸€äº›ç‰¹æƒæŒ‡ä»¤

ecallæˆ–è€…ebreakå¼‚å¸¸ã€‚ecallå¼‚å¸¸åˆå¯ä»¥åˆ†ä¸ºecall from U modeã€ecall from S modeï¼Œåˆ†åˆ«è¡¨ç¤ºecallæ˜¯åœ¨CPU U modeè¿˜æ˜¯åœ¨S modeå‘èµ·çš„ã€‚åœ¨Linuxä¸Šï¼Œä»U modeå‘èµ·çš„ecallå°±æ˜¯ä¸€ä¸ªç³»ç»Ÿè°ƒç”¨ï¼Œè½¯ä»¶æŠŠç³»ç»Ÿè°ƒç”¨éœ€è¦çš„å‚æ•°å…ˆæ‘†åˆ°ç³»ç»Ÿå¯„å­˜å™¨ä¸Šï¼Œç„¶åè§¦å‘ecallæŒ‡ä»¤ï¼Œç¡¬ä»¶ä¾ç…§ä¸Šè¿°çš„å¼‚å¸¸æµç¨‹æ”¹å˜CPUçš„çŠ¶æ€ï¼Œæœ€ç»ˆè½¯ä»¶æ‰§è¡Œç³»ç»Ÿè°ƒç”¨ä»£ç ï¼Œå‚æ•°ä»ç³»ç»Ÿå¯„å­˜å™¨ä¸Šè·å–ã€‚

> Syscall çš„è°ƒç”¨å‚æ•°å’Œè¿”å›å€¼ä¼ é€’é€šè¿‡éµå¾ªå¦‚ä¸‹çº¦å®šå®ç°ï¼š
>
> - è°ƒç”¨å‚æ•°
>   - `a7` å¯„å­˜å™¨å­˜æ”¾ç³»ç»Ÿè°ƒç”¨å·ï¼ŒåŒºåˆ†æ˜¯å“ªä¸ª Syscall
>   - `a0-a5` å¯„å­˜å™¨ä¾æ¬¡ç”¨æ¥è¡¨ç¤º Syscall ç¼–ç¨‹æ¥å£ä¸­å®šä¹‰çš„å‚æ•°
> - è¿”å›å€¼
>   - `a0` å¯„å­˜å™¨å­˜æ”¾ Syscall çš„è¿”å›å€¼

æœºå™¨ç›¸å…³çš„æŒ‡ä»¤ï¼šresetã€wfiã€‚resetå¤ä½æ•´ä¸ªriscvæœºå™¨ã€‚wfiæ‰§è¡Œçš„æ—¶å€™ä¼šæŒ‚èµ·CPUï¼Œç›´åˆ°CPUæ”¶åˆ°ä¸­æ–­ï¼Œä¸€èˆ¬æ˜¯ç”¨æ¥é™ä½åŠŸè€—çš„ã€‚

å†…å­˜å±éšœç›¸å…³çš„æŒ‡ä»¤ï¼šsfence.vmaã€‚sfence.vmaï¼Œå’Œå…¶ä»–æ¶æ„ä¸‹çš„TLB flushæŒ‡ä»¤ç±»ä¼¼ï¼Œç”¨æ¥æ¸…ç©ºTLBï¼Œè¿™ä¸ªæŒ‡ä»¤å¯ä»¥å¸¦ASIDæˆ–addresså‚æ•°ï¼Œè¡¨ç¤ºæ¸…ç©ºå¯¹åº”å‚æ•°æ ‡è®°çš„TLBï¼Œå½“ASIDæˆ–è€…addressçš„å¯„å­˜å™¨æ˜¯X0æ—¶ï¼Œè¡¨ç¤ºå¯¹åº”çš„å‚æ•°æ˜¯æ— æ•ˆçš„ã€‚

### 2) æµç¨‹åˆ†æ

[Linuxå†…æ ¸riscv head.Såˆ†æ | Sherlock's blog (wangzhou.github.io)](https://wangzhou.github.io/Linuxå†…æ ¸riscv-head-Såˆ†æ/)

[Linuxå†…æ ¸riscv entry.Såˆ†æ | Sherlock's blog (wangzhou.github.io)](https://wangzhou.github.io/Linuxå†…æ ¸riscv-entry-Såˆ†æ/)

---

#### ä¸€äº›å‰ç½®çŸ¥è¯†

##### riscvæ±‡ç¼–/kernel

```assembly
#define __ASM_STR(x)	x
#define __REG_SEL(a, b)	__ASM_STR(a)
#define REG_S		__REG_SEL(sd, sw)
#define REG_L		__REG_SEL(ld, lw)
ld rd, offset(rs1) 		# x[rd] = M[x[rs1] + sext(offset)][63:0]
sd rs2, offset(rs1) M[x[rs1] + sext(offset) = x[rs2][63: 0]

/*
	arch/riscv/kernel/asm-offsets.cå®šä¹‰äº†å¾ˆå¤šstructç›¸å¯¹äºé¦–åœ°å€çš„åç§»é‡ï¼Œ
	å…¶ç›®çš„æ˜¯åˆ©ç”¨sp/tpæŒ‡é’ˆä¿å­˜/æ¢å¤context.
	OFFSETå®å®šä¹‰åœ¨: include/linux/kbuild.h
	å‚è€ƒ: https://blog.csdn.net/gzxb1995/article/details/105066070
*/
#define DEFINE(sym, val) \
	asm volatile("\n.ascii \"->" #sym " %0 " #val "\"" : : "i" (val))
#define OFFSET(sym, str, mem) \
	DEFINE(sym, offsetof(struct str, mem))
#define offsetof(TYPE, MEMBER)	__builtin_offsetof(TYPE, MEMBER)

/* PT_*(sp) */
OFFSET(PT_RA, pt_regs, ra); => #define PT_RA(x) //...

/* TASK_TI_*(tp) */
OFFSET(TASK_TI_KERNEL_SP, task_struct, thread_info.kernel_sp);
OFFSET(TASK_TI_USER_SP, task_struct, thread_info.user_sp);

li rd, immediate	 	# x[rd] = immediate
la rd, symbol 			# x[rd] = &symbol
j offset 				# pc += sext(offset)
jr rs1 					# pc = x[rs1]
jal rd, offset 			# x[rd] = pc+4; pc += sext(offset)
jalr rd, offset(rs1) 	# t =pc+4; pc=(x[rs1]+sext(offset))&~1; x[rd]=t
tail symbol 			# pc = &symbol; clobber x[6]
add rd, rs1, rs2 		# x[rd] = x[rs1] + x[rs2]

csrrw rd, csr, zimm[4:0] # (csrrw tp, CSR, tp) t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t
csrrc rd, csr, rs1 		 # t = CSRs[csr]; CSRs[csr] = t &~x[rs1]; x[rd] = t
csrr rd, csr 			 # x[rd] = CSRs[csr]
csrw csr, rs1 			 # CSRs[csr] = x[rs1]

addi rd, rs1, immediate  # x[rd] = x[rs1] + sext(immediate)
andi rd, rs1, immediate  # x[rd] = x[rs1] & sext(immediate)
srli rd, rs1, shamt 	 # x[rd] = (x[rs1] â‰«ğ‘¢ shamt)
slli rd, rs1, shamt      # x[rd] = x[rs1] â‰ª shamt

bnez rs1, offset 		 # if (rs1 â‰  0) pc += sext(offset) <=>  bne rs1, x0, offset
bge rs1, rs2, offset     # if (rs1 â‰¥s rs2) pc += sext(offset)
bgeu rs1, rs2, offset 	 # if (rs1 â‰¥u rs2) pc += sext(offset)
```

##### task_struct/pt_regs/kernel_stack

```c
struct task_struct {
    struct thread_info		thread_info;
    /* CPU-specific state of this task: */
	struct thread_struct		thread;
}

// arch/riscv/include/asm/thread_info.h
/*
 * low level task data that entry.S needs immediate access to
 * - this struct should fit entirely inside of one cache line
 * - if the members of this struct changes, the assembly constants
 *   in asm-offsets.c must be updated accordingly
 * - thread_info is included in task_struct at an offset of 0.  This means that
 *   tp points to both thread_info and task_struct.
 */
struct thread_info {
	unsigned long   flags;		/* low level flags */
	int             preempt_count;  /* 0=>preemptible, <0=>BUG */
	/*
	 * These stack pointers are overwritten on every system call or
	 * exception.  SP is also saved to the stack it can be recovered when
	 * overwritten.
	 */
	long			kernel_sp;	/* Kernel stack pointer */
	long			user_sp;	/* User stack pointer */
	int				cpu;
	unsigned long	syscall_work;	/* SYSCALL_WORK_ flags */
};

/* CPU-specific state of a task */
struct thread_struct {
	/* Callee-saved registers */
	unsigned long ra;
	unsigned long sp;	/* Kernel mode stack */
	unsigned long s[12];	/* s[0]: frame pointer */
	unsigned long bad_cause;
	unsigned long align_ctl;
};

// arch/riscv/include/asm/ptrace.h
struct pt_regs {
	unsigned long epc;
	unsigned long ra;
	unsigned long sp;
	unsigned long gp;
	unsigned long tp;
	unsigned long t0;
	unsigned long t1;
	unsigned long t2;
	unsigned long s0;
	unsigned long s1;
	unsigned long a0;
	unsigned long a1;
	unsigned long a2;
	unsigned long a3;
	unsigned long a4;
	unsigned long a5;
	unsigned long a6;
	unsigned long a7;
	unsigned long s2;
	unsigned long s3;
	unsigned long s4;
	unsigned long s5;
	unsigned long s6;
	unsigned long s7;
	unsigned long s8;
	unsigned long s9;
	unsigned long s10;
	unsigned long s11;
	unsigned long t3;
	unsigned long t4;
	unsigned long t5;
	unsigned long t6;
	/* Supervisor/Machine CSRs */
	unsigned long status;
	unsigned long badaddr;
	unsigned long cause;
	/* a0 value before the syscall */
	unsigned long orig_a0;
};
```







#### ä»£ç åˆ†æ

ç›´æ¥åœ¨ä»£ç é‡Œå†™æ³¨é‡Šï¼Œæ®µæ³¨é‡Šç”¨ `n:` å¼€å¤´ï¼Œè¡Œæ³¨é‡Šç›´æ¥ `#`ï¼Œè¿™é‡ŒæŠŠ `CONFIG_*` éƒ½åˆ äº†ï¼Œåªä¿ç•™syscallè°ƒç”¨é“¾ç›¸å…³çš„ä»£ç ã€‚

##### head.S

- [ ] ç³»ç»Ÿå¯åŠ¨æ—¶ï¼Œscratch/tpå¯„å­˜å™¨å¦‚ä½•è®¾ç½®çš„ï¼Ÿ



##### entry.S

```assembly
SYM_CODE_START(handle_exception)
	/*
	 * If coming from userspace, preserve the user thread pointer and load
	 * the kernel thread pointer.  If we came from the kernel, the scratch
	 * register will contain 0, and we should continue on the current TP.
	 */
	csrrw tp, CSR_SCRATCH, tp # 
	bnez tp, .Lsave_context

.Lrestore_kernel_tpsp:
	csrr tp, CSR_SCRATCH
	REG_S sp, TASK_TI_KERNEL_SP(tp)

.Lsave_context:
	REG_S sp, TASK_TI_USER_SP(tp)
	REG_L sp, TASK_TI_KERNEL_SP(tp)
	addi sp, sp, -(PT_SIZE_ON_STACK)
	REG_S x1,  PT_RA(sp)
	REG_S x3,  PT_GP(sp)
	REG_S x5,  PT_T0(sp)
	save_from_x6_to_x31

	/*
	 * Disable user-mode memory access as it should only be set in the
	 * actual user copy routines.
	 *
	 * Disable the FPU/Vector to detect illegal usage of floating point
	 * or vector in kernel space.
	 */
	li t0, SR_SUM | SR_FS_VS

	REG_L s0, TASK_TI_USER_SP(tp)
	csrrc s1, CSR_STATUS, t0
	csrr s2, CSR_EPC
	csrr s3, CSR_TVAL
	csrr s4, CSR_CAUSE
	csrr s5, CSR_SCRATCH
	REG_S s0, PT_SP(sp)
	REG_S s1, PT_STATUS(sp)
	REG_S s2, PT_EPC(sp)
	REG_S s3, PT_BADADDR(sp)
	REG_S s4, PT_CAUSE(sp)
	REG_S s5, PT_TP(sp)

	/*
	 * Set the scratch register to 0, so that if a recursive exception
	 * occurs, the exception vector knows it came from the kernel
	 */
	csrw CSR_SCRATCH, x0

	/* Load the global pointer */
	load_global_pointer

	/* Load the kernel shadow call stack pointer if coming from userspace */
	scs_load_current_if_task_changed s5

	move a0, sp /* pt_regs */
	la ra, ret_from_exception

	/*
	 * MSB of cause differentiates between
	 * interrupts and exceptions
	 */
	bge s4, zero, 1f

	/* Handle interrupts */
	tail do_irq
1:
	/* Handle other exceptions */
	slli t0, s4, RISCV_LGPTR
	la t1, excp_vect_table
	la t2, excp_vect_table_end
	add t0, t1, t0
	/* Check if exception code lies within bounds */
	bgeu t0, t2, 1f
	REG_L t0, 0(t0)
	jr t0
1:
	tail do_trap_unknown
SYM_CODE_END(handle_exception)
ASM_NOKPROBE(handle_exception)
        
/*
 * The ret_from_exception must be called with interrupt disabled. Here is the
 * caller list:
 *  - handle_exception
 *  - ret_from_fork
 */
SYM_CODE_START_NOALIGN(ret_from_exception)
	REG_L s0, PT_STATUS(sp)
#ifdef CONFIG_RISCV_M_MODE
	/* the MPP value is too large to be used as an immediate arg for addi */
	li t0, SR_MPP
	and s0, s0, t0
#else
	andi s0, s0, SR_SPP
#endif
	bnez s0, 1f

	/* Save unwound kernel stack pointer in thread_info */
	addi s0, sp, PT_SIZE_ON_STACK
	REG_S s0, TASK_TI_KERNEL_SP(tp)

	/* Save the kernel shadow call stack pointer */
	scs_save_current

	/*
	 * Save TP into the scratch register , so we can find the kernel data
	 * structures again.
	 */
	csrw CSR_SCRATCH, tp
1:
	REG_L a0, PT_STATUS(sp)
	/*
	 * The current load reservation is effectively part of the processor's
	 * state, in the sense that load reservations cannot be shared between
	 * different hart contexts.  We can't actually save and restore a load
	 * reservation, so instead here we clear any existing reservation --
	 * it's always legal for implementations to clear load reservations at
	 * any point (as long as the forward progress guarantee is kept, but
	 * we'll ignore that here).
	 *
	 * Dangling load reservations can be the result of taking a trap in the
	 * middle of an LR/SC sequence, but can also be the result of a taken
	 * forward branch around an SC -- which is how we implement CAS.  As a
	 * result we need to clear reservations between the last CAS and the
	 * jump back to the new context.  While it is unlikely the store
	 * completes, implementations are allowed to expand reservations to be
	 * arbitrarily large.
	 */
	REG_L  a2, PT_EPC(sp)
	REG_SC x0, a2, PT_EPC(sp)

	csrw CSR_STATUS, a0
	csrw CSR_EPC, a2

	REG_L x1,  PT_RA(sp)
	REG_L x3,  PT_GP(sp)
	REG_L x4,  PT_TP(sp)
	REG_L x5,  PT_T0(sp)
	restore_from_x6_to_x31

	REG_L x2,  PT_SP(sp)

#ifdef CONFIG_RISCV_M_MODE
	mret
#else
	sret
#endif
SYM_CODE_END(ret_from_exception)
ASM_NOKPROBE(ret_from_exception)
```



















































