// Seed: 4017701565
module module_0 (
    input  tri   id_0,
    input  wor   id_1
    , id_7 = 1,
    input  tri0  id_2,
    output wor   id_3,
    output uwire id_4,
    output tri1  id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4
    , id_15,
    input wor id_5,
    output wire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri id_9,
    input uwire id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13
);
  wire id_16, id_17, id_18;
  wire id_19, id_20, id_21;
  module_0(
      id_0, id_13, id_2, id_8, id_8, id_8
  );
endmodule
