/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed Mar  8 08:45:58 EST 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_CReg<tUWide> INST_d2eQueue_rv;
  MOD_CReg<tUWide> INST_e2wQueue_rv;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_CReg<tUWide> INST_f2dQueue_rv;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Reg<tUInt32> INST_rf_0;
  MOD_Reg<tUInt32> INST_rf_1;
  MOD_Reg<tUInt32> INST_rf_10;
  MOD_Reg<tUInt32> INST_rf_11;
  MOD_Reg<tUInt32> INST_rf_12;
  MOD_Reg<tUInt32> INST_rf_13;
  MOD_Reg<tUInt32> INST_rf_14;
  MOD_Reg<tUInt32> INST_rf_15;
  MOD_Reg<tUInt32> INST_rf_16;
  MOD_Reg<tUInt32> INST_rf_17;
  MOD_Reg<tUInt32> INST_rf_18;
  MOD_Reg<tUInt32> INST_rf_19;
  MOD_Reg<tUInt32> INST_rf_2;
  MOD_Reg<tUInt32> INST_rf_20;
  MOD_Reg<tUInt32> INST_rf_21;
  MOD_Reg<tUInt32> INST_rf_22;
  MOD_Reg<tUInt32> INST_rf_23;
  MOD_Reg<tUInt32> INST_rf_24;
  MOD_Reg<tUInt32> INST_rf_25;
  MOD_Reg<tUInt32> INST_rf_26;
  MOD_Reg<tUInt32> INST_rf_27;
  MOD_Reg<tUInt32> INST_rf_28;
  MOD_Reg<tUInt32> INST_rf_29;
  MOD_Reg<tUInt32> INST_rf_3;
  MOD_Reg<tUInt32> INST_rf_30;
  MOD_Reg<tUInt32> INST_rf_31;
  MOD_Reg<tUInt32> INST_rf_4;
  MOD_Reg<tUInt32> INST_rf_5;
  MOD_Reg<tUInt32> INST_rf_6;
  MOD_Reg<tUInt32> INST_rf_7;
  MOD_Reg<tUInt32> INST_rf_8;
  MOD_Reg<tUInt32> INST_rf_9;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1154;
  tUWide DEF_toDmem_rv_port1__read____d1150;
  tUWide DEF_toImem_rv_port1__read____d1146;
  tUInt8 DEF_rd_idx__h23465;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d430;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d423;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d426;
  tUInt8 DEF_def__h44749;
  tUInt8 DEF_def__h44703;
  tUInt8 DEF_def__h44657;
  tUInt8 DEF_def__h44611;
  tUInt8 DEF_def__h44565;
  tUInt8 DEF_def__h44519;
  tUInt8 DEF_def__h44473;
  tUInt8 DEF_def__h44427;
  tUInt8 DEF_def__h44381;
  tUInt8 DEF_def__h44335;
  tUInt8 DEF_def__h44289;
  tUInt8 DEF_def__h44243;
  tUInt8 DEF_def__h44197;
  tUInt8 DEF_def__h44151;
  tUInt8 DEF_def__h44105;
  tUInt8 DEF_def__h44059;
  tUInt8 DEF_def__h44013;
  tUInt8 DEF_def__h43967;
  tUInt8 DEF_def__h43921;
  tUInt8 DEF_def__h43875;
  tUInt8 DEF_def__h43829;
  tUInt8 DEF_def__h43783;
  tUInt8 DEF_def__h43737;
  tUInt8 DEF_def__h43691;
  tUInt8 DEF_def__h43645;
  tUInt8 DEF_def__h43599;
  tUInt8 DEF_def__h43553;
  tUInt8 DEF_def__h43507;
  tUInt8 DEF_def__h43461;
  tUInt8 DEF_def__h43415;
  tUInt8 DEF_def__h43369;
  tUInt8 DEF_rs1_idx__h23463;
  tUInt8 DEF_rs2_idx__h23464;
  tUWide DEF_d2eQueue_rv_port1__read____d433;
  tUWide DEF_d2eQueue_rv_port0__read____d710;
  tUWide DEF_e2wQueue_rv_port1__read____d712;
  tUWide DEF_e2wQueue_rv_port0__read____d903;
  tUWide DEF_f2dQueue_rv_port1__read____d238;
  tUWide DEF_f2dQueue_rv_port0__read____d257;
  tUWide DEF_fromMMIO_rv_port1__read____d915;
  tUWide DEF_fromMMIO_rv_port0__read____d1156;
  tUWide DEF_toMMIO_rv_port0__read____d769;
  tUWide DEF_fromDmem_rv_port1__read____d917;
  tUWide DEF_fromDmem_rv_port0__read____d1152;
  tUWide DEF_toDmem_rv_port0__read____d772;
  tUWide DEF_fromImem_rv_port1__read____d259;
  tUWide DEF_fromImem_rv_port0__read____d1148;
  tUWide DEF_toImem_rv_port0__read____d235;
  tUInt8 DEF_def__h43323;
  tUInt8 DEF_starting__h21872;
  tUInt8 DEF_y__h36674;
  tUInt32 DEF_rv1__h36678;
  tUInt32 DEF_d2eQueue_rv_port0__read__10_BITS_111_TO_80_22__ETC___d762;
  tUInt32 DEF_d2eQueue_rv_port0__read__10_BITS_111_TO_80_22__ETC___d763;
  tUInt32 DEF_x__h36886;
  tUInt8 DEF_rd_idx__h40591;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BITS_126_TO_124___d926;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BIT_212___d723;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BIT_208___d738;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BIT_183___d717;
  tUInt8 DEF_x__h36673;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BIT_121___d913;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BIT_85___d922;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BIT_55___d908;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BIT_0___d906;
  tUInt8 DEF_IF_scoreboard_0_readBeforeLaterWrites_0_read___ETC___d265;
  tUInt8 DEF_IF_scoreboard_1_readBeforeLaterWrites_0_read___ETC___d270;
  tUInt8 DEF_IF_scoreboard_2_readBeforeLaterWrites_0_read___ETC___d275;
  tUInt8 DEF_IF_scoreboard_3_readBeforeLaterWrites_0_read___ETC___d280;
  tUInt8 DEF_IF_scoreboard_4_readBeforeLaterWrites_0_read___ETC___d285;
  tUInt8 DEF_IF_scoreboard_5_readBeforeLaterWrites_0_read___ETC___d290;
  tUInt8 DEF_IF_scoreboard_6_readBeforeLaterWrites_0_read___ETC___d295;
  tUInt8 DEF_IF_scoreboard_7_readBeforeLaterWrites_0_read___ETC___d300;
  tUInt8 DEF_IF_scoreboard_8_readBeforeLaterWrites_0_read___ETC___d305;
  tUInt8 DEF_IF_scoreboard_9_readBeforeLaterWrites_0_read___ETC___d310;
  tUInt8 DEF_IF_scoreboard_10_readBeforeLaterWrites_0_read__ETC___d315;
  tUInt8 DEF_IF_scoreboard_11_readBeforeLaterWrites_0_read__ETC___d320;
  tUInt8 DEF_IF_scoreboard_12_readBeforeLaterWrites_0_read__ETC___d325;
  tUInt8 DEF_IF_scoreboard_13_readBeforeLaterWrites_0_read__ETC___d330;
  tUInt8 DEF_IF_scoreboard_14_readBeforeLaterWrites_0_read__ETC___d335;
  tUInt8 DEF_IF_scoreboard_15_readBeforeLaterWrites_0_read__ETC___d340;
  tUInt8 DEF_IF_scoreboard_16_readBeforeLaterWrites_0_read__ETC___d345;
  tUInt8 DEF_IF_scoreboard_17_readBeforeLaterWrites_0_read__ETC___d350;
  tUInt8 DEF_IF_scoreboard_18_readBeforeLaterWrites_0_read__ETC___d355;
  tUInt8 DEF_IF_scoreboard_19_readBeforeLaterWrites_0_read__ETC___d360;
  tUInt8 DEF_IF_scoreboard_20_readBeforeLaterWrites_0_read__ETC___d365;
  tUInt8 DEF_IF_scoreboard_21_readBeforeLaterWrites_0_read__ETC___d370;
  tUInt8 DEF_IF_scoreboard_22_readBeforeLaterWrites_0_read__ETC___d375;
  tUInt8 DEF_IF_scoreboard_23_readBeforeLaterWrites_0_read__ETC___d380;
  tUInt8 DEF_IF_scoreboard_24_readBeforeLaterWrites_0_read__ETC___d385;
  tUInt8 DEF_IF_scoreboard_25_readBeforeLaterWrites_0_read__ETC___d390;
  tUInt8 DEF_IF_scoreboard_26_readBeforeLaterWrites_0_read__ETC___d395;
  tUInt8 DEF_IF_scoreboard_27_readBeforeLaterWrites_0_read__ETC___d400;
  tUInt8 DEF_IF_scoreboard_28_readBeforeLaterWrites_0_read__ETC___d405;
  tUInt8 DEF_IF_scoreboard_29_readBeforeLaterWrites_0_read__ETC___d410;
  tUInt8 DEF_IF_scoreboard_30_readBeforeLaterWrites_0_read__ETC___d415;
  tUInt8 DEF_IF_scoreboard_31_readBeforeLaterWrites_0_read__ETC___d420;
  tUInt32 DEF_imm__h36681;
  tUInt8 DEF_IF_d2eQueue_rv_port0__read__10_BIT_212_23_THEN_ETC___d725;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BIT_112_15_EQ_epoc_ETC___d716;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BITS_60_TO_56_24_EQ_0___d925;
  tUInt8 DEF_e2wQueue_rv_port0__read__03_BITS_53_TO_52_09_E_ETC___d910;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BITS_181_TO_180_18_ETC___d719;
  tUInt8 DEF_d2eQueue_rv_port0__read__10_BIT_183_17_OR_NOT__ETC___d721;
  tUInt32 DEF_x__h37167;
  tUInt32 DEF_x__h37004;
  tUInt32 DEF_x__h36934;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d233;
  tUInt32 DEF_signed_0___d246;
  tUInt32 DEF_def__h39278;
  tUInt32 DEF_x_wget__h1440;
  tUInt32 DEF_lfh___d234;
  tUInt8 DEF_x_wget__h20961;
  tUInt8 DEF_x_wget__h20464;
  tUInt8 DEF_x_wget__h19967;
  tUInt8 DEF_x_wget__h19470;
  tUInt8 DEF_x_wget__h18973;
  tUInt8 DEF_x_wget__h18476;
  tUInt8 DEF_x_wget__h17979;
  tUInt8 DEF_x_wget__h17482;
  tUInt8 DEF_x_wget__h16985;
  tUInt8 DEF_x_wget__h16488;
  tUInt8 DEF_x_wget__h15991;
  tUInt8 DEF_x_wget__h15494;
  tUInt8 DEF_x_wget__h14997;
  tUInt8 DEF_x_wget__h14500;
  tUInt8 DEF_x_wget__h14003;
  tUInt8 DEF_x_wget__h13506;
  tUInt8 DEF_x_wget__h13009;
  tUInt8 DEF_x_wget__h12512;
  tUInt8 DEF_x_wget__h12015;
  tUInt8 DEF_x_wget__h11518;
  tUInt8 DEF_x_wget__h11021;
  tUInt8 DEF_x_wget__h10524;
  tUInt8 DEF_x_wget__h10027;
  tUInt8 DEF_x_wget__h9530;
  tUInt8 DEF_x_wget__h9033;
  tUInt8 DEF_x_wget__h8536;
  tUInt8 DEF_x_wget__h8039;
  tUInt8 DEF_x_wget__h7542;
  tUInt8 DEF_x_wget__h7045;
  tUInt8 DEF_x_wget__h6548;
  tUInt8 DEF_x_wget__h6051;
  tUInt8 DEF_x_wget__h5551;
  tUWide DEF_f2dQueue_rv_port0__read__57_BITS_112_TO_48___d569;
  tUInt32 DEF_def__h1755;
  tUInt8 DEF_def__h21266;
  tUInt8 DEF_def__h20769;
  tUInt8 DEF_def__h20272;
  tUInt8 DEF_def__h19775;
  tUInt8 DEF_def__h19278;
  tUInt8 DEF_def__h18781;
  tUInt8 DEF_def__h18284;
  tUInt8 DEF_def__h17787;
  tUInt8 DEF_def__h17290;
  tUInt8 DEF_def__h16793;
  tUInt8 DEF_def__h16296;
  tUInt8 DEF_def__h15799;
  tUInt8 DEF_def__h15302;
  tUInt8 DEF_def__h14805;
  tUInt8 DEF_def__h14308;
  tUInt8 DEF_def__h13811;
  tUInt8 DEF_def__h13314;
  tUInt8 DEF_def__h12817;
  tUInt8 DEF_def__h12320;
  tUInt8 DEF_def__h11823;
  tUInt8 DEF_def__h11326;
  tUInt8 DEF_def__h10829;
  tUInt8 DEF_def__h10332;
  tUInt8 DEF_def__h9835;
  tUInt8 DEF_def__h9338;
  tUInt8 DEF_def__h8841;
  tUInt8 DEF_def__h8344;
  tUInt8 DEF_def__h7847;
  tUInt8 DEF_def__h7350;
  tUInt8 DEF_def__h6853;
  tUInt8 DEF_def__h6356;
  tUInt8 DEF_def__h5859;
  tUWide DEF__1_CONCAT_IF_fromImem_rv_port1__read__59_BITS_6_ETC___d610;
  tUWide DEF_f2dQueue_rv_port0__read__57_BITS_112_TO_48_69__ETC___d609;
  tUWide DEF__0_CONCAT_DONTCARE___d783;
  tUWide DEF_IF_fromImem_rv_port1__read__59_BITS_24_TO_20_2_ETC___d608;
  tUWide DEF__1_CONCAT_NOT_d2eQueue_rv_port0__read__10_BIT_1_ETC___d848;
  tUWide DEF_IF_NOT_d2eQueue_rv_port0__read__10_BIT_183_17__ETC___d847;
  tUWide DEF__0_CONCAT_DONTCARE___d947;
  tUWide DEF_d2eQueue_rv_port0__read__10_BITS_216_TO_177_45_ETC___d846;
  tUWide DEF__1_CONCAT_pc_register_CONCAT_IF_pc_readBeforeLa_ETC___d255;
  tUWide DEF_IF_pc_readBeforeLaterWrites_0_read__47_AND_pc__ETC___d254;
  tUWide DEF__0_CONCAT_DONTCARE___d443;
  tUWide DEF__16_CONCAT_pc_register_CONCAT_0___d251;
  tUWide DEF__1_CONCAT_IF_d2eQueue_rv_port0__read__10_BIT_18_ETC___d862;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1155;
  tUWide DEF__1_CONCAT_getDResp_a___d1151;
  tUWide DEF__1_CONCAT_getIResp_a___d1147;
  tUWide DEF__0_CONCAT_DONTCARE___d444;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
