-- VHDL for IBM SMS ALD page 12.12.32.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/18/2020 8:38:43 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS:	 in STD_LOGIC;
		MS_FILE_OP_DOT_D_CYCLE:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE:	 in STD_LOGIC;
		MS_INPUT_CYCLE:	 in STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES:	 in STD_LOGIC;
		MS_STOP_AT_J_TLU:	 in STD_LOGIC;
		PS_C_CYCLE:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_STOP_AT_F_JRJ:	 out STD_LOGIC;
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN:	 out STD_LOGIC;
		PS_STOP_AT_H:	 out STD_LOGIC;
		PS_STOP_AT_J:	 out STD_LOGIC);
end ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC;

architecture behavioral of ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC is 

	signal OUT_4A_E: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_2C_B: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_2D_P: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;
begin
	OUT_4A_E <= NOT(PS_STOP_AT_H_ON_B_CYCLE_OPS AND PS_B_CYCLE_1 AND PS_1ST_SCAN );
	OUT_2A_C <= NOT(MS_INPUT_CYCLE AND MS_OUTPUT_CYCLE );
	OUT_2C_B <= NOT(MS_FILE_OP_DOT_D_CYCLE );
	OUT_4D_D <= NOT(PS_X_CYCLE AND MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE );
	OUT_2D_P <= NOT(OUT_4A_E AND OUT_4D_D );
	OUT_4E_NoPin <= NOT(PS_STOP_AT_J_ON_B_CY_OP_CODES AND PS_B_CYCLE_1 );
	OUT_2E_F <= NOT(OUT_4E_NoPin AND OUT_4G_NoPin );
	OUT_2F_C <= NOT(MS_STOP_AT_J_TLU AND OUT_4H_G );
	OUT_4G_NoPin <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_C_CYCLE );
	OUT_4H_G <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_A_CYCLE );
	OUT_DOT_2C <= OUT_2C_B OR OUT_2D_P;
	OUT_DOT_2E <= OUT_2E_F OR OUT_2F_C;

	MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN <= OUT_4A_E;
	PS_STOP_AT_F_JRJ <= OUT_2A_C;
	PS_STOP_AT_H <= OUT_DOT_2C;
	PS_STOP_AT_J <= OUT_DOT_2E;


end;
