{"Source Block": ["hdl/library/axi_dmac/request_generator.v@224:240@HdlStmProcess", "      nx_state = STATE_IDLE;\n    end\n  endcase\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    state <= STATE_IDLE;\n  end else begin\n    state <= nx_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (rewind_req_valid == 1'b1 && rewind_req_ready == 1'b1) begin\n    {rew_transfer_id, rew_req_xlast, rew_id} <= rewind_req_data;\n  end\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_generator.v@232:246", "  end else begin\n    state <= nx_state;\n  end\nend\n\nalways @(posedge clk) begin\n  if (rewind_req_valid == 1'b1 && rewind_req_ready == 1'b1) begin\n    {rew_transfer_id, rew_req_xlast, rew_id} <= rewind_req_data;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    completion_req_valid <= 1'b0;\n  end else begin\n"]], "Diff Content": {"Delete": [[229, "always @(posedge clk) begin\n"], [230, "  if (resetn == 1'b0) begin\n"], [231, "    state <= STATE_IDLE;\n"], [232, "  end else begin\n"], [233, "    state <= nx_state;\n"], [235, "end\n"]], "Add": []}}