<html>
<head>
<title>Welcome to MARS Lab aka Microprocessor Architecture Research Secretsauce</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#7c51a1>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/MARS/img/4_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/MARS/img/4_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/MARS/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>

				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/w_bg.gif' width=1px height=3px><br>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars4_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars4_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | Publications | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0>
							<tr height=20px>
								<td width=10px></td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/uarch_all.html'>All Papers</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/uarch_journal.html'>Journal Articles</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_front.gif">
<a href='/MARS/publications/uarch_conference.html'><b>Conference Papers</b></a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/uarch_workshop+poster.html'>Workshop and Poster</a>
								</td>
                                                                <td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/uarch_bookchapters.html'>Book Chapters</a>
                                                                </td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/uarch_thesis.html'>Theses</a>
								</td>
								<td width=10px></td>
							</tr>
						</table>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0 style="border: 1px solid #e5dcec;">

							<!--
					</td>
				</tr>
				<tr>
					<td align=center>
						-->
							<tr>
								<td colspan=5 align=center>
									<table width=700px cellspacing=1 cellpadding=1>
										<tr>
											<td align=left>
			<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
			<span class=mars4_>
			<a href='/MARS/publications/all_conference.html'>All Technical Papers (by date)</a><br>
			<a href='/MARS/publications/ieeemicroeic_conference.html'>IEEE Micro EIC Column</a><br>
			<a href='/MARS/publications/ml_conference.html'>Systems for Machine Learning</a><br>
			<a href='/MARS/publications/sustainability_conference.html'>Sustainability</a><br>
			<a href='/MARS/publications/uarch_conference.html'><b>Conventional Processor Architecture and Compilers, Performance Modeling</b></a><br>
			<a href='/MARS/publications/secure_conference.html'>Secure, Dependable and Autonomic Computing, DRM</a><br>
			<a href='/MARS/publications/embed_conference.html'>Embedded Computing</a><br>
			<a href='/MARS/publications/lpower_conference.html'>Low-Power Techniques</a><br>
			<a href='/MARS/publications/fpga_conference.html'>FPGA Techniques</a><br>
			<a href='/MARS/publications/soc_conference.html'>3D ICs, SoC, Physical Design and EDA Tools</a><br>
			<a href='/MARS/publications/parallel_conference.html'>Multicore, Parallel Architecture and Systems</a><br>
			<a href='/MARS/publications/gfx_conference.html'>Support for 3D Graphics</a>
			</span>
											</td>
										</tr>
<!--
							<tr>
								<td align=center>
									<img src='/MARS/img/4_bg.gif' width=700px height=1px>
								</td>
							</tr>
-->
							<!--<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></tr></td>-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://research.facebook.com/publications/memory-oriented-design-space-exploration-of-edge-ai-hardware-for-xr-applications/' target=_blank>TinyML-23</a></span></td><td align='justify'><span class=mars4_>Vivek Parmer, Syed Shakib Sarwar, Ziyun Li, Hsien-Hsin S. Lee, Barbara De Salvo, Manan Suri. "<b>Memory-Oriented Design Space Exploration of Edge-AI Hardware for XR Applications</b>." In <i>tinyML Research Symposium</i>, 2023.<br>[<a href='/MARS/pub/tinyML2023.pdf'>pdf</a>] [<a href='/MARS/present/tinyML2023.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/MARS/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/MARS/pub/socc14.pdf'>pdf</a>] [<a href='/MARS/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/MARS/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/MARS/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/MARS/pub/isca40.pdf'>pdf</a>] [<a href='/MARS/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/MARS/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/MARS/pub/icpp11.pdf'>pdf</a>] [<a href='/MARS/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/MARS/pub/mwscas11.pdf'>pdf</a>] [<a href='/MARS/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/MARS/pub/micro43.pdf'>pdf</a>] [<a href='/MARS/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/MARS/pub/isca37.pdf'>pdf</a>] [<a href='/MARS/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/MARS/pub/asplos15.pdf'>pdf</a>] [<a href='/MARS/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/MARS/pub/hpca16.pdf'>pdf</a>] [<a href='/MARS/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/MARS/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/MARS/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/MARS/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/MARS/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/MARS/pub/micro41.pdf'>pdf</a>] [<a href='/MARS/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/MARS/pub/samos08.pdf'>pdf</a>] [<a href='/MARS/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-2.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-1.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/MARS/pub/asplos08.pdf'>pdf</a>] [<a href='/MARS/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/MARS/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/MARS/pub/micro40.pdf'>pdf</a>] [<a href='/MARS/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-1.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/MARS/pub/iiswc07.pdf'>pdf</a>] [<a href='/MARS/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/MARS/pub/cf07.pdf'>pdf</a>] [<a href='/MARS/present/cf07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/MARS/pub/micro39-1.pdf'>pdf</a>] [<a href='/MARS/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/MARS/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/MARS/pub/iiswc06.pdf'>pdf</a>] [<a href='/MARS/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/MARS/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/MARS/pub/acsac04.pdf'>pdf</a>] [<a href='/MARS/present/acsac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/MARS/pub/dac04.pdf'>pdf</a>] [<a href='/MARS/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/MARS/pub/icpp03.pdf'>pdf</a>] [<a href='/MARS/present/icpp03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/MARS/pub/islped03.pdf'>pdf</a>] [<a href='/MARS/present/islped03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/MARS/pub/cgo03.pdf'>pdf</a>] [<a href='/MARS/present/cgo03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA-07</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/MARS/pub/hpca7.pdf'>pdf</a>] [<a href='/MARS/present/hpca7.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO-33</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/MARS/pub/micro33.pdf'>pdf</a>] [<a href='/MARS/present/micro33.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/MARS/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/MARS/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/MARS/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://research.facebook.com/publications/memory-oriented-design-space-exploration-of-edge-ai-hardware-for-xr-applications/' target=_blank>TinyML-23</a></span></td><td align='justify'><span class=mars4_>Vivek Parmer, Syed Shakib Sarwar, Ziyun Li, Hsien-Hsin S. Lee, Barbara De Salvo, Manan Suri. "<b>Memory-Oriented Design Space Exploration of Edge-AI Hardware for XR Applications</b>." In <i>tinyML Research Symposium</i>, 2023.<br>[<a href='/MARS/pub/tinyML2023.pdf'>pdf</a>] [<a href='/MARS/present/tinyML2023.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/MARS/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/MARS/pub/socc14.pdf'>pdf</a>] [<a href='/MARS/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/MARS/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/MARS/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/MARS/pub/isca40.pdf'>pdf</a>] [<a href='/MARS/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/MARS/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/MARS/pub/icpp11.pdf'>pdf</a>] [<a href='/MARS/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/MARS/pub/mwscas11.pdf'>pdf</a>] [<a href='/MARS/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/MARS/pub/micro43.pdf'>pdf</a>] [<a href='/MARS/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/MARS/pub/isca37.pdf'>pdf</a>] [<a href='/MARS/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/MARS/pub/asplos15.pdf'>pdf</a>] [<a href='/MARS/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/MARS/pub/hpca16.pdf'>pdf</a>] [<a href='/MARS/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/MARS/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/MARS/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/MARS/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/MARS/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/MARS/pub/micro41.pdf'>pdf</a>] [<a href='/MARS/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/MARS/pub/samos08.pdf'>pdf</a>] [<a href='/MARS/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-2.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-1.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/MARS/pub/asplos08.pdf'>pdf</a>] [<a href='/MARS/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/MARS/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/MARS/pub/micro40.pdf'>pdf</a>] [<a href='/MARS/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-1.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/MARS/pub/iiswc07.pdf'>pdf</a>] [<a href='/MARS/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/MARS/pub/cf07.pdf'>pdf</a>] [<a href='/MARS/present/cf07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/MARS/pub/micro39-1.pdf'>pdf</a>] [<a href='/MARS/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/MARS/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/MARS/pub/iiswc06.pdf'>pdf</a>] [<a href='/MARS/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/MARS/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/MARS/pub/acsac04.pdf'>pdf</a>] [<a href='/MARS/present/acsac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/MARS/pub/dac04.pdf'>pdf</a>] [<a href='/MARS/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/MARS/pub/icpp03.pdf'>pdf</a>] [<a href='/MARS/present/icpp03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/MARS/pub/islped03.pdf'>pdf</a>] [<a href='/MARS/present/islped03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/MARS/pub/cgo03.pdf'>pdf</a>] [<a href='/MARS/present/cgo03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA-07</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/MARS/pub/hpca7.pdf'>pdf</a>] [<a href='/MARS/present/hpca7.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO-33</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/MARS/pub/micro33.pdf'>pdf</a>] [<a href='/MARS/present/micro33.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/MARS/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/MARS/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/MARS/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://research.facebook.com/publications/memory-oriented-design-space-exploration-of-edge-ai-hardware-for-xr-applications/' target=_blank>TinyML-23</a></span></td><td align='justify'><span class=mars4_>Vivek Parmer, Syed Shakib Sarwar, Ziyun Li, Hsien-Hsin S. Lee, Barbara De Salvo, Manan Suri. "<b>Memory-Oriented Design Space Exploration of Edge-AI Hardware for XR Applications</b>." In <i>tinyML Research Symposium</i>, 2023.<br>[<a href='/MARS/pub/tinyML2023.pdf'>pdf</a>] [<a href='/MARS/present/tinyML2023.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/MARS/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/MARS/pub/socc14.pdf'>pdf</a>] [<a href='/MARS/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/MARS/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/MARS/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/MARS/pub/isca40.pdf'>pdf</a>] [<a href='/MARS/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/MARS/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/MARS/pub/icpp11.pdf'>pdf</a>] [<a href='/MARS/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/MARS/pub/mwscas11.pdf'>pdf</a>] [<a href='/MARS/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/MARS/pub/micro43.pdf'>pdf</a>] [<a href='/MARS/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/MARS/pub/isca37.pdf'>pdf</a>] [<a href='/MARS/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/MARS/pub/asplos15.pdf'>pdf</a>] [<a href='/MARS/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/MARS/pub/hpca16.pdf'>pdf</a>] [<a href='/MARS/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/MARS/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/MARS/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/MARS/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/MARS/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/MARS/pub/micro41.pdf'>pdf</a>] [<a href='/MARS/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/MARS/pub/samos08.pdf'>pdf</a>] [<a href='/MARS/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-2.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-1.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/MARS/pub/asplos08.pdf'>pdf</a>] [<a href='/MARS/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/MARS/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/MARS/pub/micro40.pdf'>pdf</a>] [<a href='/MARS/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-1.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/MARS/pub/iiswc07.pdf'>pdf</a>] [<a href='/MARS/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/MARS/pub/cf07.pdf'>pdf</a>] [<a href='/MARS/present/cf07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/MARS/pub/micro39-1.pdf'>pdf</a>] [<a href='/MARS/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/MARS/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/MARS/pub/iiswc06.pdf'>pdf</a>] [<a href='/MARS/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/MARS/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/MARS/pub/acsac04.pdf'>pdf</a>] [<a href='/MARS/present/acsac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/MARS/pub/dac04.pdf'>pdf</a>] [<a href='/MARS/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/MARS/pub/icpp03.pdf'>pdf</a>] [<a href='/MARS/present/icpp03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/MARS/pub/islped03.pdf'>pdf</a>] [<a href='/MARS/present/islped03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/MARS/pub/cgo03.pdf'>pdf</a>] [<a href='/MARS/present/cgo03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA-07</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/MARS/pub/hpca7.pdf'>pdf</a>] [<a href='/MARS/present/hpca7.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO-33</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/MARS/pub/micro33.pdf'>pdf</a>] [<a href='/MARS/present/micro33.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/MARS/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/MARS/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/MARS/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
										<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=30px></td></tr>
									</table>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars4_>
									Valles Marineris<br>
									MARS
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars4_>
									<script type="text/javascript" src="https://freehitcounters.org/count/3ba8"></script><br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars4_>
									http://hsienhsinlee.github.io<br>
									Have a nice one !
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>
		</td>
		<td background='/MARS/img/4_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_10.gif'></td>
		<td></td>
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
</table>
</body>
</html>
