INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/LEGv8ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEGv8ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/LEGv8ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEGv8ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/LEGv8ALUwithControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEGv8ALUwithControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/RFALUDM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFALUDM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhoin/lab4/lab4.srcs/sim_1/new/RFALUDM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFALUDM_tb
