// Seed: 4108018757
module module_0;
  wire id_1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_3 = 32'd86
) (
    output supply1 id_0,
    input tri _id_1,
    output wor id_2,
    input tri1 _id_3
);
  logic [id_1 : 1 'b0 ==  id_3] id_5;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_2[-1] = id_3;
  wire id_4;
endmodule
