{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652617506663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652617506671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:25:06 2022 " "Processing started: Sun May 15 15:25:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652617506671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652617506671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSLAB6_Q2V2 -c DSLAB6_Q2V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSLAB6_Q2V2 -c DSLAB6_Q2V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652617506671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652617507018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652617507034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dslab6_q2v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dslab6_q2v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DSLAB6_Q2V2 " "Found entity 1: DSLAB6_Q2V2" {  } { { "DSLAB6_Q2V2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652617514953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652617514953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4word4bit_fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4word4bit_fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4WORD4BIT_FA " "Found entity 1: 4WORD4BIT_FA" {  } { { "4WORD4BIT_FA.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652617514953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652617514953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DSLAB6_Q2V2 " "Elaborating entity \"DSLAB6_Q2V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652617514984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"7447:inst2\"" {  } { { "DSLAB6_Q2V2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 152 856 976 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst2 " "Elaborated megafunction instantiation \"7447:inst2\"" {  } { { "DSLAB6_Q2V2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 152 856 976 312 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 74185:inst1 " "Elaborating entity \"74185\" for hierarchy \"74185:inst1\"" {  } { { "DSLAB6_Q2V2.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 168 624 744 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74185:inst1 " "Elaborated megafunction instantiation \"74185:inst1\"" {  } { { "DSLAB6_Q2V2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 168 624 744 328 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WORD4BIT_FA 4WORD4BIT_FA:inst0 " "Elaborating entity \"4WORD4BIT_FA\" for hierarchy \"4WORD4BIT_FA:inst0\"" {  } { { "DSLAB6_Q2V2.bdf" "inst0" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 160 448 568 480 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 4WORD4BIT_FA:inst0\|74283:inst2 " "Elaborating entity \"74283\" for hierarchy \"4WORD4BIT_FA:inst0\|74283:inst2\"" {  } { { "4WORD4BIT_FA.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { { 112 680 784 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4WORD4BIT_FA:inst0\|74283:inst2 " "Elaborated megafunction instantiation \"4WORD4BIT_FA:inst0\|74283:inst2\"" {  } { { "4WORD4BIT_FA.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { { 112 680 784 288 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 4WORD4BIT_FA:inst0\|74283:inst2\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"4WORD4BIT_FA:inst0\|74283:inst2\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "4WORD4BIT_FA:inst0\|74283:inst2\|f74283:sub 4WORD4BIT_FA:inst0\|74283:inst2 " "Elaborated megafunction instantiation \"4WORD4BIT_FA:inst0\|74283:inst2\|f74283:sub\", which is child of megafunction instantiation \"4WORD4BIT_FA:inst0\|74283:inst2\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "4WORD4BIT_FA.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { { 112 680 784 288 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 4WORD4BIT_FA:inst0\|74283:inst " "Elaborating entity \"74283\" for hierarchy \"4WORD4BIT_FA:inst0\|74283:inst\"" {  } { { "4WORD4BIT_FA.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { { 112 368 472 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "4WORD4BIT_FA:inst0\|74283:inst " "Elaborated megafunction instantiation \"4WORD4BIT_FA:inst0\|74283:inst\"" {  } { { "4WORD4BIT_FA.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/4WORD4BIT_FA.bdf" { { 112 368 472 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515069 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "22 " "Ignored 22 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1652617515216 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "14 " "Ignored 14 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1652617515216 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1652617515216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B1 GND " "Pin \"B1\" is stuck at GND" {  } { { "DSLAB6_Q2V2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/DSLAB6_Q2V2/DSLAB6_Q2V2.bdf" { { 360 976 1152 376 "B1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652617515483 "|DSLAB6_Q2V2|B1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652617515483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652617515556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652617515957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652617515957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652617515987 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652617515987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652617515987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652617515987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652617515987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:25:15 2022 " "Processing ended: Sun May 15 15:25:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652617515987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652617515987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652617515987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652617515987 ""}
