// Seed: 3432473074
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  assign id_4 = 1;
  assign id_1 = 1'b0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  logic   id_0,
    output supply1 id_1,
    output logic   id_2
);
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_0
      if ("") begin : LABEL_0
        if (id_0) id_2 <= id_0;
        else begin : LABEL_0
          id_1 = 1;
        end
      end
      id_2 <= id_0;
    end
  end
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
