ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"sysclock.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemClock_Config,"ax",%progbits
  20              		.align	1
  21              		.global	SystemClock_Config
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemClock_Config:
  27              	.LFB130:
  28              		.file 1 "Core/Src/sysclock.c"
   1:Core/Src/sysclock.c **** #include "sysclock.h"
   2:Core/Src/sysclock.c **** 
   3:Core/Src/sysclock.c **** /**
   4:Core/Src/sysclock.c ****   * @brief System Clock Configuration
   5:Core/Src/sysclock.c ****   * @retval None
   6:Core/Src/sysclock.c ****   */
   7:Core/Src/sysclock.c **** void SystemClock_Config(void)
   8:Core/Src/sysclock.c **** {
  29              		.loc 1 8 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 80
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 95B0     		sub	sp, sp, #84
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 88
   9:Core/Src/sysclock.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  40              		.loc 1 9 3 view .LVU1
  41              		.loc 1 9 22 is_stmt 0 view .LVU2
  42 0004 3022     		movs	r2, #48
  43 0006 0021     		movs	r1, #0
  44 0008 08A8     		add	r0, sp, #32
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  10:Core/Src/sysclock.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 10 3 is_stmt 1 view .LVU3
  48              		.loc 1 10 22 is_stmt 0 view .LVU4
ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 2


  49 000e 0023     		movs	r3, #0
  50 0010 0393     		str	r3, [sp, #12]
  51 0012 0493     		str	r3, [sp, #16]
  52 0014 0593     		str	r3, [sp, #20]
  53 0016 0693     		str	r3, [sp, #24]
  54 0018 0793     		str	r3, [sp, #28]
  11:Core/Src/sysclock.c **** 
  12:Core/Src/sysclock.c ****   /** Configure the main internal regulator output voltage
  13:Core/Src/sysclock.c ****   */
  14:Core/Src/sysclock.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 14 3 is_stmt 1 view .LVU5
  56              	.LBB2:
  57              		.loc 1 14 3 view .LVU6
  58 001a 0193     		str	r3, [sp, #4]
  59              		.loc 1 14 3 view .LVU7
  60 001c 204A     		ldr	r2, .L7
  61 001e 116C     		ldr	r1, [r2, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1164     		str	r1, [r2, #64]
  64              		.loc 1 14 3 view .LVU8
  65 0026 126C     		ldr	r2, [r2, #64]
  66 0028 02F08052 		and	r2, r2, #268435456
  67 002c 0192     		str	r2, [sp, #4]
  68              		.loc 1 14 3 view .LVU9
  69 002e 019A     		ldr	r2, [sp, #4]
  70              	.LBE2:
  71              		.loc 1 14 3 view .LVU10
  15:Core/Src/sysclock.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
  72              		.loc 1 15 3 view .LVU11
  73              	.LBB3:
  74              		.loc 1 15 3 view .LVU12
  75 0030 0293     		str	r3, [sp, #8]
  76              		.loc 1 15 3 view .LVU13
  77 0032 1C49     		ldr	r1, .L7+4
  78 0034 0A68     		ldr	r2, [r1]
  79 0036 22F44042 		bic	r2, r2, #49152
  80 003a 42F48042 		orr	r2, r2, #16384
  81 003e 0A60     		str	r2, [r1]
  82              		.loc 1 15 3 view .LVU14
  83 0040 0A68     		ldr	r2, [r1]
  84 0042 02F44042 		and	r2, r2, #49152
  85 0046 0292     		str	r2, [sp, #8]
  86              		.loc 1 15 3 view .LVU15
  87 0048 029A     		ldr	r2, [sp, #8]
  88              	.LBE3:
  89              		.loc 1 15 3 view .LVU16
  16:Core/Src/sysclock.c **** 
  17:Core/Src/sysclock.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  18:Core/Src/sysclock.c ****   * in the RCC_OscInitTypeDef structure.
  19:Core/Src/sysclock.c ****   */
  20:Core/Src/sysclock.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  90              		.loc 1 20 3 view .LVU17
  91              		.loc 1 20 36 is_stmt 0 view .LVU18
  92 004a 0222     		movs	r2, #2
  93 004c 0892     		str	r2, [sp, #32]
  21:Core/Src/sysclock.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  94              		.loc 1 21 3 is_stmt 1 view .LVU19
ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 3


  95              		.loc 1 21 30 is_stmt 0 view .LVU20
  96 004e 0121     		movs	r1, #1
  97 0050 0B91     		str	r1, [sp, #44]
  22:Core/Src/sysclock.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  98              		.loc 1 22 3 is_stmt 1 view .LVU21
  99              		.loc 1 22 41 is_stmt 0 view .LVU22
 100 0052 1021     		movs	r1, #16
 101 0054 0C91     		str	r1, [sp, #48]
  23:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 102              		.loc 1 23 3 is_stmt 1 view .LVU23
 103              		.loc 1 23 34 is_stmt 0 view .LVU24
 104 0056 0E92     		str	r2, [sp, #56]
  24:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 105              		.loc 1 24 3 is_stmt 1 view .LVU25
 106              		.loc 1 24 35 is_stmt 0 view .LVU26
 107 0058 0F93     		str	r3, [sp, #60]
  25:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 108              		.loc 1 25 3 is_stmt 1 view .LVU27
 109              		.loc 1 25 30 is_stmt 0 view .LVU28
 110 005a 0823     		movs	r3, #8
 111 005c 1093     		str	r3, [sp, #64]
  26:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 112              		.loc 1 26 3 is_stmt 1 view .LVU29
 113              		.loc 1 26 30 is_stmt 0 view .LVU30
 114 005e 5023     		movs	r3, #80
 115 0060 1193     		str	r3, [sp, #68]
  27:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 116              		.loc 1 27 3 is_stmt 1 view .LVU31
 117              		.loc 1 27 30 is_stmt 0 view .LVU32
 118 0062 1292     		str	r2, [sp, #72]
  28:Core/Src/sysclock.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 119              		.loc 1 28 3 is_stmt 1 view .LVU33
 120              		.loc 1 28 30 is_stmt 0 view .LVU34
 121 0064 0423     		movs	r3, #4
 122 0066 1393     		str	r3, [sp, #76]
  29:Core/Src/sysclock.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 123              		.loc 1 29 3 is_stmt 1 view .LVU35
 124              		.loc 1 29 7 is_stmt 0 view .LVU36
 125 0068 08A8     		add	r0, sp, #32
 126 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 127              	.LVL1:
 128              		.loc 1 29 6 view .LVU37
 129 006e 80B9     		cbnz	r0, .L5
 130              	.L2:
  30:Core/Src/sysclock.c ****   {
  31:Core/Src/sysclock.c ****     Error_Handler();
  32:Core/Src/sysclock.c ****   }
  33:Core/Src/sysclock.c **** 
  34:Core/Src/sysclock.c ****   /** Initializes the CPU, AHB and APB buses clocks
  35:Core/Src/sysclock.c ****   */
  36:Core/Src/sysclock.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 131              		.loc 1 36 3 is_stmt 1 view .LVU38
 132              		.loc 1 36 31 is_stmt 0 view .LVU39
 133 0070 0F23     		movs	r3, #15
 134 0072 0393     		str	r3, [sp, #12]
  37:Core/Src/sysclock.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  38:Core/Src/sysclock.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 4


 135              		.loc 1 38 3 is_stmt 1 view .LVU40
 136              		.loc 1 38 34 is_stmt 0 view .LVU41
 137 0074 0221     		movs	r1, #2
 138 0076 0491     		str	r1, [sp, #16]
  39:Core/Src/sysclock.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 139              		.loc 1 39 3 is_stmt 1 view .LVU42
 140              		.loc 1 39 35 is_stmt 0 view .LVU43
 141 0078 0023     		movs	r3, #0
 142 007a 0593     		str	r3, [sp, #20]
  40:Core/Src/sysclock.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 143              		.loc 1 40 3 is_stmt 1 view .LVU44
 144              		.loc 1 40 36 is_stmt 0 view .LVU45
 145 007c 4FF48052 		mov	r2, #4096
 146 0080 0692     		str	r2, [sp, #24]
  41:Core/Src/sysclock.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147              		.loc 1 41 3 is_stmt 1 view .LVU46
 148              		.loc 1 41 36 is_stmt 0 view .LVU47
 149 0082 0793     		str	r3, [sp, #28]
  42:Core/Src/sysclock.c **** 
  43:Core/Src/sysclock.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 150              		.loc 1 43 3 is_stmt 1 view .LVU48
 151              		.loc 1 43 7 is_stmt 0 view .LVU49
 152 0084 03A8     		add	r0, sp, #12
 153 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 154              	.LVL2:
 155              		.loc 1 43 6 view .LVU50
 156 008a 28B9     		cbnz	r0, .L6
 157              	.L1:
  44:Core/Src/sysclock.c ****   {
  45:Core/Src/sysclock.c ****     Error_Handler();
  46:Core/Src/sysclock.c ****   }
  47:Core/Src/sysclock.c **** }...
 158              		.loc 1 47 1 view .LVU51
 159 008c 15B0     		add	sp, sp, #84
 160              	.LCFI2:
 161              		.cfi_remember_state
 162              		.cfi_def_cfa_offset 4
 163              		@ sp needed
 164 008e 5DF804FB 		ldr	pc, [sp], #4
 165              	.L5:
 166              	.LCFI3:
 167              		.cfi_restore_state
  31:Core/Src/sysclock.c ****     Error_Handler();
 168              		.loc 1 31 5 is_stmt 1 view .LVU52
 169 0092 FFF7FEFF 		bl	Error_Handler
 170              	.LVL3:
 171 0096 EBE7     		b	.L2
 172              	.L6:
  45:Core/Src/sysclock.c ****     Error_Handler();
 173              		.loc 1 45 5 view .LVU53
 174 0098 FFF7FEFF 		bl	Error_Handler
 175              	.LVL4:
 176              		.loc 1 47 1 is_stmt 0 view .LVU54
 177 009c F6E7     		b	.L1
 178              	.L8:
 179 009e 00BF     		.align	2
 180              	.L7:
ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 5


 181 00a0 00380240 		.word	1073887232
 182 00a4 00700040 		.word	1073770496
 183              		.cfi_endproc
 184              	.LFE130:
 186              		.text
 187              	.Letext0:
 188              		.file 2 "d:\\gun arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_typ
 189              		.file 3 "d:\\gun arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 190              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 191              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 192              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 193              		.file 7 "Core/Inc/main.h"
 194              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 195              		.file 9 "<built-in>"
ARM GAS  C:\Users\hh\AppData\Local\Temp\ccWdyHip.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 sysclock.c
C:\Users\hh\AppData\Local\Temp\ccWdyHip.s:20     .text.SystemClock_Config:00000000 $t
C:\Users\hh\AppData\Local\Temp\ccWdyHip.s:26     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\hh\AppData\Local\Temp\ccWdyHip.s:181    .text.SystemClock_Config:000000a0 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
Error_Handler
