
ExUppgift2014.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d58  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086d58  00086d58  0000ed58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00086d60  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000082fc  200709a8  00087708  000109a4  2**3
                  ALLOC
  4 .stack        00002004  20078ca4  0008fa04  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00016a36  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b41  00000000  00000000  0002745e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000087f9  00000000  00000000  0002af9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001010  00000000  00000000  00033798  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ed8  00000000  00000000  000347a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c5ad  00000000  00000000  00035680  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001693b  00000000  00000000  00051c2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b249  00000000  00000000  00068568  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000030cc  00000000  00000000  000d37b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007aca8 	.word	0x2007aca8
   80004:	000829ed 	.word	0x000829ed
   80008:	000829e9 	.word	0x000829e9
   8000c:	000829e9 	.word	0x000829e9
   80010:	000829e9 	.word	0x000829e9
   80014:	000829e9 	.word	0x000829e9
   80018:	000829e9 	.word	0x000829e9
	...
   8002c:	00080ccd 	.word	0x00080ccd
   80030:	000829e9 	.word	0x000829e9
   80034:	00000000 	.word	0x00000000
   80038:	00080d49 	.word	0x00080d49
   8003c:	00080d85 	.word	0x00080d85
   80040:	000829e9 	.word	0x000829e9
   80044:	000829e9 	.word	0x000829e9
   80048:	000829e9 	.word	0x000829e9
   8004c:	000829e9 	.word	0x000829e9
   80050:	000829e9 	.word	0x000829e9
   80054:	000829e9 	.word	0x000829e9
   80058:	000829e9 	.word	0x000829e9
   8005c:	000829e9 	.word	0x000829e9
   80060:	000829e9 	.word	0x000829e9
   80064:	000829e9 	.word	0x000829e9
   80068:	00000000 	.word	0x00000000
   8006c:	00082859 	.word	0x00082859
   80070:	0008286d 	.word	0x0008286d
   80074:	00082881 	.word	0x00082881
   80078:	00082895 	.word	0x00082895
	...
   80084:	000829e9 	.word	0x000829e9
   80088:	000829e9 	.word	0x000829e9
   8008c:	000829e9 	.word	0x000829e9
   80090:	000829e9 	.word	0x000829e9
   80094:	000829e9 	.word	0x000829e9
   80098:	000829e9 	.word	0x000829e9
   8009c:	000829e9 	.word	0x000829e9
   800a0:	000829e9 	.word	0x000829e9
   800a4:	00000000 	.word	0x00000000
   800a8:	000829e9 	.word	0x000829e9
   800ac:	000829e9 	.word	0x000829e9
   800b0:	000829e9 	.word	0x000829e9
   800b4:	000829e9 	.word	0x000829e9
   800b8:	000829e9 	.word	0x000829e9
   800bc:	000829e9 	.word	0x000829e9
   800c0:	000829e9 	.word	0x000829e9
   800c4:	000829e9 	.word	0x000829e9
   800c8:	000829e9 	.word	0x000829e9
   800cc:	000829e9 	.word	0x000829e9
   800d0:	000829e9 	.word	0x000829e9
   800d4:	000829e9 	.word	0x000829e9
   800d8:	000829e9 	.word	0x000829e9
   800dc:	000829e9 	.word	0x000829e9
   800e0:	000829e9 	.word	0x000829e9
   800e4:	000829e9 	.word	0x000829e9
   800e8:	000829e9 	.word	0x000829e9
   800ec:	000829e9 	.word	0x000829e9
   800f0:	000829e9 	.word	0x000829e9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00086d60 	.word	0x00086d60

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4808      	ldr	r0, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4908      	ldr	r1, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	00086d60 	.word	0x00086d60
   80144:	200709ac 	.word	0x200709ac
   80148:	00086d60 	.word	0x00086d60
   8014c:	00000000 	.word	0x00000000

00080150 <ADCSetup>:
#include "global_variables.h"
#include "PWMCustom.h"

/* Setup Function for ADC */
void ADCSetup()
{
   80150:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80152:	2025      	movs	r0, #37	; 0x25
   80154:	4b0e      	ldr	r3, [pc, #56]	; (80190 <ADCSetup+0x40>)
   80156:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Configure for maximum frequency @ 20 MHz
   80158:	4c0e      	ldr	r4, [pc, #56]	; (80194 <ADCSetup+0x44>)
   8015a:	4620      	mov	r0, r4
   8015c:	490e      	ldr	r1, [pc, #56]	; (80198 <ADCSetup+0x48>)
   8015e:	4a0f      	ldr	r2, [pc, #60]	; (8019c <ADCSetup+0x4c>)
   80160:	2300      	movs	r3, #0
   80162:	4d0f      	ldr	r5, [pc, #60]	; (801a0 <ADCSetup+0x50>)
   80164:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80166:	4620      	mov	r0, r4
   80168:	2100      	movs	r1, #0
   8016a:	460a      	mov	r2, r1
   8016c:	460b      	mov	r3, r1
   8016e:	4d0d      	ldr	r5, [pc, #52]	; (801a4 <ADCSetup+0x54>)
   80170:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES);			// 0-1024
   80172:	4620      	mov	r0, r4
   80174:	2110      	movs	r1, #16
   80176:	4b0c      	ldr	r3, [pc, #48]	; (801a8 <ADCSetup+0x58>)
   80178:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// trig just by software
   8017a:	4620      	mov	r0, r4
   8017c:	2100      	movs	r1, #0
   8017e:	460a      	mov	r2, r1
   80180:	4b0a      	ldr	r3, [pc, #40]	; (801ac <ADCSetup+0x5c>)
   80182:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// PB17 - AD8 for Arduino Due
   80184:	4620      	mov	r0, r4
   80186:	210a      	movs	r1, #10
   80188:	4b09      	ldr	r3, [pc, #36]	; (801b0 <ADCSetup+0x60>)
   8018a:	4798      	blx	r3
   8018c:	bd38      	pop	{r3, r4, r5, pc}
   8018e:	bf00      	nop
   80190:	00082995 	.word	0x00082995
   80194:	400c0000 	.word	0x400c0000
   80198:	0a037a00 	.word	0x0a037a00
   8019c:	01312d00 	.word	0x01312d00
   801a0:	00080315 	.word	0x00080315
   801a4:	00080369 	.word	0x00080369
   801a8:	00080349 	.word	0x00080349
   801ac:	00080359 	.word	0x00080359
   801b0:	00080391 	.word	0x00080391

000801b4 <readThrough>:
	}
	return CENTIMETER_DEFAULT;
}

int readThrough()
{
   801b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static float xbuff[M+1] = {0};
	static float b[M+1] = {0.25,0.25,0.25,0.25};
	int k;
	float temp = 0;
	
	adc_start(ADC);
   801b8:	483d      	ldr	r0, [pc, #244]	; (802b0 <readThrough+0xfc>)
   801ba:	4b3e      	ldr	r3, [pc, #248]	; (802b4 <readThrough+0x100>)
   801bc:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // Wait until DRDY(Data Ready) is HIGH
   801be:	4d3c      	ldr	r5, [pc, #240]	; (802b0 <readThrough+0xfc>)
   801c0:	4c3d      	ldr	r4, [pc, #244]	; (802b8 <readThrough+0x104>)
   801c2:	4628      	mov	r0, r5
   801c4:	47a0      	blx	r4
   801c6:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   801ca:	d0fa      	beq.n	801c2 <readThrough+0xe>
	distanceTemp = adc_get_latest_value(ADC);
   801cc:	4838      	ldr	r0, [pc, #224]	; (802b0 <readThrough+0xfc>)
   801ce:	4b3b      	ldr	r3, [pc, #236]	; (802bc <readThrough+0x108>)
   801d0:	4798      	blx	r3
	
	for(k = M-1;k >= 0;k--)
	{
		xbuff[k+1] = xbuff[k];
   801d2:	4c3b      	ldr	r4, [pc, #236]	; (802c0 <readThrough+0x10c>)
   801d4:	68a6      	ldr	r6, [r4, #8]
   801d6:	60e6      	str	r6, [r4, #12]
   801d8:	6867      	ldr	r7, [r4, #4]
   801da:	60a7      	str	r7, [r4, #8]
   801dc:	f8d4 8000 	ldr.w	r8, [r4]
   801e0:	f8c4 8004 	str.w	r8, [r4, #4]
	}
	xbuff[0] = distanceTemp;
   801e4:	4b37      	ldr	r3, [pc, #220]	; (802c4 <readThrough+0x110>)
   801e6:	4798      	blx	r3
   801e8:	6020      	str	r0, [r4, #0]
	
	for(k = 0;k <= M;k++)
	{
		temp += b[k]*xbuff[k];
   801ea:	4d37      	ldr	r5, [pc, #220]	; (802c8 <readThrough+0x114>)
   801ec:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   801f0:	47a8      	blx	r5
   801f2:	4c36      	ldr	r4, [pc, #216]	; (802cc <readThrough+0x118>)
   801f4:	2100      	movs	r1, #0
   801f6:	47a0      	blx	r4
   801f8:	4681      	mov	r9, r0
   801fa:	4640      	mov	r0, r8
   801fc:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   80200:	47a8      	blx	r5
   80202:	4601      	mov	r1, r0
   80204:	4648      	mov	r0, r9
   80206:	47a0      	blx	r4
   80208:	4680      	mov	r8, r0
   8020a:	4638      	mov	r0, r7
   8020c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   80210:	47a8      	blx	r5
   80212:	4601      	mov	r1, r0
   80214:	4640      	mov	r0, r8
   80216:	47a0      	blx	r4
   80218:	4607      	mov	r7, r0
   8021a:	4630      	mov	r0, r6
   8021c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   80220:	47a8      	blx	r5
   80222:	4639      	mov	r1, r7
   80224:	47a0      	blx	r4
	}
	distanceTemp = (uint16_t)temp;
   80226:	4b2a      	ldr	r3, [pc, #168]	; (802d0 <readThrough+0x11c>)
   80228:	4798      	blx	r3
   8022a:	b280      	uxth	r0, r0
   8022c:	4b29      	ldr	r3, [pc, #164]	; (802d4 <readThrough+0x120>)
   8022e:	6018      	str	r0, [r3, #0]
	
	if (distanceTemp <= 290)
   80230:	f5b0 7f91 	cmp.w	r0, #290	; 0x122
   80234:	dd21      	ble.n	8027a <readThrough+0xc6>
	{
		return 50;
	} else if(distanceTemp > 290 && distanceTemp <= 310)
   80236:	f2a0 1323 	subw	r3, r0, #291	; 0x123
   8023a:	2b13      	cmp	r3, #19
   8023c:	d920      	bls.n	80280 <readThrough+0xcc>
	{
		return 45;
	}else if(distanceTemp > 310 && distanceTemp <= 340)
   8023e:	f2a0 1337 	subw	r3, r0, #311	; 0x137
   80242:	2b1d      	cmp	r3, #29
   80244:	d91f      	bls.n	80286 <readThrough+0xd2>
	{
		return 40;
	}else if(distanceTemp > 340 && distanceTemp <= 360)
   80246:	f2a0 1355 	subw	r3, r0, #341	; 0x155
   8024a:	2b13      	cmp	r3, #19
   8024c:	d91e      	bls.n	8028c <readThrough+0xd8>
	{
		return 35;
	}else if(distanceTemp > 360 && distanceTemp <= 405)
   8024e:	f2a0 1369 	subw	r3, r0, #361	; 0x169
   80252:	2b2c      	cmp	r3, #44	; 0x2c
   80254:	d91d      	bls.n	80292 <readThrough+0xde>
	{
		return 30;
	}else if(distanceTemp > 405 && distanceTemp <= 470)
   80256:	f5a0 73cb 	sub.w	r3, r0, #406	; 0x196
   8025a:	2b40      	cmp	r3, #64	; 0x40
   8025c:	d91c      	bls.n	80298 <readThrough+0xe4>
	{
		return 25;
	}else if(distanceTemp > 470 && distanceTemp <= 525)
   8025e:	f2a0 13d7 	subw	r3, r0, #471	; 0x1d7
   80262:	2b36      	cmp	r3, #54	; 0x36
   80264:	d91b      	bls.n	8029e <readThrough+0xea>
	{
		return 20;
	}else if(distanceTemp > 525 && distanceTemp <= 650)
   80266:	f2a0 230e 	subw	r3, r0, #526	; 0x20e
   8026a:	2b7c      	cmp	r3, #124	; 0x7c
   8026c:	d91a      	bls.n	802a4 <readThrough+0xf0>
	{
		return 15;
	}else if(distanceTemp > 650)
   8026e:	f240 238a 	movw	r3, #650	; 0x28a
   80272:	4298      	cmp	r0, r3
   80274:	dc19      	bgt.n	802aa <readThrough+0xf6>
   80276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	distanceTemp = (uint16_t)temp;
	
	if (distanceTemp <= 290)
	{
		return 50;
   8027a:	2032      	movs	r0, #50	; 0x32
   8027c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if(distanceTemp > 290 && distanceTemp <= 310)
	{
		return 45;
   80280:	202d      	movs	r0, #45	; 0x2d
   80282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 310 && distanceTemp <= 340)
	{
		return 40;
   80286:	2028      	movs	r0, #40	; 0x28
   80288:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 340 && distanceTemp <= 360)
	{
		return 35;
   8028c:	2023      	movs	r0, #35	; 0x23
   8028e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 360 && distanceTemp <= 405)
	{
		return 30;
   80292:	201e      	movs	r0, #30
   80294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 405 && distanceTemp <= 470)
	{
		return 25;
   80298:	2019      	movs	r0, #25
   8029a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 470 && distanceTemp <= 525)
	{
		return 20;
   8029e:	2014      	movs	r0, #20
   802a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 525 && distanceTemp <= 650)
	{
		return 15;
   802a4:	200f      	movs	r0, #15
   802a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}else if(distanceTemp > 650)
	{
		return 10;
   802aa:	200a      	movs	r0, #10
	}
}
   802ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   802b0:	400c0000 	.word	0x400c0000
   802b4:	00080389 	.word	0x00080389
   802b8:	0008039d 	.word	0x0008039d
   802bc:	00080399 	.word	0x00080399
   802c0:	200709c4 	.word	0x200709c4
   802c4:	00083759 	.word	0x00083759
   802c8:	00083801 	.word	0x00083801
   802cc:	000835f1 	.word	0x000835f1
   802d0:	00083b8d 	.word	0x00083b8d
   802d4:	20078c94 	.word	0x20078c94

000802d8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   802d8:	b9a8      	cbnz	r0, 80306 <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   802da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802de:	460c      	mov	r4, r1
   802e0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802e2:	2a00      	cmp	r2, #0
   802e4:	dd0a      	ble.n	802fc <_read+0x24>
   802e6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   802e8:	4e08      	ldr	r6, [pc, #32]	; (8030c <_read+0x34>)
   802ea:	4d09      	ldr	r5, [pc, #36]	; (80310 <_read+0x38>)
   802ec:	6830      	ldr	r0, [r6, #0]
   802ee:	4621      	mov	r1, r4
   802f0:	682b      	ldr	r3, [r5, #0]
   802f2:	4798      	blx	r3
		ptr++;
   802f4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802f6:	42bc      	cmp	r4, r7
   802f8:	d1f8      	bne.n	802ec <_read+0x14>
   802fa:	e001      	b.n	80300 <_read+0x28>
   802fc:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
   80300:	4640      	mov	r0, r8
   80302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80306:	f04f 30ff 	mov.w	r0, #4294967295
   8030a:	4770      	bx	lr
   8030c:	20078c9c 	.word	0x20078c9c
   80310:	20078c90 	.word	0x20078c90

00080314 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80314:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80316:	2401      	movs	r4, #1
   80318:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8031a:	2400      	movs	r4, #0
   8031c:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8031e:	f240 2502 	movw	r5, #514	; 0x202
   80322:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80326:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8032a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8032e:	6845      	ldr	r5, [r0, #4]
   80330:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   80332:	0052      	lsls	r2, r2, #1
   80334:	fbb1 f1f2 	udiv	r1, r1, r2
   80338:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8033a:	0212      	lsls	r2, r2, #8
   8033c:	b292      	uxth	r2, r2
   8033e:	4313      	orrs	r3, r2
   80340:	6043      	str	r3, [r0, #4]
	return 0;
}
   80342:	4620      	mov	r0, r4
   80344:	bc30      	pop	{r4, r5}
   80346:	4770      	bx	lr

00080348 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80348:	6843      	ldr	r3, [r0, #4]
   8034a:	f023 0310 	bic.w	r3, r3, #16
   8034e:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80350:	6843      	ldr	r3, [r0, #4]
   80352:	4319      	orrs	r1, r3
   80354:	6041      	str	r1, [r0, #4]
   80356:	4770      	bx	lr

00080358 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80358:	6843      	ldr	r3, [r0, #4]
   8035a:	4319      	orrs	r1, r3
   8035c:	01d2      	lsls	r2, r2, #7
   8035e:	b2d2      	uxtb	r2, r2
   80360:	4311      	orrs	r1, r2
   80362:	6041      	str	r1, [r0, #4]
   80364:	4770      	bx	lr
   80366:	bf00      	nop

00080368 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80368:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8036a:	6844      	ldr	r4, [r0, #4]
   8036c:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8036e:	0609      	lsls	r1, r1, #24
   80370:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   80374:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80376:	071b      	lsls	r3, r3, #28
   80378:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   8037c:	4313      	orrs	r3, r2
   8037e:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80380:	f85d 4b04 	ldr.w	r4, [sp], #4
   80384:	4770      	bx	lr
   80386:	bf00      	nop

00080388 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80388:	2302      	movs	r3, #2
   8038a:	6003      	str	r3, [r0, #0]
   8038c:	4770      	bx	lr
   8038e:	bf00      	nop

00080390 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80390:	2301      	movs	r3, #1
   80392:	408b      	lsls	r3, r1
   80394:	6103      	str	r3, [r0, #16]
   80396:	4770      	bx	lr

00080398 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
   80398:	6a00      	ldr	r0, [r0, #32]
}
   8039a:	4770      	bx	lr

0008039c <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   8039c:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   8039e:	4770      	bx	lr

000803a0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   803a0:	6943      	ldr	r3, [r0, #20]
   803a2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   803a6:	bf1d      	ittte	ne
   803a8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803ac:	61c1      	strne	r1, [r0, #28]
	return 0;
   803ae:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   803b0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   803b2:	4770      	bx	lr

000803b4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   803b4:	6943      	ldr	r3, [r0, #20]
   803b6:	f013 0f01 	tst.w	r3, #1
   803ba:	d005      	beq.n	803c8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   803bc:	6983      	ldr	r3, [r0, #24]
   803be:	f3c3 0308 	ubfx	r3, r3, #0, #9
   803c2:	600b      	str	r3, [r1, #0]

	return 0;
   803c4:	2000      	movs	r0, #0
   803c6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   803c8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   803ca:	4770      	bx	lr

000803cc <PIDRegulate>:
	// Write PID value to PWM
	PWMDutyCycle(pwm_val);
}

/* PID Function */
void PIDRegulate(void){
   803cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	distance = readThrough();
   803d0:	4b71      	ldr	r3, [pc, #452]	; (80598 <PIDRegulate+0x1cc>)
   803d2:	4798      	blx	r3
   803d4:	4b71      	ldr	r3, [pc, #452]	; (8059c <PIDRegulate+0x1d0>)
   803d6:	6018      	str	r0, [r3, #0]
	
	//uncomment for linear calibration
	//distance = ADCReadSensor();
	
	// P-regulation and invert error
	error = -1*(setPoint - distance);
   803d8:	4b71      	ldr	r3, [pc, #452]	; (805a0 <PIDRegulate+0x1d4>)
   803da:	681b      	ldr	r3, [r3, #0]
   803dc:	ebc3 0800 	rsb	r8, r3, r0
   803e0:	4b70      	ldr	r3, [pc, #448]	; (805a4 <PIDRegulate+0x1d8>)
   803e2:	f8c3 8000 	str.w	r8, [r3]
	
	// I-regulation
	I_Output += error*DT_SECONDS;
   803e6:	2364      	movs	r3, #100	; 0x64
   803e8:	fb03 f308 	mul.w	r3, r3, r8
   803ec:	486e      	ldr	r0, [pc, #440]	; (805a8 <PIDRegulate+0x1dc>)
   803ee:	fb80 2003 	smull	r2, r0, r0, r3
   803f2:	17db      	asrs	r3, r3, #31
   803f4:	ebc3 10a0 	rsb	r0, r3, r0, asr #6
   803f8:	4b6c      	ldr	r3, [pc, #432]	; (805ac <PIDRegulate+0x1e0>)
   803fa:	4798      	blx	r3
   803fc:	4b6c      	ldr	r3, [pc, #432]	; (805b0 <PIDRegulate+0x1e4>)
   803fe:	6819      	ldr	r1, [r3, #0]
   80400:	4b6c      	ldr	r3, [pc, #432]	; (805b4 <PIDRegulate+0x1e8>)
   80402:	4798      	blx	r3
   80404:	4604      	mov	r4, r0
	if(I_Output > 20){ // Remove windup induced lag
   80406:	496c      	ldr	r1, [pc, #432]	; (805b8 <PIDRegulate+0x1ec>)
   80408:	4b6c      	ldr	r3, [pc, #432]	; (805bc <PIDRegulate+0x1f0>)
   8040a:	4798      	blx	r3
   8040c:	b118      	cbz	r0, 80416 <PIDRegulate+0x4a>
		I_Output = 20;
   8040e:	4a6a      	ldr	r2, [pc, #424]	; (805b8 <PIDRegulate+0x1ec>)
   80410:	4b67      	ldr	r3, [pc, #412]	; (805b0 <PIDRegulate+0x1e4>)
   80412:	601a      	str	r2, [r3, #0]
   80414:	e00a      	b.n	8042c <PIDRegulate+0x60>
		} else if(I_Output < -20){
   80416:	4620      	mov	r0, r4
   80418:	4969      	ldr	r1, [pc, #420]	; (805c0 <PIDRegulate+0x1f4>)
   8041a:	4b6a      	ldr	r3, [pc, #424]	; (805c4 <PIDRegulate+0x1f8>)
   8041c:	4798      	blx	r3
   8041e:	b910      	cbnz	r0, 80426 <PIDRegulate+0x5a>
	
	// P-regulation and invert error
	error = -1*(setPoint - distance);
	
	// I-regulation
	I_Output += error*DT_SECONDS;
   80420:	4b63      	ldr	r3, [pc, #396]	; (805b0 <PIDRegulate+0x1e4>)
   80422:	601c      	str	r4, [r3, #0]
   80424:	e002      	b.n	8042c <PIDRegulate+0x60>
	if(I_Output > 20){ // Remove windup induced lag
		I_Output = 20;
		} else if(I_Output < -20){
		I_Output = -20;
   80426:	4a66      	ldr	r2, [pc, #408]	; (805c0 <PIDRegulate+0x1f4>)
   80428:	4b61      	ldr	r3, [pc, #388]	; (805b0 <PIDRegulate+0x1e4>)
   8042a:	601a      	str	r2, [r3, #0]
	}
	
	// D-regulation
	D_Output = (float)(error-error_old);
   8042c:	4c66      	ldr	r4, [pc, #408]	; (805c8 <PIDRegulate+0x1fc>)
   8042e:	6820      	ldr	r0, [r4, #0]
   80430:	ebc0 0008 	rsb	r0, r0, r8
   80434:	4b5d      	ldr	r3, [pc, #372]	; (805ac <PIDRegulate+0x1e0>)
   80436:	4798      	blx	r3
   80438:	4682      	mov	sl, r0
   8043a:	4b64      	ldr	r3, [pc, #400]	; (805cc <PIDRegulate+0x200>)
   8043c:	6018      	str	r0, [r3, #0]
	error_old = error;
   8043e:	f8c4 8000 	str.w	r8, [r4]
	
	// Add up P, I and D outputs
	if(kI_Gain != 0 && kD_Gain != 0){ // PID
   80442:	4b63      	ldr	r3, [pc, #396]	; (805d0 <PIDRegulate+0x204>)
   80444:	e9d3 4500 	ldrd	r4, r5, [r3]
   80448:	4620      	mov	r0, r4
   8044a:	4629      	mov	r1, r5
   8044c:	2200      	movs	r2, #0
   8044e:	2300      	movs	r3, #0
   80450:	4e60      	ldr	r6, [pc, #384]	; (805d4 <PIDRegulate+0x208>)
   80452:	47b0      	blx	r6
   80454:	2800      	cmp	r0, #0
   80456:	d154      	bne.n	80502 <PIDRegulate+0x136>
   80458:	4b5f      	ldr	r3, [pc, #380]	; (805d8 <PIDRegulate+0x20c>)
   8045a:	e9d3 6700 	ldrd	r6, r7, [r3]
   8045e:	4630      	mov	r0, r6
   80460:	4639      	mov	r1, r7
   80462:	2200      	movs	r2, #0
   80464:	2300      	movs	r3, #0
   80466:	f8df c16c 	ldr.w	ip, [pc, #364]	; 805d4 <PIDRegulate+0x208>
   8046a:	47e0      	blx	ip
   8046c:	2800      	cmp	r0, #0
   8046e:	d12b      	bne.n	804c8 <PIDRegulate+0xfc>
		output_value = kP_Gain * (error +  (I_Output/kI_Gain) + (kD_Gain*D_Output));
   80470:	4640      	mov	r0, r8
   80472:	4b5a      	ldr	r3, [pc, #360]	; (805dc <PIDRegulate+0x210>)
   80474:	4798      	blx	r3
   80476:	4680      	mov	r8, r0
   80478:	4689      	mov	r9, r1
   8047a:	f8df b17c 	ldr.w	fp, [pc, #380]	; 805f8 <PIDRegulate+0x22c>
   8047e:	4b4c      	ldr	r3, [pc, #304]	; (805b0 <PIDRegulate+0x1e4>)
   80480:	6818      	ldr	r0, [r3, #0]
   80482:	47d8      	blx	fp
   80484:	4622      	mov	r2, r4
   80486:	462b      	mov	r3, r5
   80488:	4c55      	ldr	r4, [pc, #340]	; (805e0 <PIDRegulate+0x214>)
   8048a:	47a0      	blx	r4
   8048c:	4602      	mov	r2, r0
   8048e:	460b      	mov	r3, r1
   80490:	4c54      	ldr	r4, [pc, #336]	; (805e4 <PIDRegulate+0x218>)
   80492:	4640      	mov	r0, r8
   80494:	4649      	mov	r1, r9
   80496:	47a0      	blx	r4
   80498:	4680      	mov	r8, r0
   8049a:	4689      	mov	r9, r1
   8049c:	4650      	mov	r0, sl
   8049e:	47d8      	blx	fp
   804a0:	4602      	mov	r2, r0
   804a2:	460b      	mov	r3, r1
   804a4:	4d50      	ldr	r5, [pc, #320]	; (805e8 <PIDRegulate+0x21c>)
   804a6:	4630      	mov	r0, r6
   804a8:	4639      	mov	r1, r7
   804aa:	47a8      	blx	r5
   804ac:	4602      	mov	r2, r0
   804ae:	460b      	mov	r3, r1
   804b0:	4640      	mov	r0, r8
   804b2:	4649      	mov	r1, r9
   804b4:	47a0      	blx	r4
   804b6:	4b4d      	ldr	r3, [pc, #308]	; (805ec <PIDRegulate+0x220>)
   804b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   804bc:	47a8      	blx	r5
   804be:	4b4c      	ldr	r3, [pc, #304]	; (805f0 <PIDRegulate+0x224>)
   804c0:	4798      	blx	r3
   804c2:	4b4c      	ldr	r3, [pc, #304]	; (805f4 <PIDRegulate+0x228>)
   804c4:	6018      	str	r0, [r3, #0]
   804c6:	e04f      	b.n	80568 <PIDRegulate+0x19c>
		} else if(kI_Gain != 0 && kD_Gain == 0){ // PI
		output_value = kP_Gain * (error +  (I_Output/kI_Gain));
   804c8:	4640      	mov	r0, r8
   804ca:	4b44      	ldr	r3, [pc, #272]	; (805dc <PIDRegulate+0x210>)
   804cc:	4798      	blx	r3
   804ce:	4606      	mov	r6, r0
   804d0:	460f      	mov	r7, r1
   804d2:	4b37      	ldr	r3, [pc, #220]	; (805b0 <PIDRegulate+0x1e4>)
   804d4:	6818      	ldr	r0, [r3, #0]
   804d6:	4b48      	ldr	r3, [pc, #288]	; (805f8 <PIDRegulate+0x22c>)
   804d8:	4798      	blx	r3
   804da:	4622      	mov	r2, r4
   804dc:	462b      	mov	r3, r5
   804de:	4c40      	ldr	r4, [pc, #256]	; (805e0 <PIDRegulate+0x214>)
   804e0:	47a0      	blx	r4
   804e2:	4602      	mov	r2, r0
   804e4:	460b      	mov	r3, r1
   804e6:	4630      	mov	r0, r6
   804e8:	4639      	mov	r1, r7
   804ea:	4c3e      	ldr	r4, [pc, #248]	; (805e4 <PIDRegulate+0x218>)
   804ec:	47a0      	blx	r4
   804ee:	4b3f      	ldr	r3, [pc, #252]	; (805ec <PIDRegulate+0x220>)
   804f0:	e9d3 2300 	ldrd	r2, r3, [r3]
   804f4:	4c3c      	ldr	r4, [pc, #240]	; (805e8 <PIDRegulate+0x21c>)
   804f6:	47a0      	blx	r4
   804f8:	4b3d      	ldr	r3, [pc, #244]	; (805f0 <PIDRegulate+0x224>)
   804fa:	4798      	blx	r3
   804fc:	4b3d      	ldr	r3, [pc, #244]	; (805f4 <PIDRegulate+0x228>)
   804fe:	6018      	str	r0, [r3, #0]
   80500:	e032      	b.n	80568 <PIDRegulate+0x19c>
		} else if(kI_Gain == 0 && kD_Gain != 0){ // PD
   80502:	4b35      	ldr	r3, [pc, #212]	; (805d8 <PIDRegulate+0x20c>)
   80504:	e9d3 4500 	ldrd	r4, r5, [r3]
   80508:	4620      	mov	r0, r4
   8050a:	4629      	mov	r1, r5
   8050c:	2200      	movs	r2, #0
   8050e:	2300      	movs	r3, #0
   80510:	4e30      	ldr	r6, [pc, #192]	; (805d4 <PIDRegulate+0x208>)
   80512:	47b0      	blx	r6
   80514:	b9e0      	cbnz	r0, 80550 <PIDRegulate+0x184>
		output_value = kP_Gain * (error + (kD_Gain*D_Output));
   80516:	4640      	mov	r0, r8
   80518:	4b30      	ldr	r3, [pc, #192]	; (805dc <PIDRegulate+0x210>)
   8051a:	4798      	blx	r3
   8051c:	4680      	mov	r8, r0
   8051e:	4689      	mov	r9, r1
   80520:	4650      	mov	r0, sl
   80522:	4b35      	ldr	r3, [pc, #212]	; (805f8 <PIDRegulate+0x22c>)
   80524:	4798      	blx	r3
   80526:	4602      	mov	r2, r0
   80528:	460b      	mov	r3, r1
   8052a:	4e2f      	ldr	r6, [pc, #188]	; (805e8 <PIDRegulate+0x21c>)
   8052c:	4620      	mov	r0, r4
   8052e:	4629      	mov	r1, r5
   80530:	47b0      	blx	r6
   80532:	4602      	mov	r2, r0
   80534:	460b      	mov	r3, r1
   80536:	4640      	mov	r0, r8
   80538:	4649      	mov	r1, r9
   8053a:	4c2a      	ldr	r4, [pc, #168]	; (805e4 <PIDRegulate+0x218>)
   8053c:	47a0      	blx	r4
   8053e:	4b2b      	ldr	r3, [pc, #172]	; (805ec <PIDRegulate+0x220>)
   80540:	e9d3 2300 	ldrd	r2, r3, [r3]
   80544:	47b0      	blx	r6
   80546:	4b2a      	ldr	r3, [pc, #168]	; (805f0 <PIDRegulate+0x224>)
   80548:	4798      	blx	r3
   8054a:	4b2a      	ldr	r3, [pc, #168]	; (805f4 <PIDRegulate+0x228>)
   8054c:	6018      	str	r0, [r3, #0]
   8054e:	e00b      	b.n	80568 <PIDRegulate+0x19c>
		} else if(kI_Gain == 0 && kD_Gain == 0){ //P
		output_value = kP_Gain * error;
   80550:	4640      	mov	r0, r8
   80552:	4b22      	ldr	r3, [pc, #136]	; (805dc <PIDRegulate+0x210>)
   80554:	4798      	blx	r3
   80556:	4b25      	ldr	r3, [pc, #148]	; (805ec <PIDRegulate+0x220>)
   80558:	e9d3 2300 	ldrd	r2, r3, [r3]
   8055c:	4c22      	ldr	r4, [pc, #136]	; (805e8 <PIDRegulate+0x21c>)
   8055e:	47a0      	blx	r4
   80560:	4b23      	ldr	r3, [pc, #140]	; (805f0 <PIDRegulate+0x224>)
   80562:	4798      	blx	r3
   80564:	4b23      	ldr	r3, [pc, #140]	; (805f4 <PIDRegulate+0x228>)
   80566:	6018      	str	r0, [r3, #0]
	//output_value = (kP_Gain*error)+I_Output+D_Output;
	//output_value = (kP_Gain*error); // P regulator
	
	//Apply output from PID to pwm control
	//pwm_val = pwm_val+(float)(output_value*PWM_CHANGE_GAIN);
	pwm_val = pwm_val+output_value;
   80568:	4b24      	ldr	r3, [pc, #144]	; (805fc <PIDRegulate+0x230>)
   8056a:	681b      	ldr	r3, [r3, #0]
   8056c:	4a21      	ldr	r2, [pc, #132]	; (805f4 <PIDRegulate+0x228>)
   8056e:	6812      	ldr	r2, [r2, #0]
	//pwm_val = output_value;

	// Protection vs overflow/underflow
	if (pwm_val < PID_PWM_MIN)
   80570:	189b      	adds	r3, r3, r2
   80572:	d503      	bpl.n	8057c <PIDRegulate+0x1b0>
	{
		pwm_val = PID_PWM_MIN;
   80574:	2200      	movs	r2, #0
   80576:	4b21      	ldr	r3, [pc, #132]	; (805fc <PIDRegulate+0x230>)
   80578:	601a      	str	r2, [r3, #0]
   8057a:	e007      	b.n	8058c <PIDRegulate+0x1c0>
	}
	else if (pwm_val > PID_PWM_MAX)
   8057c:	2b64      	cmp	r3, #100	; 0x64
   8057e:	dc02      	bgt.n	80586 <PIDRegulate+0x1ba>
	//output_value = (kP_Gain*error)+I_Output+D_Output;
	//output_value = (kP_Gain*error); // P regulator
	
	//Apply output from PID to pwm control
	//pwm_val = pwm_val+(float)(output_value*PWM_CHANGE_GAIN);
	pwm_val = pwm_val+output_value;
   80580:	4a1e      	ldr	r2, [pc, #120]	; (805fc <PIDRegulate+0x230>)
   80582:	6013      	str	r3, [r2, #0]
   80584:	e002      	b.n	8058c <PIDRegulate+0x1c0>
	{
		pwm_val = PID_PWM_MIN;
	}
	else if (pwm_val > PID_PWM_MAX)
	{
		pwm_val = PID_PWM_MAX;
   80586:	2264      	movs	r2, #100	; 0x64
   80588:	4b1c      	ldr	r3, [pc, #112]	; (805fc <PIDRegulate+0x230>)
   8058a:	601a      	str	r2, [r3, #0]
	}
	
	// Write PID value to PWM
	PWMDutyCycle(pwm_val);
   8058c:	4b1b      	ldr	r3, [pc, #108]	; (805fc <PIDRegulate+0x230>)
   8058e:	6818      	ldr	r0, [r3, #0]
   80590:	4b1b      	ldr	r3, [pc, #108]	; (80600 <PIDRegulate+0x234>)
   80592:	4798      	blx	r3
   80594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80598:	000801b5 	.word	0x000801b5
   8059c:	200709e4 	.word	0x200709e4
   805a0:	20070a08 	.word	0x20070a08
   805a4:	200709e8 	.word	0x200709e8
   805a8:	10624dd3 	.word	0x10624dd3
   805ac:	00083759 	.word	0x00083759
   805b0:	200709d8 	.word	0x200709d8
   805b4:	000835f1 	.word	0x000835f1
   805b8:	41a00000 	.word	0x41a00000
   805bc:	00083b79 	.word	0x00083b79
   805c0:	c1a00000 	.word	0xc1a00000
   805c4:	00083b3d 	.word	0x00083b3d
   805c8:	200709e0 	.word	0x200709e0
   805cc:	20070a00 	.word	0x20070a00
   805d0:	20070a10 	.word	0x20070a10
   805d4:	00083531 	.word	0x00083531
   805d8:	200709f8 	.word	0x200709f8
   805dc:	00082f95 	.word	0x00082f95
   805e0:	000832b5 	.word	0x000832b5
   805e4:	00082cfd 	.word	0x00082cfd
   805e8:	00083061 	.word	0x00083061
   805ec:	200709f0 	.word	0x200709f0
   805f0:	00083595 	.word	0x00083595
   805f4:	20070a04 	.word	0x20070a04
   805f8:	00082fb9 	.word	0x00082fb9
   805fc:	200709dc 	.word	0x200709dc
   80600:	000806f9 	.word	0x000806f9

00080604 <PIDRegulationTask>:
#include "global_variables.h"
#include "PIDRegulation.h"
#include "testFunctions.h"

void PIDRegulationTask (void *pvParameters)
{
   80604:	b570      	push	{r4, r5, r6, lr}
   80606:	b082      	sub	sp, #8
	//	printf("PID Task initialized and PAUSED\n\r");

	// Pause here untill Matlab sent values
	xSemaphoreTake(sem, portMAX_DELAY);
   80608:	4d14      	ldr	r5, [pc, #80]	; (8065c <PIDRegulationTask+0x58>)
   8060a:	6828      	ldr	r0, [r5, #0]
   8060c:	2100      	movs	r1, #0
   8060e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80612:	460b      	mov	r3, r1
   80614:	4c12      	ldr	r4, [pc, #72]	; (80660 <PIDRegulationTask+0x5c>)
   80616:	47a0      	blx	r4
	xSemaphoreTake(sem, portMAX_DELAY);
   80618:	6828      	ldr	r0, [r5, #0]
   8061a:	2100      	movs	r1, #0
   8061c:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80620:	460b      	mov	r3, r1
   80622:	47a0      	blx	r4

	portTickType xLastWakeTime = xTaskGetTickCount();
   80624:	4b0f      	ldr	r3, [pc, #60]	; (80664 <PIDRegulationTask+0x60>)
   80626:	4798      	blx	r3
   80628:	ac02      	add	r4, sp, #8
   8062a:	f824 0d02 	strh.w	r0, [r4, #-2]!
	const portTickType xFrequency =  DTIME_MS; // Run between 50-100ms

	vTaskDelay(1000);
   8062e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80632:	4b0d      	ldr	r3, [pc, #52]	; (80668 <PIDRegulationTask+0x64>)
   80634:	4798      	blx	r3

	//set constants
	kD_Gain = kD_Gain/DT_SECONDS;
   80636:	4d0d      	ldr	r5, [pc, #52]	; (8066c <PIDRegulationTask+0x68>)
   80638:	4e0d      	ldr	r6, [pc, #52]	; (80670 <PIDRegulationTask+0x6c>)
   8063a:	e9d5 0100 	ldrd	r0, r1, [r5]
   8063e:	2200      	movs	r2, #0
   80640:	4b0c      	ldr	r3, [pc, #48]	; (80674 <PIDRegulationTask+0x70>)
   80642:	47b0      	blx	r6
   80644:	2200      	movs	r2, #0
   80646:	4b0c      	ldr	r3, [pc, #48]	; (80678 <PIDRegulationTask+0x74>)
   80648:	47b0      	blx	r6
   8064a:	e9c5 0100 	strd	r0, r1, [r5]


	for(;;){
		vTaskDelayUntil(&xLastWakeTime,xFrequency);	// Samplingstid
   8064e:	4e0b      	ldr	r6, [pc, #44]	; (8067c <PIDRegulationTask+0x78>)
		PIDRegulate(); // Run PID
   80650:	4d0b      	ldr	r5, [pc, #44]	; (80680 <PIDRegulationTask+0x7c>)
	//set constants
	kD_Gain = kD_Gain/DT_SECONDS;


	for(;;){
		vTaskDelayUntil(&xLastWakeTime,xFrequency);	// Samplingstid
   80652:	4620      	mov	r0, r4
   80654:	2164      	movs	r1, #100	; 0x64
   80656:	47b0      	blx	r6
		PIDRegulate(); // Run PID
   80658:	47a8      	blx	r5
		//PRegulatorZN(); // Zieg
	}
   8065a:	e7fa      	b.n	80652 <PIDRegulationTask+0x4e>
   8065c:	200709d4 	.word	0x200709d4
   80660:	00081301 	.word	0x00081301
   80664:	0008178d 	.word	0x0008178d
   80668:	00081a75 	.word	0x00081a75
   8066c:	200709f8 	.word	0x200709f8
   80670:	000832b5 	.word	0x000832b5
   80674:	40590000 	.word	0x40590000
   80678:	408f4000 	.word	0x408f4000
   8067c:	000819dd 	.word	0x000819dd
   80680:	000803cd 	.word	0x000803cd

00080684 <PWMSetup>:
#include <asf.h>
#include "PWMCustom.h"
#include "global_variables.h"

void PWMSetup()
{
   80684:	b530      	push	{r4, r5, lr}
   80686:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   80688:	2024      	movs	r0, #36	; 0x24
   8068a:	4b12      	ldr	r3, [pc, #72]	; (806d4 <PWMSetup+0x50>)
   8068c:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_6);
   8068e:	4c12      	ldr	r4, [pc, #72]	; (806d8 <PWMSetup+0x54>)
   80690:	4620      	mov	r0, r4
   80692:	2106      	movs	r1, #6
   80694:	4b11      	ldr	r3, [pc, #68]	; (806dc <PWMSetup+0x58>)
   80696:	4798      	blx	r3
	pwm_clock_t pwm_clock ={
   80698:	4b11      	ldr	r3, [pc, #68]	; (806e0 <PWMSetup+0x5c>)
   8069a:	9301      	str	r3, [sp, #4]
   8069c:	2500      	movs	r5, #0
   8069e:	9502      	str	r5, [sp, #8]
   806a0:	4b10      	ldr	r3, [pc, #64]	; (806e4 <PWMSetup+0x60>)
   806a2:	9303      	str	r3, [sp, #12]
		.ul_clka = 10000*100,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &pwm_clock);
   806a4:	4620      	mov	r0, r4
   806a6:	a901      	add	r1, sp, #4
   806a8:	4b0f      	ldr	r3, [pc, #60]	; (806e8 <PWMSetup+0x64>)
   806aa:	4798      	blx	r3

	pwm_channel.alignment = PWM_ALIGN_LEFT;
   806ac:	490f      	ldr	r1, [pc, #60]	; (806ec <PWMSetup+0x68>)
   806ae:	810d      	strh	r5, [r1, #8]
	pwm_channel.polarity = PWM_LOW;
   806b0:	728d      	strb	r5, [r1, #10]
	pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
   806b2:	230b      	movs	r3, #11
   806b4:	604b      	str	r3, [r1, #4]
	pwm_channel.ul_duty = 0;
   806b6:	60cd      	str	r5, [r1, #12]
	pwm_channel.ul_period = 100;
   806b8:	2364      	movs	r3, #100	; 0x64
   806ba:	610b      	str	r3, [r1, #16]
	pwm_channel.channel = PWM_CHANNEL_6;
   806bc:	2506      	movs	r5, #6
   806be:	600d      	str	r5, [r1, #0]
	pwm_channel_init(PWM, &pwm_channel);
   806c0:	4620      	mov	r0, r4
   806c2:	4b0b      	ldr	r3, [pc, #44]	; (806f0 <PWMSetup+0x6c>)
   806c4:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_6);
   806c6:	4620      	mov	r0, r4
   806c8:	4629      	mov	r1, r5
   806ca:	4b0a      	ldr	r3, [pc, #40]	; (806f4 <PWMSetup+0x70>)
   806cc:	4798      	blx	r3
}
   806ce:	b005      	add	sp, #20
   806d0:	bd30      	pop	{r4, r5, pc}
   806d2:	bf00      	nop
   806d4:	00082995 	.word	0x00082995
   806d8:	40094000 	.word	0x40094000
   806dc:	00082481 	.word	0x00082481
   806e0:	000f4240 	.word	0x000f4240
   806e4:	0501bd00 	.word	0x0501bd00
   806e8:	00082301 	.word	0x00082301
   806ec:	20078c68 	.word	0x20078c68
   806f0:	0008234d 	.word	0x0008234d
   806f4:	00082479 	.word	0x00082479

000806f8 <PWMDutyCycle>:

void PWMDutyCycle(int value){
   806f8:	b508      	push	{r3, lr}
   806fa:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &pwm_channel, value);
   806fc:	4802      	ldr	r0, [pc, #8]	; (80708 <PWMDutyCycle+0x10>)
   806fe:	4903      	ldr	r1, [pc, #12]	; (8070c <PWMDutyCycle+0x14>)
   80700:	4b03      	ldr	r3, [pc, #12]	; (80710 <PWMDutyCycle+0x18>)
   80702:	4798      	blx	r3
   80704:	bd08      	pop	{r3, pc}
   80706:	bf00      	nop
   80708:	40094000 	.word	0x40094000
   8070c:	20078c68 	.word	0x20078c68
   80710:	00082455 	.word	0x00082455

00080714 <shieldInit>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80714:	4b07      	ldr	r3, [pc, #28]	; (80734 <shieldInit+0x20>)
   80716:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   8071a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8071c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80720:	635a      	str	r2, [r3, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80722:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80726:	f44f 7280 	mov.w	r2, #256	; 0x100
   8072a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8072c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80730:	631a      	str	r2, [r3, #48]	; 0x30
   80732:	4770      	bx	lr
   80734:	400e1200 	.word	0x400e1200

00080738 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80738:	b5f0      	push	{r4, r5, r6, r7, lr}
   8073a:	b083      	sub	sp, #12
   8073c:	4604      	mov	r4, r0
   8073e:	460d      	mov	r5, r1
	uint32_t val = 0;
   80740:	2300      	movs	r3, #0
   80742:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80744:	4b1f      	ldr	r3, [pc, #124]	; (807c4 <usart_serial_getchar+0x8c>)
   80746:	4298      	cmp	r0, r3
   80748:	d107      	bne.n	8075a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8074a:	461f      	mov	r7, r3
   8074c:	4e1e      	ldr	r6, [pc, #120]	; (807c8 <usart_serial_getchar+0x90>)
   8074e:	4638      	mov	r0, r7
   80750:	4629      	mov	r1, r5
   80752:	47b0      	blx	r6
   80754:	2800      	cmp	r0, #0
   80756:	d1fa      	bne.n	8074e <usart_serial_getchar+0x16>
   80758:	e019      	b.n	8078e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8075a:	4b1c      	ldr	r3, [pc, #112]	; (807cc <usart_serial_getchar+0x94>)
   8075c:	4298      	cmp	r0, r3
   8075e:	d109      	bne.n	80774 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80760:	461f      	mov	r7, r3
   80762:	4e1b      	ldr	r6, [pc, #108]	; (807d0 <usart_serial_getchar+0x98>)
   80764:	4638      	mov	r0, r7
   80766:	a901      	add	r1, sp, #4
   80768:	47b0      	blx	r6
   8076a:	2800      	cmp	r0, #0
   8076c:	d1fa      	bne.n	80764 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8076e:	9b01      	ldr	r3, [sp, #4]
   80770:	702b      	strb	r3, [r5, #0]
   80772:	e019      	b.n	807a8 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80774:	4b17      	ldr	r3, [pc, #92]	; (807d4 <usart_serial_getchar+0x9c>)
   80776:	4298      	cmp	r0, r3
   80778:	d109      	bne.n	8078e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8077a:	461e      	mov	r6, r3
   8077c:	4c14      	ldr	r4, [pc, #80]	; (807d0 <usart_serial_getchar+0x98>)
   8077e:	4630      	mov	r0, r6
   80780:	a901      	add	r1, sp, #4
   80782:	47a0      	blx	r4
   80784:	2800      	cmp	r0, #0
   80786:	d1fa      	bne.n	8077e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80788:	9b01      	ldr	r3, [sp, #4]
   8078a:	702b      	strb	r3, [r5, #0]
   8078c:	e018      	b.n	807c0 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8078e:	4b12      	ldr	r3, [pc, #72]	; (807d8 <usart_serial_getchar+0xa0>)
   80790:	429c      	cmp	r4, r3
   80792:	d109      	bne.n	807a8 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80794:	461e      	mov	r6, r3
   80796:	4c0e      	ldr	r4, [pc, #56]	; (807d0 <usart_serial_getchar+0x98>)
   80798:	4630      	mov	r0, r6
   8079a:	a901      	add	r1, sp, #4
   8079c:	47a0      	blx	r4
   8079e:	2800      	cmp	r0, #0
   807a0:	d1fa      	bne.n	80798 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   807a2:	9b01      	ldr	r3, [sp, #4]
   807a4:	702b      	strb	r3, [r5, #0]
   807a6:	e00b      	b.n	807c0 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   807a8:	4b0c      	ldr	r3, [pc, #48]	; (807dc <usart_serial_getchar+0xa4>)
   807aa:	429c      	cmp	r4, r3
   807ac:	d108      	bne.n	807c0 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   807ae:	461e      	mov	r6, r3
   807b0:	4c07      	ldr	r4, [pc, #28]	; (807d0 <usart_serial_getchar+0x98>)
   807b2:	4630      	mov	r0, r6
   807b4:	a901      	add	r1, sp, #4
   807b6:	47a0      	blx	r4
   807b8:	2800      	cmp	r0, #0
   807ba:	d1fa      	bne.n	807b2 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   807bc:	9b01      	ldr	r3, [sp, #4]
   807be:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   807c0:	b003      	add	sp, #12
   807c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807c4:	400e0800 	.word	0x400e0800
   807c8:	000824d9 	.word	0x000824d9
   807cc:	40098000 	.word	0x40098000
   807d0:	000803b5 	.word	0x000803b5
   807d4:	4009c000 	.word	0x4009c000
   807d8:	400a0000 	.word	0x400a0000
   807dc:	400a4000 	.word	0x400a4000

000807e0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   807e0:	b570      	push	{r4, r5, r6, lr}
   807e2:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   807e4:	4b1e      	ldr	r3, [pc, #120]	; (80860 <usart_serial_putchar+0x80>)
   807e6:	4298      	cmp	r0, r3
   807e8:	d108      	bne.n	807fc <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   807ea:	461e      	mov	r6, r3
   807ec:	4d1d      	ldr	r5, [pc, #116]	; (80864 <usart_serial_putchar+0x84>)
   807ee:	4630      	mov	r0, r6
   807f0:	4621      	mov	r1, r4
   807f2:	47a8      	blx	r5
   807f4:	2800      	cmp	r0, #0
   807f6:	d1fa      	bne.n	807ee <usart_serial_putchar+0xe>
		return 1;
   807f8:	2001      	movs	r0, #1
   807fa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   807fc:	4b1a      	ldr	r3, [pc, #104]	; (80868 <usart_serial_putchar+0x88>)
   807fe:	4298      	cmp	r0, r3
   80800:	d108      	bne.n	80814 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   80802:	461e      	mov	r6, r3
   80804:	4d19      	ldr	r5, [pc, #100]	; (8086c <usart_serial_putchar+0x8c>)
   80806:	4630      	mov	r0, r6
   80808:	4621      	mov	r1, r4
   8080a:	47a8      	blx	r5
   8080c:	2800      	cmp	r0, #0
   8080e:	d1fa      	bne.n	80806 <usart_serial_putchar+0x26>
		return 1;
   80810:	2001      	movs	r0, #1
   80812:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80814:	4b16      	ldr	r3, [pc, #88]	; (80870 <usart_serial_putchar+0x90>)
   80816:	4298      	cmp	r0, r3
   80818:	d108      	bne.n	8082c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   8081a:	461e      	mov	r6, r3
   8081c:	4d13      	ldr	r5, [pc, #76]	; (8086c <usart_serial_putchar+0x8c>)
   8081e:	4630      	mov	r0, r6
   80820:	4621      	mov	r1, r4
   80822:	47a8      	blx	r5
   80824:	2800      	cmp	r0, #0
   80826:	d1fa      	bne.n	8081e <usart_serial_putchar+0x3e>
		return 1;
   80828:	2001      	movs	r0, #1
   8082a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8082c:	4b11      	ldr	r3, [pc, #68]	; (80874 <usart_serial_putchar+0x94>)
   8082e:	4298      	cmp	r0, r3
   80830:	d108      	bne.n	80844 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   80832:	461e      	mov	r6, r3
   80834:	4d0d      	ldr	r5, [pc, #52]	; (8086c <usart_serial_putchar+0x8c>)
   80836:	4630      	mov	r0, r6
   80838:	4621      	mov	r1, r4
   8083a:	47a8      	blx	r5
   8083c:	2800      	cmp	r0, #0
   8083e:	d1fa      	bne.n	80836 <usart_serial_putchar+0x56>
		return 1;
   80840:	2001      	movs	r0, #1
   80842:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80844:	4b0c      	ldr	r3, [pc, #48]	; (80878 <usart_serial_putchar+0x98>)
   80846:	4298      	cmp	r0, r3
   80848:	d108      	bne.n	8085c <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   8084a:	461e      	mov	r6, r3
   8084c:	4d07      	ldr	r5, [pc, #28]	; (8086c <usart_serial_putchar+0x8c>)
   8084e:	4630      	mov	r0, r6
   80850:	4621      	mov	r1, r4
   80852:	47a8      	blx	r5
   80854:	2800      	cmp	r0, #0
   80856:	d1fa      	bne.n	8084e <usart_serial_putchar+0x6e>
		return 1;
   80858:	2001      	movs	r0, #1
   8085a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8085c:	2000      	movs	r0, #0
}
   8085e:	bd70      	pop	{r4, r5, r6, pc}
   80860:	400e0800 	.word	0x400e0800
   80864:	000824c9 	.word	0x000824c9
   80868:	40098000 	.word	0x40098000
   8086c:	000803a1 	.word	0x000803a1
   80870:	4009c000 	.word	0x4009c000
   80874:	400a0000 	.word	0x400a0000
   80878:	400a4000 	.word	0x400a4000

0008087c <configure_console>:
#include "UARTFunctions.h"
#include "uart.h"
#include "conf_uart_serial.h"
#include "global_variables.h"

void configure_console(void){
   8087c:	b530      	push	{r4, r5, lr}
   8087e:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80880:	2008      	movs	r0, #8
   80882:	4d18      	ldr	r5, [pc, #96]	; (808e4 <configure_console+0x68>)
   80884:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80886:	4c18      	ldr	r4, [pc, #96]	; (808e8 <configure_console+0x6c>)
   80888:	4b18      	ldr	r3, [pc, #96]	; (808ec <configure_console+0x70>)
   8088a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8088c:	4a18      	ldr	r2, [pc, #96]	; (808f0 <configure_console+0x74>)
   8088e:	4b19      	ldr	r3, [pc, #100]	; (808f4 <configure_console+0x78>)
   80890:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80892:	4a19      	ldr	r2, [pc, #100]	; (808f8 <configure_console+0x7c>)
   80894:	4b19      	ldr	r3, [pc, #100]	; (808fc <configure_console+0x80>)
   80896:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80898:	4b19      	ldr	r3, [pc, #100]	; (80900 <configure_console+0x84>)
   8089a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8089c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   808a0:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   808a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   808a6:	9303      	str	r3, [sp, #12]
   808a8:	2008      	movs	r0, #8
   808aa:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   808ac:	4620      	mov	r0, r4
   808ae:	a901      	add	r1, sp, #4
   808b0:	4b14      	ldr	r3, [pc, #80]	; (80904 <configure_console+0x88>)
   808b2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   808b4:	4d14      	ldr	r5, [pc, #80]	; (80908 <configure_console+0x8c>)
   808b6:	682b      	ldr	r3, [r5, #0]
   808b8:	6898      	ldr	r0, [r3, #8]
   808ba:	2100      	movs	r1, #0
   808bc:	4c13      	ldr	r4, [pc, #76]	; (8090c <configure_console+0x90>)
   808be:	47a0      	blx	r4
	setbuf(stdin, NULL);
   808c0:	682b      	ldr	r3, [r5, #0]
   808c2:	6858      	ldr	r0, [r3, #4]
   808c4:	2100      	movs	r1, #0
   808c6:	47a0      	blx	r4
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   808c8:	4b11      	ldr	r3, [pc, #68]	; (80910 <configure_console+0x94>)
   808ca:	f44f 7280 	mov.w	r2, #256	; 0x100
   808ce:	665a      	str	r2, [r3, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   808d0:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   808d2:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   808d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   808d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   808da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   808de:	671a      	str	r2, [r3, #112]	; 0x70
	// Configure console UART.
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	// configure RX0 pin as pull-up otherwise it won't receive anything (only receive 0)
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
}
   808e0:	b005      	add	sp, #20
   808e2:	bd30      	pop	{r4, r5, pc}
   808e4:	00082995 	.word	0x00082995
   808e8:	400e0800 	.word	0x400e0800
   808ec:	20078c9c 	.word	0x20078c9c
   808f0:	000807e1 	.word	0x000807e1
   808f4:	20078c98 	.word	0x20078c98
   808f8:	00080739 	.word	0x00080739
   808fc:	20078c90 	.word	0x20078c90
   80900:	0501bd00 	.word	0x0501bd00
   80904:	00082489 	.word	0x00082489
   80908:	20070568 	.word	0x20070568
   8090c:	00083dcd 	.word	0x00083dcd
   80910:	400e0e00 	.word	0x400e0e00

00080914 <getPIDValues>:

/* Function that receives values from Matlab */
void getPIDValues()
{
   80914:	b570      	push	{r4, r5, r6, lr}
   80916:	b084      	sub	sp, #16
	// divier which is used to decode encoded doubles sent from Matlab
	const uint8_t divider = 100;

	isMatlab = 0; // 1 for matlab, 0 for terminal debugging
   80918:	2300      	movs	r3, #0
   8091a:	4a72      	ldr	r2, [pc, #456]	; (80ae4 <getPIDValues+0x1d0>)
   8091c:	7013      	strb	r3, [r2, #0]
	uint16_t kP_Gain_temp = 0;
   8091e:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
   80922:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t kD_Gain_temp = 0;
   80926:	f8ad 300a 	strh.w	r3, [sp, #10]
	uint16_t setPointCm = 0;
   8092a:	f8ad 3008 	strh.w	r3, [sp, #8]
	while (!uart_is_rx_ready (CONF_UART)){
   8092e:	4d6e      	ldr	r5, [pc, #440]	; (80ae8 <getPIDValues+0x1d4>)
   80930:	4c6e      	ldr	r4, [pc, #440]	; (80aec <getPIDValues+0x1d8>)
		vTaskDelay(1);
   80932:	4e6f      	ldr	r6, [pc, #444]	; (80af0 <getPIDValues+0x1dc>)
	uint16_t kP_Gain_temp = 0;
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
	uint16_t kD_Gain_temp = 0;
	uint16_t setPointCm = 0;
	while (!uart_is_rx_ready (CONF_UART)){
   80934:	e001      	b.n	8093a <getPIDValues+0x26>
		vTaskDelay(1);
   80936:	2001      	movs	r0, #1
   80938:	47b0      	blx	r6
	uint16_t kP_Gain_temp = 0;
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
	uint16_t kD_Gain_temp = 0;
	uint16_t setPointCm = 0;
	while (!uart_is_rx_ready (CONF_UART)){
   8093a:	4628      	mov	r0, r5
   8093c:	47a0      	blx	r4
   8093e:	2800      	cmp	r0, #0
   80940:	d0f9      	beq.n	80936 <getPIDValues+0x22>
		vTaskDelay(1);
	}
	uart_read(CONF_UART, &isMatlab);
   80942:	4c68      	ldr	r4, [pc, #416]	; (80ae4 <getPIDValues+0x1d0>)
   80944:	4868      	ldr	r0, [pc, #416]	; (80ae8 <getPIDValues+0x1d4>)
   80946:	4621      	mov	r1, r4
   80948:	4b6a      	ldr	r3, [pc, #424]	; (80af4 <getPIDValues+0x1e0>)
   8094a:	4798      	blx	r3
	if(isMatlab == 48){ // Receive 48 because its char, 48 = 0
   8094c:	7823      	ldrb	r3, [r4, #0]
   8094e:	2b30      	cmp	r3, #48	; 0x30
   80950:	d125      	bne.n	8099e <getPIDValues+0x8a>
		isMatlab = 0; // save 0 to indicate is not Matlab COM
   80952:	2200      	movs	r2, #0
   80954:	7022      	strb	r2, [r4, #0]
		printf("Terminal debugging enabled\n");
   80956:	4868      	ldr	r0, [pc, #416]	; (80af8 <getPIDValues+0x1e4>)
   80958:	4c68      	ldr	r4, [pc, #416]	; (80afc <getPIDValues+0x1e8>)
   8095a:	47a0      	blx	r4
		// Set debugging values
		kP_Gain_temp = KP_GAIN_DEBUGGING;
   8095c:	233c      	movs	r3, #60	; 0x3c
   8095e:	f8ad 300e 	strh.w	r3, [sp, #14]
		kI_Gain_temp = KI_GAIN_DEBUGGING;
   80962:	2209      	movs	r2, #9
   80964:	f8ad 200c 	strh.w	r2, [sp, #12]
		kD_Gain_temp = KD_GAIN_DEBUGGING;
   80968:	f8ad 300a 	strh.w	r3, [sp, #10]
		setPointCm = SETPOINT_DEBUGGING;
   8096c:	2314      	movs	r3, #20
   8096e:	f8ad 3008 	strh.w	r3, [sp, #8]
		printf("Preset values:\n");
   80972:	4863      	ldr	r0, [pc, #396]	; (80b00 <getPIDValues+0x1ec>)
   80974:	47a0      	blx	r4
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
   80976:	4863      	ldr	r0, [pc, #396]	; (80b04 <getPIDValues+0x1f0>)
   80978:	f8bd 100e 	ldrh.w	r1, [sp, #14]
   8097c:	47a0      	blx	r4
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
   8097e:	4862      	ldr	r0, [pc, #392]	; (80b08 <getPIDValues+0x1f4>)
   80980:	f8bd 100c 	ldrh.w	r1, [sp, #12]
   80984:	47a0      	blx	r4
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
   80986:	4861      	ldr	r0, [pc, #388]	; (80b0c <getPIDValues+0x1f8>)
   80988:	f8bd 100a 	ldrh.w	r1, [sp, #10]
   8098c:	47a0      	blx	r4
		printf("SetpointCm: %u\n\r", setPointCm);
   8098e:	4860      	ldr	r0, [pc, #384]	; (80b10 <getPIDValues+0x1fc>)
   80990:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   80994:	47a0      	blx	r4
   80996:	e039      	b.n	80a0c <getPIDValues+0xf8>
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
   80998:	2001      	movs	r0, #1
   8099a:	47b0      	blx	r6
   8099c:	e002      	b.n	809a4 <getPIDValues+0x90>
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
		printf("SetpointCm: %u\n\r", setPointCm);
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
   8099e:	4d52      	ldr	r5, [pc, #328]	; (80ae8 <getPIDValues+0x1d4>)
   809a0:	4c52      	ldr	r4, [pc, #328]	; (80aec <getPIDValues+0x1d8>)
			vTaskDelay(1);
   809a2:	4e53      	ldr	r6, [pc, #332]	; (80af0 <getPIDValues+0x1dc>)
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
		printf("SetpointCm: %u\n\r", setPointCm);
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
   809a4:	4628      	mov	r0, r5
   809a6:	47a0      	blx	r4
   809a8:	2800      	cmp	r0, #0
   809aa:	d0f5      	beq.n	80998 <getPIDValues+0x84>
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
   809ac:	484e      	ldr	r0, [pc, #312]	; (80ae8 <getPIDValues+0x1d4>)
   809ae:	f10d 010e 	add.w	r1, sp, #14
   809b2:	4b50      	ldr	r3, [pc, #320]	; (80af4 <getPIDValues+0x1e0>)
   809b4:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   809b6:	4d4c      	ldr	r5, [pc, #304]	; (80ae8 <getPIDValues+0x1d4>)
   809b8:	4c4c      	ldr	r4, [pc, #304]	; (80aec <getPIDValues+0x1d8>)
			vTaskDelay(1);
   809ba:	4e4d      	ldr	r6, [pc, #308]	; (80af0 <getPIDValues+0x1dc>)
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809bc:	e001      	b.n	809c2 <getPIDValues+0xae>
			vTaskDelay(1);
   809be:	2001      	movs	r0, #1
   809c0:	47b0      	blx	r6
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809c2:	4628      	mov	r0, r5
   809c4:	47a0      	blx	r4
   809c6:	2800      	cmp	r0, #0
   809c8:	d0f9      	beq.n	809be <getPIDValues+0xaa>
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
   809ca:	4847      	ldr	r0, [pc, #284]	; (80ae8 <getPIDValues+0x1d4>)
   809cc:	a903      	add	r1, sp, #12
   809ce:	4b49      	ldr	r3, [pc, #292]	; (80af4 <getPIDValues+0x1e0>)
   809d0:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   809d2:	4d45      	ldr	r5, [pc, #276]	; (80ae8 <getPIDValues+0x1d4>)
   809d4:	4c45      	ldr	r4, [pc, #276]	; (80aec <getPIDValues+0x1d8>)
			vTaskDelay(1);
   809d6:	4e46      	ldr	r6, [pc, #280]	; (80af0 <getPIDValues+0x1dc>)
		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809d8:	e001      	b.n	809de <getPIDValues+0xca>
			vTaskDelay(1);
   809da:	2001      	movs	r0, #1
   809dc:	47b0      	blx	r6
		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809de:	4628      	mov	r0, r5
   809e0:	47a0      	blx	r4
   809e2:	2800      	cmp	r0, #0
   809e4:	d0f9      	beq.n	809da <getPIDValues+0xc6>
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
   809e6:	4840      	ldr	r0, [pc, #256]	; (80ae8 <getPIDValues+0x1d4>)
   809e8:	f10d 010a 	add.w	r1, sp, #10
   809ec:	4b41      	ldr	r3, [pc, #260]	; (80af4 <getPIDValues+0x1e0>)
   809ee:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   809f0:	4d3d      	ldr	r5, [pc, #244]	; (80ae8 <getPIDValues+0x1d4>)
   809f2:	4c3e      	ldr	r4, [pc, #248]	; (80aec <getPIDValues+0x1d8>)
			vTaskDelay(1);
   809f4:	4e3e      	ldr	r6, [pc, #248]	; (80af0 <getPIDValues+0x1dc>)
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809f6:	e001      	b.n	809fc <getPIDValues+0xe8>
			vTaskDelay(1);
   809f8:	2001      	movs	r0, #1
   809fa:	47b0      	blx	r6
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809fc:	4628      	mov	r0, r5
   809fe:	47a0      	blx	r4
   80a00:	2800      	cmp	r0, #0
   80a02:	d0f9      	beq.n	809f8 <getPIDValues+0xe4>
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &setPointCm);
   80a04:	4838      	ldr	r0, [pc, #224]	; (80ae8 <getPIDValues+0x1d4>)
   80a06:	a902      	add	r1, sp, #8
   80a08:	4b3a      	ldr	r3, [pc, #232]	; (80af4 <getPIDValues+0x1e0>)
   80a0a:	4798      	blx	r3
	}

	//Convert to correct data types
	kP_Gain = (double) ((double) kP_Gain_temp / divider);
   80a0c:	f8bd 000e 	ldrh.w	r0, [sp, #14]
   80a10:	4b40      	ldr	r3, [pc, #256]	; (80b14 <getPIDValues+0x200>)
   80a12:	4798      	blx	r3
   80a14:	2200      	movs	r2, #0
   80a16:	4b40      	ldr	r3, [pc, #256]	; (80b18 <getPIDValues+0x204>)
   80a18:	4c40      	ldr	r4, [pc, #256]	; (80b1c <getPIDValues+0x208>)
   80a1a:	47a0      	blx	r4
   80a1c:	4b40      	ldr	r3, [pc, #256]	; (80b20 <getPIDValues+0x20c>)
   80a1e:	e9c3 0100 	strd	r0, r1, [r3]
	kI_Gain = (double) (kI_Gain_temp / divider);
   80a22:	f8bd 000c 	ldrh.w	r0, [sp, #12]
   80a26:	4d3f      	ldr	r5, [pc, #252]	; (80b24 <getPIDValues+0x210>)
   80a28:	fb85 3000 	smull	r3, r0, r5, r0
   80a2c:	4c3e      	ldr	r4, [pc, #248]	; (80b28 <getPIDValues+0x214>)
   80a2e:	1140      	asrs	r0, r0, #5
   80a30:	47a0      	blx	r4
   80a32:	4b3e      	ldr	r3, [pc, #248]	; (80b2c <getPIDValues+0x218>)
   80a34:	e9c3 0100 	strd	r0, r1, [r3]
	kD_Gain = (double) (kD_Gain_temp / divider);
   80a38:	f8bd 000a 	ldrh.w	r0, [sp, #10]
   80a3c:	fb85 3000 	smull	r3, r0, r5, r0
   80a40:	1140      	asrs	r0, r0, #5
   80a42:	47a0      	blx	r4
   80a44:	4b3a      	ldr	r3, [pc, #232]	; (80b30 <getPIDValues+0x21c>)
   80a46:	e9c3 0100 	strd	r0, r1, [r3]

	switch(setPointCm){
   80a4a:	f8bd 3008 	ldrh.w	r3, [sp, #8]
   80a4e:	3b0a      	subs	r3, #10
   80a50:	2b28      	cmp	r3, #40	; 0x28
   80a52:	d82d      	bhi.n	80ab0 <getPIDValues+0x19c>
   80a54:	e8df f003 	tbb	[pc, r3]
   80a58:	2c2c2c15 	.word	0x2c2c2c15
   80a5c:	2c2c2c2c 	.word	0x2c2c2c2c
   80a60:	2c1c2c2c 	.word	0x2c1c2c2c
   80a64:	2c2c2c2c 	.word	0x2c2c2c2c
   80a68:	2c2c2c2c 	.word	0x2c2c2c2c
   80a6c:	2c2c2c20 	.word	0x2c2c2c20
   80a70:	2c2c2c2c 	.word	0x2c2c2c2c
   80a74:	2c242c2c 	.word	0x2c242c2c
   80a78:	2c2c2c2c 	.word	0x2c2c2c2c
   80a7c:	2c2c2c2c 	.word	0x2c2c2c2c
   80a80:	28          	.byte	0x28
   80a81:	00          	.byte	0x00
		case 10 :
		setPoint = setPointCm;
   80a82:	220a      	movs	r2, #10
   80a84:	4b2b      	ldr	r3, [pc, #172]	; (80b34 <getPIDValues+0x220>)
   80a86:	601a      	str	r2, [r3, #0]
		break;
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
   80a88:	4d17      	ldr	r5, [pc, #92]	; (80ae8 <getPIDValues+0x1d4>)
   80a8a:	4c18      	ldr	r4, [pc, #96]	; (80aec <getPIDValues+0x1d8>)
		vTaskDelay(1);
   80a8c:	4e18      	ldr	r6, [pc, #96]	; (80af0 <getPIDValues+0x1dc>)
   80a8e:	e015      	b.n	80abc <getPIDValues+0x1a8>
		case 10 :
		setPoint = setPointCm;
		break;

		case 20:
		setPoint = setPointCm;
   80a90:	2214      	movs	r2, #20
   80a92:	4b28      	ldr	r3, [pc, #160]	; (80b34 <getPIDValues+0x220>)
   80a94:	601a      	str	r2, [r3, #0]
		break;
   80a96:	e7f7      	b.n	80a88 <getPIDValues+0x174>

		case 30 :
		setPoint = setPointCm;
   80a98:	221e      	movs	r2, #30
   80a9a:	4b26      	ldr	r3, [pc, #152]	; (80b34 <getPIDValues+0x220>)
   80a9c:	601a      	str	r2, [r3, #0]
		break;
   80a9e:	e7f3      	b.n	80a88 <getPIDValues+0x174>

		case 40 :
		setPoint = setPointCm;
   80aa0:	2228      	movs	r2, #40	; 0x28
   80aa2:	4b24      	ldr	r3, [pc, #144]	; (80b34 <getPIDValues+0x220>)
   80aa4:	601a      	str	r2, [r3, #0]
		break;
   80aa6:	e7ef      	b.n	80a88 <getPIDValues+0x174>

		case 50 :
		setPoint = setPointCm;
   80aa8:	2232      	movs	r2, #50	; 0x32
   80aaa:	4b22      	ldr	r3, [pc, #136]	; (80b34 <getPIDValues+0x220>)
   80aac:	601a      	str	r2, [r3, #0]
		break;
   80aae:	e7eb      	b.n	80a88 <getPIDValues+0x174>

		default:
		setPoint = CENTIMETER_DEFAULT;
   80ab0:	221e      	movs	r2, #30
   80ab2:	4b20      	ldr	r3, [pc, #128]	; (80b34 <getPIDValues+0x220>)
   80ab4:	601a      	str	r2, [r3, #0]
		break;
   80ab6:	e7e7      	b.n	80a88 <getPIDValues+0x174>
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
   80ab8:	2001      	movs	r0, #1
   80aba:	47b0      	blx	r6
		break;
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
   80abc:	4628      	mov	r0, r5
   80abe:	47a0      	blx	r4
   80ac0:	2800      	cmp	r0, #0
   80ac2:	d0f9      	beq.n	80ab8 <getPIDValues+0x1a4>
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
   80ac4:	4c08      	ldr	r4, [pc, #32]	; (80ae8 <getPIDValues+0x1d4>)
   80ac6:	4d09      	ldr	r5, [pc, #36]	; (80aec <getPIDValues+0x1d8>)
		uint8_t clearBuffer = 0;
		uart_read(CONF_UART, &clearBuffer);
   80ac8:	4e0a      	ldr	r6, [pc, #40]	; (80af4 <getPIDValues+0x1e0>)
   80aca:	e005      	b.n	80ad8 <getPIDValues+0x1c4>
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
		uint8_t clearBuffer = 0;
   80acc:	a904      	add	r1, sp, #16
   80ace:	2300      	movs	r3, #0
   80ad0:	f801 3d09 	strb.w	r3, [r1, #-9]!
		uart_read(CONF_UART, &clearBuffer);
   80ad4:	4620      	mov	r0, r4
   80ad6:	47b0      	blx	r6
	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
   80ad8:	4620      	mov	r0, r4
   80ada:	47a8      	blx	r5
   80adc:	2800      	cmp	r0, #0
   80ade:	d1f5      	bne.n	80acc <getPIDValues+0x1b8>
		uint8_t clearBuffer = 0;
		uart_read(CONF_UART, &clearBuffer);
	};
}
   80ae0:	b004      	add	sp, #16
   80ae2:	bd70      	pop	{r4, r5, r6, pc}
   80ae4:	2007012c 	.word	0x2007012c
   80ae8:	400e0800 	.word	0x400e0800
   80aec:	000824c1 	.word	0x000824c1
   80af0:	00081a75 	.word	0x00081a75
   80af4:	000824d9 	.word	0x000824d9
   80af8:	00086b94 	.word	0x00086b94
   80afc:	00083c1d 	.word	0x00083c1d
   80b00:	00086bb0 	.word	0x00086bb0
   80b04:	00086bc0 	.word	0x00086bc0
   80b08:	00086bcc 	.word	0x00086bcc
   80b0c:	00086bd8 	.word	0x00086bd8
   80b10:	00086be4 	.word	0x00086be4
   80b14:	00082f75 	.word	0x00082f75
   80b18:	40590000 	.word	0x40590000
   80b1c:	000832b5 	.word	0x000832b5
   80b20:	200709f0 	.word	0x200709f0
   80b24:	51eb851f 	.word	0x51eb851f
   80b28:	00082f95 	.word	0x00082f95
   80b2c:	20070a10 	.word	0x20070a10
   80b30:	200709f8 	.word	0x200709f8
   80b34:	20070a08 	.word	0x20070a08

00080b38 <sendValues>:

/* Function that sends values to Matlab */
void sendValues(){
   80b38:	b538      	push	{r3, r4, r5, lr}
	if(!isMatlab){
   80b3a:	4b0c      	ldr	r3, [pc, #48]	; (80b6c <sendValues+0x34>)
   80b3c:	781b      	ldrb	r3, [r3, #0]
   80b3e:	b913      	cbnz	r3, 80b46 <sendValues+0xe>
		printf("Values:\n");
   80b40:	480b      	ldr	r0, [pc, #44]	; (80b70 <sendValues+0x38>)
   80b42:	4b0c      	ldr	r3, [pc, #48]	; (80b74 <sendValues+0x3c>)
   80b44:	4798      	blx	r3
	}
	//printf("%i\n\r", (int32_t)((float)(10000*D_Output)));
	printf("%i\n\r", error);
   80b46:	4d0c      	ldr	r5, [pc, #48]	; (80b78 <sendValues+0x40>)
   80b48:	4628      	mov	r0, r5
   80b4a:	4b0c      	ldr	r3, [pc, #48]	; (80b7c <sendValues+0x44>)
   80b4c:	6819      	ldr	r1, [r3, #0]
   80b4e:	4c09      	ldr	r4, [pc, #36]	; (80b74 <sendValues+0x3c>)
   80b50:	47a0      	blx	r4
	printf("%i\n\r", pwm_val);
   80b52:	4628      	mov	r0, r5
   80b54:	4b0a      	ldr	r3, [pc, #40]	; (80b80 <sendValues+0x48>)
   80b56:	6819      	ldr	r1, [r3, #0]
   80b58:	47a0      	blx	r4
	printf("%i\n\r", distance);
   80b5a:	4628      	mov	r0, r5
   80b5c:	4b09      	ldr	r3, [pc, #36]	; (80b84 <sendValues+0x4c>)
   80b5e:	6819      	ldr	r1, [r3, #0]
   80b60:	47a0      	blx	r4
	printf("%i\n\r", setPoint);
   80b62:	4628      	mov	r0, r5
   80b64:	4b08      	ldr	r3, [pc, #32]	; (80b88 <sendValues+0x50>)
   80b66:	6819      	ldr	r1, [r3, #0]
   80b68:	47a0      	blx	r4
   80b6a:	bd38      	pop	{r3, r4, r5, pc}
   80b6c:	2007012c 	.word	0x2007012c
   80b70:	00086bf8 	.word	0x00086bf8
   80b74:	00083c1d 	.word	0x00083c1d
   80b78:	00086c04 	.word	0x00086c04
   80b7c:	200709e8 	.word	0x200709e8
   80b80:	200709dc 	.word	0x200709dc
   80b84:	200709e4 	.word	0x200709e4
   80b88:	20070a08 	.word	0x20070a08

00080b8c <SerialComTask>:
#include "UARTFunctions.h"
#include "ADCCustom.h"
#include "testFunctions.h"

void SerialComTask (void *pvParameters)
{
   80b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80b8e:	b083      	sub	sp, #12
	getPIDValues(); // Get Values from Matlab
   80b90:	4b10      	ldr	r3, [pc, #64]	; (80bd4 <SerialComTask+0x48>)
   80b92:	4798      	blx	r3

	xSemaphoreGive(sem); // Tell PID Task to start
   80b94:	4b10      	ldr	r3, [pc, #64]	; (80bd8 <SerialComTask+0x4c>)
   80b96:	6818      	ldr	r0, [r3, #0]
   80b98:	2100      	movs	r1, #0
   80b9a:	460a      	mov	r2, r1
   80b9c:	460b      	mov	r3, r1
   80b9e:	4c0f      	ldr	r4, [pc, #60]	; (80bdc <SerialComTask+0x50>)
   80ba0:	47a0      	blx	r4

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
   80ba2:	4c0f      	ldr	r4, [pc, #60]	; (80be0 <SerialComTask+0x54>)
   80ba4:	4d0f      	ldr	r5, [pc, #60]	; (80be4 <SerialComTask+0x58>)
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
			uint8_t clearBuffer = 0;
			uart_read(CONF_UART, &clearBuffer);
   80ba6:	4e10      	ldr	r6, [pc, #64]	; (80be8 <SerialComTask+0x5c>)
		};

		sendValues(); // Send values to MATLAB for graphing
   80ba8:	4f10      	ldr	r7, [pc, #64]	; (80bec <SerialComTask+0x60>)
   80baa:	e002      	b.n	80bb2 <SerialComTask+0x26>

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
   80bac:	2001      	movs	r0, #1
   80bae:	4b10      	ldr	r3, [pc, #64]	; (80bf0 <SerialComTask+0x64>)
   80bb0:	4798      	blx	r3
	xSemaphoreGive(sem); // Tell PID Task to start

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
   80bb2:	4620      	mov	r0, r4
   80bb4:	47a8      	blx	r5
   80bb6:	2800      	cmp	r0, #0
   80bb8:	d0f8      	beq.n	80bac <SerialComTask+0x20>
   80bba:	e005      	b.n	80bc8 <SerialComTask+0x3c>
			vTaskDelay(1);
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
			uint8_t clearBuffer = 0;
   80bbc:	a902      	add	r1, sp, #8
   80bbe:	2300      	movs	r3, #0
   80bc0:	f801 3d01 	strb.w	r3, [r1, #-1]!
			uart_read(CONF_UART, &clearBuffer);
   80bc4:	4620      	mov	r0, r4
   80bc6:	47b0      	blx	r6
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
   80bc8:	4620      	mov	r0, r4
   80bca:	47a8      	blx	r5
   80bcc:	2800      	cmp	r0, #0
   80bce:	d1f5      	bne.n	80bbc <SerialComTask+0x30>
			uint8_t clearBuffer = 0;
			uart_read(CONF_UART, &clearBuffer);
		};

		sendValues(); // Send values to MATLAB for graphing
   80bd0:	47b8      	blx	r7
	}
   80bd2:	e7ee      	b.n	80bb2 <SerialComTask+0x26>
   80bd4:	00080915 	.word	0x00080915
   80bd8:	200709d4 	.word	0x200709d4
   80bdc:	00081149 	.word	0x00081149
   80be0:	400e0800 	.word	0x400e0800
   80be4:	000824c1 	.word	0x000824c1
   80be8:	000824d9 	.word	0x000824d9
   80bec:	00080b39 	.word	0x00080b39
   80bf0:	00081a75 	.word	0x00081a75

00080bf4 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80bf4:	f100 0308 	add.w	r3, r0, #8
   80bf8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80bfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80bfe:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80c00:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80c02:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80c04:	2300      	movs	r3, #0
   80c06:	6003      	str	r3, [r0, #0]
   80c08:	4770      	bx	lr
   80c0a:	bf00      	nop

00080c0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80c0c:	2300      	movs	r3, #0
   80c0e:	6103      	str	r3, [r0, #16]
   80c10:	4770      	bx	lr
   80c12:	bf00      	nop

00080c14 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80c14:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80c16:	685a      	ldr	r2, [r3, #4]
   80c18:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80c1a:	6842      	ldr	r2, [r0, #4]
   80c1c:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80c1e:	685a      	ldr	r2, [r3, #4]
   80c20:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80c22:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80c24:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80c26:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80c28:	6803      	ldr	r3, [r0, #0]
   80c2a:	3301      	adds	r3, #1
   80c2c:	6003      	str	r3, [r0, #0]
   80c2e:	4770      	bx	lr

00080c30 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80c30:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80c32:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80c34:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80c38:	429c      	cmp	r4, r3
   80c3a:	d101      	bne.n	80c40 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80c3c:	6902      	ldr	r2, [r0, #16]
   80c3e:	e00c      	b.n	80c5a <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80c40:	f100 0208 	add.w	r2, r0, #8
   80c44:	68c3      	ldr	r3, [r0, #12]
   80c46:	881b      	ldrh	r3, [r3, #0]
   80c48:	b29b      	uxth	r3, r3
   80c4a:	429c      	cmp	r4, r3
   80c4c:	d305      	bcc.n	80c5a <vListInsert+0x2a>
   80c4e:	6852      	ldr	r2, [r2, #4]
   80c50:	6853      	ldr	r3, [r2, #4]
   80c52:	881b      	ldrh	r3, [r3, #0]
   80c54:	b29b      	uxth	r3, r3
   80c56:	429c      	cmp	r4, r3
   80c58:	d2f9      	bcs.n	80c4e <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80c5a:	6853      	ldr	r3, [r2, #4]
   80c5c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80c5e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80c60:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80c62:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80c64:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80c66:	6803      	ldr	r3, [r0, #0]
   80c68:	3301      	adds	r3, #1
   80c6a:	6003      	str	r3, [r0, #0]
}
   80c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80c70:	4770      	bx	lr
   80c72:	bf00      	nop

00080c74 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80c74:	6843      	ldr	r3, [r0, #4]
   80c76:	6882      	ldr	r2, [r0, #8]
   80c78:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80c7a:	6883      	ldr	r3, [r0, #8]
   80c7c:	6842      	ldr	r2, [r0, #4]
   80c7e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80c80:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80c82:	685a      	ldr	r2, [r3, #4]
   80c84:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80c86:	bf04      	itt	eq
   80c88:	6882      	ldreq	r2, [r0, #8]
   80c8a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80c8c:	2200      	movs	r2, #0
   80c8e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80c90:	681a      	ldr	r2, [r3, #0]
   80c92:	3a01      	subs	r2, #1
   80c94:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80c96:	6818      	ldr	r0, [r3, #0]
}
   80c98:	4770      	bx	lr
   80c9a:	bf00      	nop

00080c9c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80c9c:	4803      	ldr	r0, [pc, #12]	; (80cac <prvPortStartFirstTask+0x10>)
   80c9e:	6800      	ldr	r0, [r0, #0]
   80ca0:	6800      	ldr	r0, [r0, #0]
   80ca2:	f380 8808 	msr	MSP, r0
   80ca6:	b662      	cpsie	i
   80ca8:	df00      	svc	0
   80caa:	bf00      	nop
   80cac:	e000ed08 	.word	0xe000ed08

00080cb0 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80cb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80cb4:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80cb8:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80cbc:	2300      	movs	r3, #0
   80cbe:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80cc2:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80cc6:	3840      	subs	r0, #64	; 0x40
   80cc8:	4770      	bx	lr
   80cca:	bf00      	nop

00080ccc <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80ccc:	4b06      	ldr	r3, [pc, #24]	; (80ce8 <pxCurrentTCBConst2>)
   80cce:	6819      	ldr	r1, [r3, #0]
   80cd0:	6808      	ldr	r0, [r1, #0]
   80cd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80cd6:	f380 8809 	msr	PSP, r0
   80cda:	f04f 0000 	mov.w	r0, #0
   80cde:	f380 8811 	msr	BASEPRI, r0
   80ce2:	f04e 0e0d 	orr.w	lr, lr, #13
   80ce6:	4770      	bx	lr

00080ce8 <pxCurrentTCBConst2>:
   80ce8:	20078b54 	.word	0x20078b54

00080cec <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80cf0:	4b01      	ldr	r3, [pc, #4]	; (80cf8 <vPortYieldFromISR+0xc>)
   80cf2:	601a      	str	r2, [r3, #0]
   80cf4:	4770      	bx	lr
   80cf6:	bf00      	nop
   80cf8:	e000ed04 	.word	0xe000ed04

00080cfc <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80cfc:	f3ef 8011 	mrs	r0, BASEPRI
   80d00:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80d04:	f381 8811 	msr	BASEPRI, r1
   80d08:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80d0a:	2000      	movs	r0, #0

00080d0c <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80d0c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80d0e:	4b03      	ldr	r3, [pc, #12]	; (80d1c <vPortEnterCritical+0x10>)
   80d10:	4798      	blx	r3
	uxCriticalNesting++;
   80d12:	4a03      	ldr	r2, [pc, #12]	; (80d20 <vPortEnterCritical+0x14>)
   80d14:	6813      	ldr	r3, [r2, #0]
   80d16:	3301      	adds	r3, #1
   80d18:	6013      	str	r3, [r2, #0]
   80d1a:	bd08      	pop	{r3, pc}
   80d1c:	00080cfd 	.word	0x00080cfd
   80d20:	20070130 	.word	0x20070130

00080d24 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80d24:	f380 8811 	msr	BASEPRI, r0
   80d28:	4770      	bx	lr
   80d2a:	bf00      	nop

00080d2c <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80d2c:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80d2e:	4a04      	ldr	r2, [pc, #16]	; (80d40 <vPortExitCritical+0x14>)
   80d30:	6813      	ldr	r3, [r2, #0]
   80d32:	3b01      	subs	r3, #1
   80d34:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80d36:	b913      	cbnz	r3, 80d3e <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80d38:	2000      	movs	r0, #0
   80d3a:	4b02      	ldr	r3, [pc, #8]	; (80d44 <vPortExitCritical+0x18>)
   80d3c:	4798      	blx	r3
   80d3e:	bd08      	pop	{r3, pc}
   80d40:	20070130 	.word	0x20070130
   80d44:	00080d25 	.word	0x00080d25

00080d48 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80d48:	f3ef 8009 	mrs	r0, PSP
   80d4c:	4b0c      	ldr	r3, [pc, #48]	; (80d80 <pxCurrentTCBConst>)
   80d4e:	681a      	ldr	r2, [r3, #0]
   80d50:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d54:	6010      	str	r0, [r2, #0]
   80d56:	e92d 4008 	stmdb	sp!, {r3, lr}
   80d5a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80d5e:	f380 8811 	msr	BASEPRI, r0
   80d62:	f000 feef 	bl	81b44 <vTaskSwitchContext>
   80d66:	f04f 0000 	mov.w	r0, #0
   80d6a:	f380 8811 	msr	BASEPRI, r0
   80d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80d72:	6819      	ldr	r1, [r3, #0]
   80d74:	6808      	ldr	r0, [r1, #0]
   80d76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d7a:	f380 8809 	msr	PSP, r0
   80d7e:	4770      	bx	lr

00080d80 <pxCurrentTCBConst>:
   80d80:	20078b54 	.word	0x20078b54

00080d84 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80d84:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80d8a:	4b05      	ldr	r3, [pc, #20]	; (80da0 <SysTick_Handler+0x1c>)
   80d8c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80d8e:	4b05      	ldr	r3, [pc, #20]	; (80da4 <SysTick_Handler+0x20>)
   80d90:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80d92:	4b05      	ldr	r3, [pc, #20]	; (80da8 <SysTick_Handler+0x24>)
   80d94:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80d96:	2000      	movs	r0, #0
   80d98:	4b04      	ldr	r3, [pc, #16]	; (80dac <SysTick_Handler+0x28>)
   80d9a:	4798      	blx	r3
   80d9c:	bd08      	pop	{r3, pc}
   80d9e:	bf00      	nop
   80da0:	e000ed04 	.word	0xe000ed04
   80da4:	00080cfd 	.word	0x00080cfd
   80da8:	000817ad 	.word	0x000817ad
   80dac:	00080d25 	.word	0x00080d25

00080db0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80db0:	4a03      	ldr	r2, [pc, #12]	; (80dc0 <vPortSetupTimerInterrupt+0x10>)
   80db2:	4b04      	ldr	r3, [pc, #16]	; (80dc4 <vPortSetupTimerInterrupt+0x14>)
   80db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80db6:	2207      	movs	r2, #7
   80db8:	3b04      	subs	r3, #4
   80dba:	601a      	str	r2, [r3, #0]
   80dbc:	4770      	bx	lr
   80dbe:	bf00      	nop
   80dc0:	0001481f 	.word	0x0001481f
   80dc4:	e000e014 	.word	0xe000e014

00080dc8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80dc8:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80dca:	4b09      	ldr	r3, [pc, #36]	; (80df0 <xPortStartScheduler+0x28>)
   80dcc:	681a      	ldr	r2, [r3, #0]
   80dce:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80dd2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80dd4:	681a      	ldr	r2, [r3, #0]
   80dd6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80dda:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80ddc:	4b05      	ldr	r3, [pc, #20]	; (80df4 <xPortStartScheduler+0x2c>)
   80dde:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80de0:	2400      	movs	r4, #0
   80de2:	4b05      	ldr	r3, [pc, #20]	; (80df8 <xPortStartScheduler+0x30>)
   80de4:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80de6:	4b05      	ldr	r3, [pc, #20]	; (80dfc <xPortStartScheduler+0x34>)
   80de8:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80dea:	4620      	mov	r0, r4
   80dec:	bd10      	pop	{r4, pc}
   80dee:	bf00      	nop
   80df0:	e000ed20 	.word	0xe000ed20
   80df4:	00080db1 	.word	0x00080db1
   80df8:	20070130 	.word	0x20070130
   80dfc:	00080c9d 	.word	0x00080c9d

00080e00 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80e00:	4a13      	ldr	r2, [pc, #76]	; (80e50 <prvInsertBlockIntoFreeList+0x50>)
   80e02:	e000      	b.n	80e06 <prvInsertBlockIntoFreeList+0x6>
   80e04:	461a      	mov	r2, r3
   80e06:	6813      	ldr	r3, [r2, #0]
   80e08:	4283      	cmp	r3, r0
   80e0a:	d3fb      	bcc.n	80e04 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80e0c:	b430      	push	{r4, r5}
   80e0e:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80e10:	6854      	ldr	r4, [r2, #4]
   80e12:	1915      	adds	r5, r2, r4
   80e14:	4285      	cmp	r5, r0
   80e16:	d103      	bne.n	80e20 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80e18:	6868      	ldr	r0, [r5, #4]
   80e1a:	4404      	add	r4, r0
   80e1c:	6054      	str	r4, [r2, #4]
   80e1e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80e20:	6842      	ldr	r2, [r0, #4]
   80e22:	1884      	adds	r4, r0, r2
   80e24:	429c      	cmp	r4, r3
   80e26:	d10c      	bne.n	80e42 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80e28:	4b0a      	ldr	r3, [pc, #40]	; (80e54 <prvInsertBlockIntoFreeList+0x54>)
   80e2a:	681b      	ldr	r3, [r3, #0]
   80e2c:	429c      	cmp	r4, r3
   80e2e:	d006      	beq.n	80e3e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80e30:	6863      	ldr	r3, [r4, #4]
   80e32:	441a      	add	r2, r3
   80e34:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80e36:	680b      	ldr	r3, [r1, #0]
   80e38:	681b      	ldr	r3, [r3, #0]
   80e3a:	6003      	str	r3, [r0, #0]
   80e3c:	e002      	b.n	80e44 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80e3e:	6004      	str	r4, [r0, #0]
   80e40:	e000      	b.n	80e44 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80e42:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80e44:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80e46:	bf18      	it	ne
   80e48:	6008      	strne	r0, [r1, #0]
	}
}
   80e4a:	bc30      	pop	{r4, r5}
   80e4c:	4770      	bx	lr
   80e4e:	bf00      	nop
   80e50:	20078a1c 	.word	0x20078a1c
   80e54:	20078a18 	.word	0x20078a18

00080e58 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80e58:	b538      	push	{r3, r4, r5, lr}
   80e5a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80e5c:	4b29      	ldr	r3, [pc, #164]	; (80f04 <pvPortMalloc+0xac>)
   80e5e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80e60:	4b29      	ldr	r3, [pc, #164]	; (80f08 <pvPortMalloc+0xb0>)
   80e62:	681b      	ldr	r3, [r3, #0]
   80e64:	b99b      	cbnz	r3, 80e8e <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80e66:	4a29      	ldr	r2, [pc, #164]	; (80f0c <pvPortMalloc+0xb4>)
   80e68:	4b29      	ldr	r3, [pc, #164]	; (80f10 <pvPortMalloc+0xb8>)
   80e6a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80e6c:	2100      	movs	r1, #0
   80e6e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80e70:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80e74:	1898      	adds	r0, r3, r2
   80e76:	4d24      	ldr	r5, [pc, #144]	; (80f08 <pvPortMalloc+0xb0>)
   80e78:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80e7a:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80e7e:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80e80:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80e82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80e84:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80e86:	4a23      	ldr	r2, [pc, #140]	; (80f14 <pvPortMalloc+0xbc>)
   80e88:	6813      	ldr	r3, [r2, #0]
   80e8a:	3b10      	subs	r3, #16
   80e8c:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80e8e:	2c00      	cmp	r4, #0
   80e90:	d02e      	beq.n	80ef0 <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80e92:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80e96:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80e9a:	bf1c      	itt	ne
   80e9c:	f022 0207 	bicne.w	r2, r2, #7
   80ea0:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80ea2:	1e51      	subs	r1, r2, #1
   80ea4:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80ea8:	4299      	cmp	r1, r3
   80eaa:	d823      	bhi.n	80ef4 <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80eac:	4917      	ldr	r1, [pc, #92]	; (80f0c <pvPortMalloc+0xb4>)
   80eae:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80eb0:	e001      	b.n	80eb6 <pvPortMalloc+0x5e>
   80eb2:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80eb4:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80eb6:	6863      	ldr	r3, [r4, #4]
   80eb8:	429a      	cmp	r2, r3
   80eba:	d902      	bls.n	80ec2 <pvPortMalloc+0x6a>
   80ebc:	6823      	ldr	r3, [r4, #0]
   80ebe:	2b00      	cmp	r3, #0
   80ec0:	d1f7      	bne.n	80eb2 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80ec2:	4b11      	ldr	r3, [pc, #68]	; (80f08 <pvPortMalloc+0xb0>)
   80ec4:	681b      	ldr	r3, [r3, #0]
   80ec6:	429c      	cmp	r4, r3
   80ec8:	d016      	beq.n	80ef8 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80eca:	680d      	ldr	r5, [r1, #0]
   80ecc:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80ece:	6823      	ldr	r3, [r4, #0]
   80ed0:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80ed2:	6863      	ldr	r3, [r4, #4]
   80ed4:	1a9b      	subs	r3, r3, r2
   80ed6:	2b20      	cmp	r3, #32
   80ed8:	d904      	bls.n	80ee4 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80eda:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80edc:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80ede:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80ee0:	4b0d      	ldr	r3, [pc, #52]	; (80f18 <pvPortMalloc+0xc0>)
   80ee2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80ee4:	4a0b      	ldr	r2, [pc, #44]	; (80f14 <pvPortMalloc+0xbc>)
   80ee6:	6813      	ldr	r3, [r2, #0]
   80ee8:	6861      	ldr	r1, [r4, #4]
   80eea:	1a5b      	subs	r3, r3, r1
   80eec:	6013      	str	r3, [r2, #0]
   80eee:	e004      	b.n	80efa <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80ef0:	2500      	movs	r5, #0
   80ef2:	e002      	b.n	80efa <pvPortMalloc+0xa2>
   80ef4:	2500      	movs	r5, #0
   80ef6:	e000      	b.n	80efa <pvPortMalloc+0xa2>
   80ef8:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80efa:	4b08      	ldr	r3, [pc, #32]	; (80f1c <pvPortMalloc+0xc4>)
   80efc:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80efe:	4628      	mov	r0, r5
   80f00:	bd38      	pop	{r3, r4, r5, pc}
   80f02:	bf00      	nop
   80f04:	0008177d 	.word	0x0008177d
   80f08:	20078a18 	.word	0x20078a18
   80f0c:	20078a1c 	.word	0x20078a1c
   80f10:	20070a18 	.word	0x20070a18
   80f14:	20070134 	.word	0x20070134
   80f18:	00080e01 	.word	0x00080e01
   80f1c:	000818d9 	.word	0x000818d9

00080f20 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80f20:	b180      	cbz	r0, 80f44 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80f22:	b510      	push	{r4, lr}
   80f24:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80f26:	4b08      	ldr	r3, [pc, #32]	; (80f48 <vPortFree+0x28>)
   80f28:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80f2a:	4a08      	ldr	r2, [pc, #32]	; (80f4c <vPortFree+0x2c>)
   80f2c:	6811      	ldr	r1, [r2, #0]
   80f2e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80f32:	440b      	add	r3, r1
   80f34:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80f36:	f1a4 0010 	sub.w	r0, r4, #16
   80f3a:	4b05      	ldr	r3, [pc, #20]	; (80f50 <vPortFree+0x30>)
   80f3c:	4798      	blx	r3
		}
		xTaskResumeAll();
   80f3e:	4b05      	ldr	r3, [pc, #20]	; (80f54 <vPortFree+0x34>)
   80f40:	4798      	blx	r3
   80f42:	bd10      	pop	{r4, pc}
   80f44:	4770      	bx	lr
   80f46:	bf00      	nop
   80f48:	0008177d 	.word	0x0008177d
   80f4c:	20070134 	.word	0x20070134
   80f50:	00080e01 	.word	0x00080e01
   80f54:	000818d9 	.word	0x000818d9

00080f58 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80f58:	b510      	push	{r4, lr}
   80f5a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80f5c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80f5e:	b93b      	cbnz	r3, 80f70 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80f60:	6803      	ldr	r3, [r0, #0]
   80f62:	bb1b      	cbnz	r3, 80fac <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80f64:	6840      	ldr	r0, [r0, #4]
   80f66:	4b13      	ldr	r3, [pc, #76]	; (80fb4 <prvCopyDataToQueue+0x5c>)
   80f68:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80f6a:	2300      	movs	r3, #0
   80f6c:	6063      	str	r3, [r4, #4]
   80f6e:	e01d      	b.n	80fac <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80f70:	b96a      	cbnz	r2, 80f8e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80f72:	6880      	ldr	r0, [r0, #8]
   80f74:	461a      	mov	r2, r3
   80f76:	4b10      	ldr	r3, [pc, #64]	; (80fb8 <prvCopyDataToQueue+0x60>)
   80f78:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80f7a:	68a2      	ldr	r2, [r4, #8]
   80f7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80f7e:	4413      	add	r3, r2
   80f80:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80f82:	6862      	ldr	r2, [r4, #4]
   80f84:	4293      	cmp	r3, r2
   80f86:	d311      	bcc.n	80fac <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80f88:	6823      	ldr	r3, [r4, #0]
   80f8a:	60a3      	str	r3, [r4, #8]
   80f8c:	e00e      	b.n	80fac <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80f8e:	68c0      	ldr	r0, [r0, #12]
   80f90:	461a      	mov	r2, r3
   80f92:	4b09      	ldr	r3, [pc, #36]	; (80fb8 <prvCopyDataToQueue+0x60>)
   80f94:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80f98:	425b      	negs	r3, r3
   80f9a:	68e2      	ldr	r2, [r4, #12]
   80f9c:	441a      	add	r2, r3
   80f9e:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80fa0:	6821      	ldr	r1, [r4, #0]
   80fa2:	428a      	cmp	r2, r1
   80fa4:	d202      	bcs.n	80fac <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80fa6:	6862      	ldr	r2, [r4, #4]
   80fa8:	4413      	add	r3, r2
   80faa:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80fac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80fae:	3301      	adds	r3, #1
   80fb0:	63a3      	str	r3, [r4, #56]	; 0x38
   80fb2:	bd10      	pop	{r4, pc}
   80fb4:	00081e85 	.word	0x00081e85
   80fb8:	00083c45 	.word	0x00083c45

00080fbc <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80fbc:	b538      	push	{r3, r4, r5, lr}
   80fbe:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80fc0:	6800      	ldr	r0, [r0, #0]
   80fc2:	b158      	cbz	r0, 80fdc <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80fc4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   80fc6:	68dc      	ldr	r4, [r3, #12]
   80fc8:	4414      	add	r4, r2
   80fca:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80fcc:	685d      	ldr	r5, [r3, #4]
   80fce:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80fd0:	bf28      	it	cs
   80fd2:	60d8      	strcs	r0, [r3, #12]
   80fd4:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80fd6:	68d9      	ldr	r1, [r3, #12]
   80fd8:	4b01      	ldr	r3, [pc, #4]	; (80fe0 <prvCopyDataFromQueue+0x24>)
   80fda:	4798      	blx	r3
   80fdc:	bd38      	pop	{r3, r4, r5, pc}
   80fde:	bf00      	nop
   80fe0:	00083c45 	.word	0x00083c45

00080fe4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80fe6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80fe8:	4b1e      	ldr	r3, [pc, #120]	; (81064 <prvUnlockQueue+0x80>)
   80fea:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80fec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fee:	2b00      	cmp	r3, #0
   80ff0:	dd13      	ble.n	8101a <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ff4:	b91b      	cbnz	r3, 80ffe <prvUnlockQueue+0x1a>
   80ff6:	e010      	b.n	8101a <prvUnlockQueue+0x36>
   80ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ffa:	b923      	cbnz	r3, 81006 <prvUnlockQueue+0x22>
   80ffc:	e00d      	b.n	8101a <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ffe:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81002:	4d19      	ldr	r5, [pc, #100]	; (81068 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81004:	4f19      	ldr	r7, [pc, #100]	; (8106c <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81006:	4630      	mov	r0, r6
   81008:	47a8      	blx	r5
   8100a:	b100      	cbz	r0, 8100e <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8100c:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   8100e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81010:	3b01      	subs	r3, #1
   81012:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81014:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81016:	2b00      	cmp	r3, #0
   81018:	dcee      	bgt.n	80ff8 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8101a:	f04f 33ff 	mov.w	r3, #4294967295
   8101e:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81020:	4b13      	ldr	r3, [pc, #76]	; (81070 <prvUnlockQueue+0x8c>)
   81022:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81024:	4b0f      	ldr	r3, [pc, #60]	; (81064 <prvUnlockQueue+0x80>)
   81026:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81028:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8102a:	2b00      	cmp	r3, #0
   8102c:	dd13      	ble.n	81056 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8102e:	6923      	ldr	r3, [r4, #16]
   81030:	b91b      	cbnz	r3, 8103a <prvUnlockQueue+0x56>
   81032:	e010      	b.n	81056 <prvUnlockQueue+0x72>
   81034:	6923      	ldr	r3, [r4, #16]
   81036:	b923      	cbnz	r3, 81042 <prvUnlockQueue+0x5e>
   81038:	e00d      	b.n	81056 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8103a:	f104 0610 	add.w	r6, r4, #16
   8103e:	4d0a      	ldr	r5, [pc, #40]	; (81068 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
   81040:	4f0a      	ldr	r7, [pc, #40]	; (8106c <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81042:	4630      	mov	r0, r6
   81044:	47a8      	blx	r5
   81046:	b100      	cbz	r0, 8104a <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
   81048:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8104a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8104c:	3b01      	subs	r3, #1
   8104e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81050:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81052:	2b00      	cmp	r3, #0
   81054:	dcee      	bgt.n	81034 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81056:	f04f 33ff 	mov.w	r3, #4294967295
   8105a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8105c:	4b04      	ldr	r3, [pc, #16]	; (81070 <prvUnlockQueue+0x8c>)
   8105e:	4798      	blx	r3
   81060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81062:	bf00      	nop
   81064:	00080d0d 	.word	0x00080d0d
   81068:	00081c95 	.word	0x00081c95
   8106c:	00081dcd 	.word	0x00081dcd
   81070:	00080d2d 	.word	0x00080d2d

00081074 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81074:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   81076:	b918      	cbnz	r0, 81080 <xQueueGenericReset+0xc>
   81078:	4b17      	ldr	r3, [pc, #92]	; (810d8 <xQueueGenericReset+0x64>)
   8107a:	4798      	blx	r3
   8107c:	bf00      	nop
   8107e:	e7fd      	b.n	8107c <xQueueGenericReset+0x8>
   81080:	460d      	mov	r5, r1
   81082:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
   81084:	4b15      	ldr	r3, [pc, #84]	; (810dc <xQueueGenericReset+0x68>)
   81086:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81088:	6822      	ldr	r2, [r4, #0]
   8108a:	6c21      	ldr	r1, [r4, #64]	; 0x40
   8108c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8108e:	fb03 f301 	mul.w	r3, r3, r1
   81092:	18d0      	adds	r0, r2, r3
   81094:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81096:	2000      	movs	r0, #0
   81098:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8109a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   8109c:	1a5b      	subs	r3, r3, r1
   8109e:	4413      	add	r3, r2
   810a0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   810a2:	f04f 33ff 	mov.w	r3, #4294967295
   810a6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   810a8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   810aa:	b955      	cbnz	r5, 810c2 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   810ac:	6923      	ldr	r3, [r4, #16]
   810ae:	b17b      	cbz	r3, 810d0 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   810b0:	f104 0010 	add.w	r0, r4, #16
   810b4:	4b0a      	ldr	r3, [pc, #40]	; (810e0 <xQueueGenericReset+0x6c>)
   810b6:	4798      	blx	r3
   810b8:	2801      	cmp	r0, #1
   810ba:	d109      	bne.n	810d0 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   810bc:	4b09      	ldr	r3, [pc, #36]	; (810e4 <xQueueGenericReset+0x70>)
   810be:	4798      	blx	r3
   810c0:	e006      	b.n	810d0 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   810c2:	f104 0010 	add.w	r0, r4, #16
   810c6:	4d08      	ldr	r5, [pc, #32]	; (810e8 <xQueueGenericReset+0x74>)
   810c8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   810ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
   810ce:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   810d0:	4b06      	ldr	r3, [pc, #24]	; (810ec <xQueueGenericReset+0x78>)
   810d2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   810d4:	2001      	movs	r0, #1
   810d6:	bd38      	pop	{r3, r4, r5, pc}
   810d8:	00080cfd 	.word	0x00080cfd
   810dc:	00080d0d 	.word	0x00080d0d
   810e0:	00081c95 	.word	0x00081c95
   810e4:	00080ced 	.word	0x00080ced
   810e8:	00080bf5 	.word	0x00080bf5
   810ec:	00080d2d 	.word	0x00080d2d

000810f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   810f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   810f2:	b1a0      	cbz	r0, 8111e <xQueueGenericCreate+0x2e>
   810f4:	460d      	mov	r5, r1
   810f6:	4617      	mov	r7, r2
   810f8:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   810fa:	2050      	movs	r0, #80	; 0x50
   810fc:	4b0e      	ldr	r3, [pc, #56]	; (81138 <xQueueGenericCreate+0x48>)
   810fe:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81100:	4604      	mov	r4, r0
   81102:	b160      	cbz	r0, 8111e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81104:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81108:	3001      	adds	r0, #1
   8110a:	4b0b      	ldr	r3, [pc, #44]	; (81138 <xQueueGenericCreate+0x48>)
   8110c:	4798      	blx	r3
   8110e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81110:	b940      	cbnz	r0, 81124 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81112:	4620      	mov	r0, r4
   81114:	4b09      	ldr	r3, [pc, #36]	; (8113c <xQueueGenericCreate+0x4c>)
   81116:	4798      	blx	r3
   81118:	e001      	b.n	8111e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8111a:	bf00      	nop
   8111c:	e7fd      	b.n	8111a <xQueueGenericCreate+0x2a>
   8111e:	4b08      	ldr	r3, [pc, #32]	; (81140 <xQueueGenericCreate+0x50>)
   81120:	4798      	blx	r3
   81122:	e7fa      	b.n	8111a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81124:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81126:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81128:	4620      	mov	r0, r4
   8112a:	2101      	movs	r1, #1
   8112c:	4b05      	ldr	r3, [pc, #20]	; (81144 <xQueueGenericCreate+0x54>)
   8112e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81130:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81134:	4620      	mov	r0, r4
   81136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81138:	00080e59 	.word	0x00080e59
   8113c:	00080f21 	.word	0x00080f21
   81140:	00080cfd 	.word	0x00080cfd
   81144:	00081075 	.word	0x00081075

00081148 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8114c:	b085      	sub	sp, #20
   8114e:	9300      	str	r3, [sp, #0]
   81150:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81154:	b918      	cbnz	r0, 8115e <xQueueGenericSend+0x16>
   81156:	4b3a      	ldr	r3, [pc, #232]	; (81240 <xQueueGenericSend+0xf8>)
   81158:	4798      	blx	r3
   8115a:	bf00      	nop
   8115c:	e7fd      	b.n	8115a <xQueueGenericSend+0x12>
   8115e:	468a      	mov	sl, r1
   81160:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81162:	b929      	cbnz	r1, 81170 <xQueueGenericSend+0x28>
   81164:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81166:	b12b      	cbz	r3, 81174 <xQueueGenericSend+0x2c>
   81168:	4b35      	ldr	r3, [pc, #212]	; (81240 <xQueueGenericSend+0xf8>)
   8116a:	4798      	blx	r3
   8116c:	bf00      	nop
   8116e:	e7fd      	b.n	8116c <xQueueGenericSend+0x24>
   81170:	2700      	movs	r7, #0
   81172:	e000      	b.n	81176 <xQueueGenericSend+0x2e>
   81174:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81176:	4e33      	ldr	r6, [pc, #204]	; (81244 <xQueueGenericSend+0xfc>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81178:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8126c <xQueueGenericSend+0x124>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8117c:	4d32      	ldr	r5, [pc, #200]	; (81248 <xQueueGenericSend+0x100>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8117e:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81180:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81182:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81184:	429a      	cmp	r2, r3
   81186:	d212      	bcs.n	811ae <xQueueGenericSend+0x66>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81188:	4620      	mov	r0, r4
   8118a:	4651      	mov	r1, sl
   8118c:	9a00      	ldr	r2, [sp, #0]
   8118e:	4b2f      	ldr	r3, [pc, #188]	; (8124c <xQueueGenericSend+0x104>)
   81190:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81192:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81194:	b13b      	cbz	r3, 811a6 <xQueueGenericSend+0x5e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81196:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8119a:	4b2d      	ldr	r3, [pc, #180]	; (81250 <xQueueGenericSend+0x108>)
   8119c:	4798      	blx	r3
   8119e:	2801      	cmp	r0, #1
   811a0:	d101      	bne.n	811a6 <xQueueGenericSend+0x5e>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   811a2:	4b2c      	ldr	r3, [pc, #176]	; (81254 <xQueueGenericSend+0x10c>)
   811a4:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   811a6:	4b28      	ldr	r3, [pc, #160]	; (81248 <xQueueGenericSend+0x100>)
   811a8:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   811aa:	2001      	movs	r0, #1
   811ac:	e045      	b.n	8123a <xQueueGenericSend+0xf2>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   811ae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   811b2:	b91b      	cbnz	r3, 811bc <xQueueGenericSend+0x74>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   811b4:	4b24      	ldr	r3, [pc, #144]	; (81248 <xQueueGenericSend+0x100>)
   811b6:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   811b8:	2000      	movs	r0, #0
   811ba:	e03e      	b.n	8123a <xQueueGenericSend+0xf2>
				}
				else if( xEntryTimeSet == pdFALSE )
   811bc:	b917      	cbnz	r7, 811c4 <xQueueGenericSend+0x7c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   811be:	a802      	add	r0, sp, #8
   811c0:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   811c2:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   811c4:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   811c6:	4b24      	ldr	r3, [pc, #144]	; (81258 <xQueueGenericSend+0x110>)
   811c8:	4798      	blx	r3
		prvLockQueue( pxQueue );
   811ca:	47b0      	blx	r6
   811cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   811ce:	f1b3 3fff 	cmp.w	r3, #4294967295
   811d2:	bf04      	itt	eq
   811d4:	2300      	moveq	r3, #0
   811d6:	6463      	streq	r3, [r4, #68]	; 0x44
   811d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811da:	f1b3 3fff 	cmp.w	r3, #4294967295
   811de:	bf04      	itt	eq
   811e0:	2300      	moveq	r3, #0
   811e2:	64a3      	streq	r3, [r4, #72]	; 0x48
   811e4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   811e6:	a802      	add	r0, sp, #8
   811e8:	f10d 0106 	add.w	r1, sp, #6
   811ec:	4b1b      	ldr	r3, [pc, #108]	; (8125c <xQueueGenericSend+0x114>)
   811ee:	4798      	blx	r3
   811f0:	b9e8      	cbnz	r0, 8122e <xQueueGenericSend+0xe6>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   811f2:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   811f4:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   811f8:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   811fc:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   811fe:	45c1      	cmp	r9, r8
   81200:	d10f      	bne.n	81222 <xQueueGenericSend+0xda>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81202:	f104 0010 	add.w	r0, r4, #16
   81206:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   8120a:	4b15      	ldr	r3, [pc, #84]	; (81260 <xQueueGenericSend+0x118>)
   8120c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8120e:	4620      	mov	r0, r4
   81210:	4b14      	ldr	r3, [pc, #80]	; (81264 <xQueueGenericSend+0x11c>)
   81212:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81214:	4b14      	ldr	r3, [pc, #80]	; (81268 <xQueueGenericSend+0x120>)
   81216:	4798      	blx	r3
   81218:	2800      	cmp	r0, #0
   8121a:	d1b0      	bne.n	8117e <xQueueGenericSend+0x36>
				{
					portYIELD_WITHIN_API();
   8121c:	4b0d      	ldr	r3, [pc, #52]	; (81254 <xQueueGenericSend+0x10c>)
   8121e:	4798      	blx	r3
   81220:	e7ad      	b.n	8117e <xQueueGenericSend+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81222:	4620      	mov	r0, r4
   81224:	4b0f      	ldr	r3, [pc, #60]	; (81264 <xQueueGenericSend+0x11c>)
   81226:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81228:	4b0f      	ldr	r3, [pc, #60]	; (81268 <xQueueGenericSend+0x120>)
   8122a:	4798      	blx	r3
   8122c:	e7a7      	b.n	8117e <xQueueGenericSend+0x36>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8122e:	4620      	mov	r0, r4
   81230:	4b0c      	ldr	r3, [pc, #48]	; (81264 <xQueueGenericSend+0x11c>)
   81232:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81234:	4b0c      	ldr	r3, [pc, #48]	; (81268 <xQueueGenericSend+0x120>)
   81236:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81238:	2000      	movs	r0, #0
		}
	}
}
   8123a:	b005      	add	sp, #20
   8123c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81240:	00080cfd 	.word	0x00080cfd
   81244:	00080d0d 	.word	0x00080d0d
   81248:	00080d2d 	.word	0x00080d2d
   8124c:	00080f59 	.word	0x00080f59
   81250:	00081c95 	.word	0x00081c95
   81254:	00080ced 	.word	0x00080ced
   81258:	0008177d 	.word	0x0008177d
   8125c:	00081d41 	.word	0x00081d41
   81260:	00081be9 	.word	0x00081be9
   81264:	00080fe5 	.word	0x00080fe5
   81268:	000818d9 	.word	0x000818d9
   8126c:	00081d19 	.word	0x00081d19

00081270 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81274:	b918      	cbnz	r0, 8127e <xQueueGenericSendFromISR+0xe>
   81276:	4b1e      	ldr	r3, [pc, #120]	; (812f0 <xQueueGenericSendFromISR+0x80>)
   81278:	4798      	blx	r3
   8127a:	bf00      	nop
   8127c:	e7fd      	b.n	8127a <xQueueGenericSendFromISR+0xa>
   8127e:	460e      	mov	r6, r1
   81280:	4615      	mov	r5, r2
   81282:	4698      	mov	r8, r3
   81284:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81286:	b929      	cbnz	r1, 81294 <xQueueGenericSendFromISR+0x24>
   81288:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8128a:	b11b      	cbz	r3, 81294 <xQueueGenericSendFromISR+0x24>
   8128c:	4b18      	ldr	r3, [pc, #96]	; (812f0 <xQueueGenericSendFromISR+0x80>)
   8128e:	4798      	blx	r3
   81290:	bf00      	nop
   81292:	e7fd      	b.n	81290 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81294:	4b16      	ldr	r3, [pc, #88]	; (812f0 <xQueueGenericSendFromISR+0x80>)
   81296:	4798      	blx	r3
   81298:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8129a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8129c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8129e:	429a      	cmp	r2, r3
   812a0:	d218      	bcs.n	812d4 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   812a2:	4620      	mov	r0, r4
   812a4:	4631      	mov	r1, r6
   812a6:	4642      	mov	r2, r8
   812a8:	4b12      	ldr	r3, [pc, #72]	; (812f4 <xQueueGenericSendFromISR+0x84>)
   812aa:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   812ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   812ae:	f1b3 3fff 	cmp.w	r3, #4294967295
   812b2:	d10a      	bne.n	812ca <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   812b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   812b6:	b17b      	cbz	r3, 812d8 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   812b8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   812bc:	4b0e      	ldr	r3, [pc, #56]	; (812f8 <xQueueGenericSendFromISR+0x88>)
   812be:	4798      	blx	r3
   812c0:	b160      	cbz	r0, 812dc <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   812c2:	b16d      	cbz	r5, 812e0 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   812c4:	2401      	movs	r4, #1
   812c6:	602c      	str	r4, [r5, #0]
   812c8:	e00b      	b.n	812e2 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   812ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   812cc:	3301      	adds	r3, #1
   812ce:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   812d0:	2401      	movs	r4, #1
   812d2:	e006      	b.n	812e2 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   812d4:	2400      	movs	r4, #0
   812d6:	e004      	b.n	812e2 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   812d8:	2401      	movs	r4, #1
   812da:	e002      	b.n	812e2 <xQueueGenericSendFromISR+0x72>
   812dc:	2401      	movs	r4, #1
   812de:	e000      	b.n	812e2 <xQueueGenericSendFromISR+0x72>
   812e0:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   812e2:	4638      	mov	r0, r7
   812e4:	4b05      	ldr	r3, [pc, #20]	; (812fc <xQueueGenericSendFromISR+0x8c>)
   812e6:	4798      	blx	r3

	return xReturn;
}
   812e8:	4620      	mov	r0, r4
   812ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   812ee:	bf00      	nop
   812f0:	00080cfd 	.word	0x00080cfd
   812f4:	00080f59 	.word	0x00080f59
   812f8:	00081c95 	.word	0x00081c95
   812fc:	00080d25 	.word	0x00080d25

00081300 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81304:	b085      	sub	sp, #20
   81306:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   8130a:	b918      	cbnz	r0, 81314 <xQueueGenericReceive+0x14>
   8130c:	4b47      	ldr	r3, [pc, #284]	; (8142c <xQueueGenericReceive+0x12c>)
   8130e:	4798      	blx	r3
   81310:	bf00      	nop
   81312:	e7fd      	b.n	81310 <xQueueGenericReceive+0x10>
   81314:	4689      	mov	r9, r1
   81316:	469a      	mov	sl, r3
   81318:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8131a:	b929      	cbnz	r1, 81328 <xQueueGenericReceive+0x28>
   8131c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8131e:	b12b      	cbz	r3, 8132c <xQueueGenericReceive+0x2c>
   81320:	4b42      	ldr	r3, [pc, #264]	; (8142c <xQueueGenericReceive+0x12c>)
   81322:	4798      	blx	r3
   81324:	bf00      	nop
   81326:	e7fd      	b.n	81324 <xQueueGenericReceive+0x24>
   81328:	2700      	movs	r7, #0
   8132a:	e000      	b.n	8132e <xQueueGenericReceive+0x2e>
   8132c:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8132e:	4e40      	ldr	r6, [pc, #256]	; (81430 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81330:	f8df b12c 	ldr.w	fp, [pc, #300]	; 81460 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81334:	4d3f      	ldr	r5, [pc, #252]	; (81434 <xQueueGenericReceive+0x134>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81336:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81338:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8133a:	b343      	cbz	r3, 8138e <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   8133c:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8133e:	4620      	mov	r0, r4
   81340:	4649      	mov	r1, r9
   81342:	4b3d      	ldr	r3, [pc, #244]	; (81438 <xQueueGenericReceive+0x138>)
   81344:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81346:	f1ba 0f00 	cmp.w	sl, #0
   8134a:	d112      	bne.n	81372 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   8134c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8134e:	3b01      	subs	r3, #1
   81350:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81352:	6823      	ldr	r3, [r4, #0]
   81354:	b913      	cbnz	r3, 8135c <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81356:	4b39      	ldr	r3, [pc, #228]	; (8143c <xQueueGenericReceive+0x13c>)
   81358:	4798      	blx	r3
   8135a:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8135c:	6923      	ldr	r3, [r4, #16]
   8135e:	b193      	cbz	r3, 81386 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81360:	f104 0010 	add.w	r0, r4, #16
   81364:	4b36      	ldr	r3, [pc, #216]	; (81440 <xQueueGenericReceive+0x140>)
   81366:	4798      	blx	r3
   81368:	2801      	cmp	r0, #1
   8136a:	d10c      	bne.n	81386 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   8136c:	4b35      	ldr	r3, [pc, #212]	; (81444 <xQueueGenericReceive+0x144>)
   8136e:	4798      	blx	r3
   81370:	e009      	b.n	81386 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81372:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81374:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81376:	b133      	cbz	r3, 81386 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81378:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8137c:	4b30      	ldr	r3, [pc, #192]	; (81440 <xQueueGenericReceive+0x140>)
   8137e:	4798      	blx	r3
   81380:	b108      	cbz	r0, 81386 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81382:	4b30      	ldr	r3, [pc, #192]	; (81444 <xQueueGenericReceive+0x144>)
   81384:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81386:	4b2b      	ldr	r3, [pc, #172]	; (81434 <xQueueGenericReceive+0x134>)
   81388:	4798      	blx	r3
				return pdPASS;
   8138a:	2001      	movs	r0, #1
   8138c:	e04b      	b.n	81426 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8138e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81392:	b91b      	cbnz	r3, 8139c <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81394:	4b27      	ldr	r3, [pc, #156]	; (81434 <xQueueGenericReceive+0x134>)
   81396:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81398:	2000      	movs	r0, #0
   8139a:	e044      	b.n	81426 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   8139c:	b917      	cbnz	r7, 813a4 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8139e:	a802      	add	r0, sp, #8
   813a0:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   813a2:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   813a4:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   813a6:	4b28      	ldr	r3, [pc, #160]	; (81448 <xQueueGenericReceive+0x148>)
   813a8:	4798      	blx	r3
		prvLockQueue( pxQueue );
   813aa:	47b0      	blx	r6
   813ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
   813ae:	f1b3 3fff 	cmp.w	r3, #4294967295
   813b2:	bf04      	itt	eq
   813b4:	2300      	moveq	r3, #0
   813b6:	6463      	streq	r3, [r4, #68]	; 0x44
   813b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   813ba:	f1b3 3fff 	cmp.w	r3, #4294967295
   813be:	bf04      	itt	eq
   813c0:	2300      	moveq	r3, #0
   813c2:	64a3      	streq	r3, [r4, #72]	; 0x48
   813c4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   813c6:	a802      	add	r0, sp, #8
   813c8:	f10d 0106 	add.w	r1, sp, #6
   813cc:	4b1f      	ldr	r3, [pc, #124]	; (8144c <xQueueGenericReceive+0x14c>)
   813ce:	4798      	blx	r3
   813d0:	bb18      	cbnz	r0, 8141a <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   813d2:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   813d4:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   813d8:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   813da:	f1b8 0f00 	cmp.w	r8, #0
   813de:	d116      	bne.n	8140e <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   813e0:	6823      	ldr	r3, [r4, #0]
   813e2:	b923      	cbnz	r3, 813ee <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   813e4:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   813e6:	6860      	ldr	r0, [r4, #4]
   813e8:	4b19      	ldr	r3, [pc, #100]	; (81450 <xQueueGenericReceive+0x150>)
   813ea:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   813ec:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   813ee:	f104 0024 	add.w	r0, r4, #36	; 0x24
   813f2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   813f6:	4b17      	ldr	r3, [pc, #92]	; (81454 <xQueueGenericReceive+0x154>)
   813f8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   813fa:	4620      	mov	r0, r4
   813fc:	4b16      	ldr	r3, [pc, #88]	; (81458 <xQueueGenericReceive+0x158>)
   813fe:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81400:	4b16      	ldr	r3, [pc, #88]	; (8145c <xQueueGenericReceive+0x15c>)
   81402:	4798      	blx	r3
   81404:	2800      	cmp	r0, #0
   81406:	d196      	bne.n	81336 <xQueueGenericReceive+0x36>
				{
					portYIELD_WITHIN_API();
   81408:	4b0e      	ldr	r3, [pc, #56]	; (81444 <xQueueGenericReceive+0x144>)
   8140a:	4798      	blx	r3
   8140c:	e793      	b.n	81336 <xQueueGenericReceive+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8140e:	4620      	mov	r0, r4
   81410:	4b11      	ldr	r3, [pc, #68]	; (81458 <xQueueGenericReceive+0x158>)
   81412:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81414:	4b11      	ldr	r3, [pc, #68]	; (8145c <xQueueGenericReceive+0x15c>)
   81416:	4798      	blx	r3
   81418:	e78d      	b.n	81336 <xQueueGenericReceive+0x36>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8141a:	4620      	mov	r0, r4
   8141c:	4b0e      	ldr	r3, [pc, #56]	; (81458 <xQueueGenericReceive+0x158>)
   8141e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81420:	4b0e      	ldr	r3, [pc, #56]	; (8145c <xQueueGenericReceive+0x15c>)
   81422:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81424:	2000      	movs	r0, #0
		}
	}
}
   81426:	b005      	add	sp, #20
   81428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8142c:	00080cfd 	.word	0x00080cfd
   81430:	00080d0d 	.word	0x00080d0d
   81434:	00080d2d 	.word	0x00080d2d
   81438:	00080fbd 	.word	0x00080fbd
   8143c:	00081dd9 	.word	0x00081dd9
   81440:	00081c95 	.word	0x00081c95
   81444:	00080ced 	.word	0x00080ced
   81448:	0008177d 	.word	0x0008177d
   8144c:	00081d41 	.word	0x00081d41
   81450:	00081e05 	.word	0x00081e05
   81454:	00081be9 	.word	0x00081be9
   81458:	00080fe5 	.word	0x00080fe5
   8145c:	000818d9 	.word	0x000818d9
   81460:	00081d19 	.word	0x00081d19

00081464 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81464:	b538      	push	{r3, r4, r5, lr}
   81466:	4604      	mov	r4, r0
   81468:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8146a:	4b0d      	ldr	r3, [pc, #52]	; (814a0 <vQueueWaitForMessageRestricted+0x3c>)
   8146c:	4798      	blx	r3
   8146e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81470:	f1b3 3fff 	cmp.w	r3, #4294967295
   81474:	bf04      	itt	eq
   81476:	2300      	moveq	r3, #0
   81478:	6463      	streq	r3, [r4, #68]	; 0x44
   8147a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8147c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81480:	bf04      	itt	eq
   81482:	2300      	moveq	r3, #0
   81484:	64a3      	streq	r3, [r4, #72]	; 0x48
   81486:	4b07      	ldr	r3, [pc, #28]	; (814a4 <vQueueWaitForMessageRestricted+0x40>)
   81488:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8148a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8148c:	b923      	cbnz	r3, 81498 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8148e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81492:	4629      	mov	r1, r5
   81494:	4b04      	ldr	r3, [pc, #16]	; (814a8 <vQueueWaitForMessageRestricted+0x44>)
   81496:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81498:	4620      	mov	r0, r4
   8149a:	4b04      	ldr	r3, [pc, #16]	; (814ac <vQueueWaitForMessageRestricted+0x48>)
   8149c:	4798      	blx	r3
   8149e:	bd38      	pop	{r3, r4, r5, pc}
   814a0:	00080d0d 	.word	0x00080d0d
   814a4:	00080d2d 	.word	0x00080d2d
   814a8:	00081c4d 	.word	0x00081c4d
   814ac:	00080fe5 	.word	0x00080fe5

000814b0 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   814b0:	b510      	push	{r4, lr}
   814b2:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   814b4:	4b0f      	ldr	r3, [pc, #60]	; (814f4 <prvAddCurrentTaskToDelayedList+0x44>)
   814b6:	681b      	ldr	r3, [r3, #0]
   814b8:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   814ba:	4b0f      	ldr	r3, [pc, #60]	; (814f8 <prvAddCurrentTaskToDelayedList+0x48>)
   814bc:	881b      	ldrh	r3, [r3, #0]
   814be:	b29b      	uxth	r3, r3
   814c0:	4298      	cmp	r0, r3
   814c2:	d207      	bcs.n	814d4 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   814c4:	4b0d      	ldr	r3, [pc, #52]	; (814fc <prvAddCurrentTaskToDelayedList+0x4c>)
   814c6:	6818      	ldr	r0, [r3, #0]
   814c8:	4b0a      	ldr	r3, [pc, #40]	; (814f4 <prvAddCurrentTaskToDelayedList+0x44>)
   814ca:	6819      	ldr	r1, [r3, #0]
   814cc:	3104      	adds	r1, #4
   814ce:	4b0c      	ldr	r3, [pc, #48]	; (81500 <prvAddCurrentTaskToDelayedList+0x50>)
   814d0:	4798      	blx	r3
   814d2:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   814d4:	4b0b      	ldr	r3, [pc, #44]	; (81504 <prvAddCurrentTaskToDelayedList+0x54>)
   814d6:	6818      	ldr	r0, [r3, #0]
   814d8:	4b06      	ldr	r3, [pc, #24]	; (814f4 <prvAddCurrentTaskToDelayedList+0x44>)
   814da:	6819      	ldr	r1, [r3, #0]
   814dc:	3104      	adds	r1, #4
   814de:	4b08      	ldr	r3, [pc, #32]	; (81500 <prvAddCurrentTaskToDelayedList+0x50>)
   814e0:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   814e2:	4b09      	ldr	r3, [pc, #36]	; (81508 <prvAddCurrentTaskToDelayedList+0x58>)
   814e4:	881b      	ldrh	r3, [r3, #0]
   814e6:	b29b      	uxth	r3, r3
   814e8:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   814ea:	bf3c      	itt	cc
   814ec:	4b06      	ldrcc	r3, [pc, #24]	; (81508 <prvAddCurrentTaskToDelayedList+0x58>)
   814ee:	801c      	strhcc	r4, [r3, #0]
   814f0:	bd10      	pop	{r4, pc}
   814f2:	bf00      	nop
   814f4:	20078b54 	.word	0x20078b54
   814f8:	20078b70 	.word	0x20078b70
   814fc:	20078b74 	.word	0x20078b74
   81500:	00080c31 	.word	0x00080c31
   81504:	20078a3c 	.word	0x20078a3c
   81508:	20070138 	.word	0x20070138

0008150c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   8150c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81510:	b083      	sub	sp, #12
   81512:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   81514:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   81518:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   8151a:	9001      	str	r0, [sp, #4]
   8151c:	b918      	cbnz	r0, 81526 <xTaskGenericCreate+0x1a>
   8151e:	4b62      	ldr	r3, [pc, #392]	; (816a8 <xTaskGenericCreate+0x19c>)
   81520:	4798      	blx	r3
   81522:	bf00      	nop
   81524:	e7fd      	b.n	81522 <xTaskGenericCreate+0x16>
   81526:	4689      	mov	r9, r1
   81528:	4615      	mov	r5, r2
   8152a:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8152c:	2f09      	cmp	r7, #9
   8152e:	d903      	bls.n	81538 <xTaskGenericCreate+0x2c>
   81530:	4b5d      	ldr	r3, [pc, #372]	; (816a8 <xTaskGenericCreate+0x19c>)
   81532:	4798      	blx	r3
   81534:	bf00      	nop
   81536:	e7fd      	b.n	81534 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81538:	2050      	movs	r0, #80	; 0x50
   8153a:	4b5c      	ldr	r3, [pc, #368]	; (816ac <xTaskGenericCreate+0x1a0>)
   8153c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8153e:	4604      	mov	r4, r0
   81540:	2800      	cmp	r0, #0
   81542:	f000 80ab 	beq.w	8169c <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81546:	2e00      	cmp	r6, #0
   81548:	f040 80a5 	bne.w	81696 <xTaskGenericCreate+0x18a>
   8154c:	00a8      	lsls	r0, r5, #2
   8154e:	4b57      	ldr	r3, [pc, #348]	; (816ac <xTaskGenericCreate+0x1a0>)
   81550:	4798      	blx	r3
   81552:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81554:	b918      	cbnz	r0, 8155e <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81556:	4620      	mov	r0, r4
   81558:	4b55      	ldr	r3, [pc, #340]	; (816b0 <xTaskGenericCreate+0x1a4>)
   8155a:	4798      	blx	r3
   8155c:	e09e      	b.n	8169c <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   8155e:	21a5      	movs	r1, #165	; 0xa5
   81560:	00aa      	lsls	r2, r5, #2
   81562:	4b54      	ldr	r3, [pc, #336]	; (816b4 <xTaskGenericCreate+0x1a8>)
   81564:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81566:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
   8156a:	3d01      	subs	r5, #1
   8156c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8156e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81572:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81576:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8157a:	4649      	mov	r1, r9
   8157c:	2210      	movs	r2, #16
   8157e:	4b4e      	ldr	r3, [pc, #312]	; (816b8 <xTaskGenericCreate+0x1ac>)
   81580:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81582:	2300      	movs	r3, #0
   81584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81588:	463e      	mov	r6, r7
   8158a:	2f09      	cmp	r7, #9
   8158c:	bf28      	it	cs
   8158e:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81590:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81592:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81594:	f104 0904 	add.w	r9, r4, #4
   81598:	4648      	mov	r0, r9
   8159a:	f8df a16c 	ldr.w	sl, [pc, #364]	; 81708 <xTaskGenericCreate+0x1fc>
   8159e:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   815a0:	f104 0018 	add.w	r0, r4, #24
   815a4:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   815a6:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   815a8:	f1c6 060a 	rsb	r6, r6, #10
   815ac:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   815ae:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   815b0:	4628      	mov	r0, r5
   815b2:	9901      	ldr	r1, [sp, #4]
   815b4:	465a      	mov	r2, fp
   815b6:	4b41      	ldr	r3, [pc, #260]	; (816bc <xTaskGenericCreate+0x1b0>)
   815b8:	4798      	blx	r3
   815ba:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   815bc:	f010 0f07 	tst.w	r0, #7
   815c0:	d003      	beq.n	815ca <xTaskGenericCreate+0xbe>
   815c2:	4b39      	ldr	r3, [pc, #228]	; (816a8 <xTaskGenericCreate+0x19c>)
   815c4:	4798      	blx	r3
   815c6:	bf00      	nop
   815c8:	e7fd      	b.n	815c6 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
   815ca:	f1b8 0f00 	cmp.w	r8, #0
   815ce:	d001      	beq.n	815d4 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   815d0:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   815d4:	4b3a      	ldr	r3, [pc, #232]	; (816c0 <xTaskGenericCreate+0x1b4>)
   815d6:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   815d8:	4a3a      	ldr	r2, [pc, #232]	; (816c4 <xTaskGenericCreate+0x1b8>)
   815da:	6813      	ldr	r3, [r2, #0]
   815dc:	3301      	adds	r3, #1
   815de:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
   815e0:	4b39      	ldr	r3, [pc, #228]	; (816c8 <xTaskGenericCreate+0x1bc>)
   815e2:	681b      	ldr	r3, [r3, #0]
   815e4:	bb0b      	cbnz	r3, 8162a <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   815e6:	4b38      	ldr	r3, [pc, #224]	; (816c8 <xTaskGenericCreate+0x1bc>)
   815e8:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   815ea:	6813      	ldr	r3, [r2, #0]
   815ec:	2b01      	cmp	r3, #1
   815ee:	d126      	bne.n	8163e <xTaskGenericCreate+0x132>
   815f0:	4d36      	ldr	r5, [pc, #216]	; (816cc <xTaskGenericCreate+0x1c0>)
   815f2:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   815f6:	4e36      	ldr	r6, [pc, #216]	; (816d0 <xTaskGenericCreate+0x1c4>)
   815f8:	4628      	mov	r0, r5
   815fa:	47b0      	blx	r6
   815fc:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   815fe:	4545      	cmp	r5, r8
   81600:	d1fa      	bne.n	815f8 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   81602:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8170c <xTaskGenericCreate+0x200>
   81606:	4640      	mov	r0, r8
   81608:	4d31      	ldr	r5, [pc, #196]	; (816d0 <xTaskGenericCreate+0x1c4>)
   8160a:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   8160c:	4e31      	ldr	r6, [pc, #196]	; (816d4 <xTaskGenericCreate+0x1c8>)
   8160e:	4630      	mov	r0, r6
   81610:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
   81612:	4831      	ldr	r0, [pc, #196]	; (816d8 <xTaskGenericCreate+0x1cc>)
   81614:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81616:	4831      	ldr	r0, [pc, #196]	; (816dc <xTaskGenericCreate+0x1d0>)
   81618:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   8161a:	4831      	ldr	r0, [pc, #196]	; (816e0 <xTaskGenericCreate+0x1d4>)
   8161c:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8161e:	4b31      	ldr	r3, [pc, #196]	; (816e4 <xTaskGenericCreate+0x1d8>)
   81620:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81624:	4b30      	ldr	r3, [pc, #192]	; (816e8 <xTaskGenericCreate+0x1dc>)
   81626:	601e      	str	r6, [r3, #0]
   81628:	e009      	b.n	8163e <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8162a:	4b30      	ldr	r3, [pc, #192]	; (816ec <xTaskGenericCreate+0x1e0>)
   8162c:	681b      	ldr	r3, [r3, #0]
   8162e:	b933      	cbnz	r3, 8163e <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81630:	4b25      	ldr	r3, [pc, #148]	; (816c8 <xTaskGenericCreate+0x1bc>)
   81632:	681b      	ldr	r3, [r3, #0]
   81634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81636:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
   81638:	bf24      	itt	cs
   8163a:	4b23      	ldrcs	r3, [pc, #140]	; (816c8 <xTaskGenericCreate+0x1bc>)
   8163c:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8163e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81640:	4b2b      	ldr	r3, [pc, #172]	; (816f0 <xTaskGenericCreate+0x1e4>)
   81642:	681b      	ldr	r3, [r3, #0]
   81644:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81646:	bf84      	itt	hi
   81648:	4b29      	ldrhi	r3, [pc, #164]	; (816f0 <xTaskGenericCreate+0x1e4>)
   8164a:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   8164c:	4a29      	ldr	r2, [pc, #164]	; (816f4 <xTaskGenericCreate+0x1e8>)
   8164e:	6813      	ldr	r3, [r2, #0]
   81650:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81652:	3301      	adds	r3, #1
   81654:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81656:	4b28      	ldr	r3, [pc, #160]	; (816f8 <xTaskGenericCreate+0x1ec>)
   81658:	681b      	ldr	r3, [r3, #0]
   8165a:	4298      	cmp	r0, r3
   8165c:	bf84      	itt	hi
   8165e:	4b26      	ldrhi	r3, [pc, #152]	; (816f8 <xTaskGenericCreate+0x1ec>)
   81660:	6018      	strhi	r0, [r3, #0]
   81662:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81666:	4b19      	ldr	r3, [pc, #100]	; (816cc <xTaskGenericCreate+0x1c0>)
   81668:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   8166c:	4649      	mov	r1, r9
   8166e:	4b23      	ldr	r3, [pc, #140]	; (816fc <xTaskGenericCreate+0x1f0>)
   81670:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81672:	4b23      	ldr	r3, [pc, #140]	; (81700 <xTaskGenericCreate+0x1f4>)
   81674:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81676:	4b1d      	ldr	r3, [pc, #116]	; (816ec <xTaskGenericCreate+0x1e0>)
   81678:	681b      	ldr	r3, [r3, #0]
   8167a:	b143      	cbz	r3, 8168e <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   8167c:	4b12      	ldr	r3, [pc, #72]	; (816c8 <xTaskGenericCreate+0x1bc>)
   8167e:	681b      	ldr	r3, [r3, #0]
   81680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81682:	429f      	cmp	r7, r3
   81684:	d905      	bls.n	81692 <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
   81686:	4b1f      	ldr	r3, [pc, #124]	; (81704 <xTaskGenericCreate+0x1f8>)
   81688:	4798      	blx	r3
   8168a:	2001      	movs	r0, #1
   8168c:	e008      	b.n	816a0 <xTaskGenericCreate+0x194>
   8168e:	2001      	movs	r0, #1
   81690:	e006      	b.n	816a0 <xTaskGenericCreate+0x194>
   81692:	2001      	movs	r0, #1
   81694:	e004      	b.n	816a0 <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81696:	6306      	str	r6, [r0, #48]	; 0x30
   81698:	4630      	mov	r0, r6
   8169a:	e760      	b.n	8155e <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8169c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   816a0:	b003      	add	sp, #12
   816a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   816a6:	bf00      	nop
   816a8:	00080cfd 	.word	0x00080cfd
   816ac:	00080e59 	.word	0x00080e59
   816b0:	00080f21 	.word	0x00080f21
   816b4:	00083d31 	.word	0x00083d31
   816b8:	00083f31 	.word	0x00083f31
   816bc:	00080cb1 	.word	0x00080cb1
   816c0:	00080d0d 	.word	0x00080d0d
   816c4:	20078b7c 	.word	0x20078b7c
   816c8:	20078b54 	.word	0x20078b54
   816cc:	20078a74 	.word	0x20078a74
   816d0:	00080bf5 	.word	0x00080bf5
   816d4:	20078a5c 	.word	0x20078a5c
   816d8:	20078b58 	.word	0x20078b58
   816dc:	20078b3c 	.word	0x20078b3c
   816e0:	20078a28 	.word	0x20078a28
   816e4:	20078a3c 	.word	0x20078a3c
   816e8:	20078b74 	.word	0x20078b74
   816ec:	20078a40 	.word	0x20078a40
   816f0:	20078b84 	.word	0x20078b84
   816f4:	20078b78 	.word	0x20078b78
   816f8:	20078a70 	.word	0x20078a70
   816fc:	00080c15 	.word	0x00080c15
   81700:	00080d2d 	.word	0x00080d2d
   81704:	00080ced 	.word	0x00080ced
   81708:	00080c0d 	.word	0x00080c0d
   8170c:	20078a48 	.word	0x20078a48

00081710 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81710:	b510      	push	{r4, lr}
   81712:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81714:	2300      	movs	r3, #0
   81716:	9300      	str	r3, [sp, #0]
   81718:	9301      	str	r3, [sp, #4]
   8171a:	9302      	str	r3, [sp, #8]
   8171c:	9303      	str	r3, [sp, #12]
   8171e:	480f      	ldr	r0, [pc, #60]	; (8175c <vTaskStartScheduler+0x4c>)
   81720:	490f      	ldr	r1, [pc, #60]	; (81760 <vTaskStartScheduler+0x50>)
   81722:	f44f 7280 	mov.w	r2, #256	; 0x100
   81726:	4c0f      	ldr	r4, [pc, #60]	; (81764 <vTaskStartScheduler+0x54>)
   81728:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   8172a:	2801      	cmp	r0, #1
   8172c:	d10e      	bne.n	8174c <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   8172e:	4b0e      	ldr	r3, [pc, #56]	; (81768 <vTaskStartScheduler+0x58>)
   81730:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81732:	2801      	cmp	r0, #1
   81734:	d10a      	bne.n	8174c <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81736:	4b0d      	ldr	r3, [pc, #52]	; (8176c <vTaskStartScheduler+0x5c>)
   81738:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   8173a:	2201      	movs	r2, #1
   8173c:	4b0c      	ldr	r3, [pc, #48]	; (81770 <vTaskStartScheduler+0x60>)
   8173e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81740:	2200      	movs	r2, #0
   81742:	4b0c      	ldr	r3, [pc, #48]	; (81774 <vTaskStartScheduler+0x64>)
   81744:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81746:	4b0c      	ldr	r3, [pc, #48]	; (81778 <vTaskStartScheduler+0x68>)
   81748:	4798      	blx	r3
   8174a:	e004      	b.n	81756 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   8174c:	b918      	cbnz	r0, 81756 <vTaskStartScheduler+0x46>
   8174e:	4b07      	ldr	r3, [pc, #28]	; (8176c <vTaskStartScheduler+0x5c>)
   81750:	4798      	blx	r3
   81752:	bf00      	nop
   81754:	e7fd      	b.n	81752 <vTaskStartScheduler+0x42>
}
   81756:	b004      	add	sp, #16
   81758:	bd10      	pop	{r4, pc}
   8175a:	bf00      	nop
   8175c:	00081ac1 	.word	0x00081ac1
   81760:	00086c20 	.word	0x00086c20
   81764:	0008150d 	.word	0x0008150d
   81768:	00081f81 	.word	0x00081f81
   8176c:	00080cfd 	.word	0x00080cfd
   81770:	20078a40 	.word	0x20078a40
   81774:	20078b70 	.word	0x20078b70
   81778:	00080dc9 	.word	0x00080dc9

0008177c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   8177c:	4a02      	ldr	r2, [pc, #8]	; (81788 <vTaskSuspendAll+0xc>)
   8177e:	6813      	ldr	r3, [r2, #0]
   81780:	3301      	adds	r3, #1
   81782:	6013      	str	r3, [r2, #0]
   81784:	4770      	bx	lr
   81786:	bf00      	nop
   81788:	20078b6c 	.word	0x20078b6c

0008178c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   8178c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8178e:	4b04      	ldr	r3, [pc, #16]	; (817a0 <xTaskGetTickCount+0x14>)
   81790:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81792:	4b04      	ldr	r3, [pc, #16]	; (817a4 <xTaskGetTickCount+0x18>)
   81794:	881c      	ldrh	r4, [r3, #0]
   81796:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81798:	4b03      	ldr	r3, [pc, #12]	; (817a8 <xTaskGetTickCount+0x1c>)
   8179a:	4798      	blx	r3

	return xTicks;
}
   8179c:	4620      	mov	r0, r4
   8179e:	bd10      	pop	{r4, pc}
   817a0:	00080d0d 	.word	0x00080d0d
   817a4:	20078b70 	.word	0x20078b70
   817a8:	00080d2d 	.word	0x00080d2d

000817ac <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   817ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   817b0:	4b3d      	ldr	r3, [pc, #244]	; (818a8 <vTaskIncrementTick+0xfc>)
   817b2:	681b      	ldr	r3, [r3, #0]
   817b4:	2b00      	cmp	r3, #0
   817b6:	d171      	bne.n	8189c <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   817b8:	4a3c      	ldr	r2, [pc, #240]	; (818ac <vTaskIncrementTick+0x100>)
   817ba:	8813      	ldrh	r3, [r2, #0]
   817bc:	3301      	adds	r3, #1
   817be:	b29b      	uxth	r3, r3
   817c0:	8013      	strh	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
   817c2:	8813      	ldrh	r3, [r2, #0]
   817c4:	b29b      	uxth	r3, r3
   817c6:	bb03      	cbnz	r3, 8180a <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   817c8:	4b39      	ldr	r3, [pc, #228]	; (818b0 <vTaskIncrementTick+0x104>)
   817ca:	681b      	ldr	r3, [r3, #0]
   817cc:	681b      	ldr	r3, [r3, #0]
   817ce:	b11b      	cbz	r3, 817d8 <vTaskIncrementTick+0x2c>
   817d0:	4b38      	ldr	r3, [pc, #224]	; (818b4 <vTaskIncrementTick+0x108>)
   817d2:	4798      	blx	r3
   817d4:	bf00      	nop
   817d6:	e7fd      	b.n	817d4 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   817d8:	4b35      	ldr	r3, [pc, #212]	; (818b0 <vTaskIncrementTick+0x104>)
   817da:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   817dc:	4a36      	ldr	r2, [pc, #216]	; (818b8 <vTaskIncrementTick+0x10c>)
   817de:	6810      	ldr	r0, [r2, #0]
   817e0:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   817e2:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   817e4:	4935      	ldr	r1, [pc, #212]	; (818bc <vTaskIncrementTick+0x110>)
   817e6:	680a      	ldr	r2, [r1, #0]
   817e8:	3201      	adds	r2, #1
   817ea:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   817ec:	681b      	ldr	r3, [r3, #0]
   817ee:	681b      	ldr	r3, [r3, #0]
   817f0:	b923      	cbnz	r3, 817fc <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   817f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   817f6:	4b32      	ldr	r3, [pc, #200]	; (818c0 <vTaskIncrementTick+0x114>)
   817f8:	801a      	strh	r2, [r3, #0]
   817fa:	e006      	b.n	8180a <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   817fc:	4b2c      	ldr	r3, [pc, #176]	; (818b0 <vTaskIncrementTick+0x104>)
   817fe:	681b      	ldr	r3, [r3, #0]
   81800:	68db      	ldr	r3, [r3, #12]
   81802:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81804:	889a      	ldrh	r2, [r3, #4]
   81806:	4b2e      	ldr	r3, [pc, #184]	; (818c0 <vTaskIncrementTick+0x114>)
   81808:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8180a:	4b28      	ldr	r3, [pc, #160]	; (818ac <vTaskIncrementTick+0x100>)
   8180c:	881a      	ldrh	r2, [r3, #0]
   8180e:	b292      	uxth	r2, r2
   81810:	4b2b      	ldr	r3, [pc, #172]	; (818c0 <vTaskIncrementTick+0x114>)
   81812:	881b      	ldrh	r3, [r3, #0]
   81814:	b29b      	uxth	r3, r3
   81816:	429a      	cmp	r2, r3
   81818:	d344      	bcc.n	818a4 <vTaskIncrementTick+0xf8>
   8181a:	4b25      	ldr	r3, [pc, #148]	; (818b0 <vTaskIncrementTick+0x104>)
   8181c:	681b      	ldr	r3, [r3, #0]
   8181e:	681b      	ldr	r3, [r3, #0]
   81820:	b16b      	cbz	r3, 8183e <vTaskIncrementTick+0x92>
   81822:	4b23      	ldr	r3, [pc, #140]	; (818b0 <vTaskIncrementTick+0x104>)
   81824:	681b      	ldr	r3, [r3, #0]
   81826:	68db      	ldr	r3, [r3, #12]
   81828:	68dc      	ldr	r4, [r3, #12]
   8182a:	88a2      	ldrh	r2, [r4, #4]
   8182c:	4b1f      	ldr	r3, [pc, #124]	; (818ac <vTaskIncrementTick+0x100>)
   8182e:	881b      	ldrh	r3, [r3, #0]
   81830:	b29b      	uxth	r3, r3
   81832:	429a      	cmp	r2, r3
   81834:	d813      	bhi.n	8185e <vTaskIncrementTick+0xb2>
   81836:	4d23      	ldr	r5, [pc, #140]	; (818c4 <vTaskIncrementTick+0x118>)
   81838:	4e23      	ldr	r6, [pc, #140]	; (818c8 <vTaskIncrementTick+0x11c>)
   8183a:	4f24      	ldr	r7, [pc, #144]	; (818cc <vTaskIncrementTick+0x120>)
   8183c:	e013      	b.n	81866 <vTaskIncrementTick+0xba>
   8183e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81842:	4b1f      	ldr	r3, [pc, #124]	; (818c0 <vTaskIncrementTick+0x114>)
   81844:	801a      	strh	r2, [r3, #0]
   81846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8184a:	4b19      	ldr	r3, [pc, #100]	; (818b0 <vTaskIncrementTick+0x104>)
   8184c:	681b      	ldr	r3, [r3, #0]
   8184e:	68db      	ldr	r3, [r3, #12]
   81850:	68dc      	ldr	r4, [r3, #12]
   81852:	88a2      	ldrh	r2, [r4, #4]
   81854:	4b15      	ldr	r3, [pc, #84]	; (818ac <vTaskIncrementTick+0x100>)
   81856:	881b      	ldrh	r3, [r3, #0]
   81858:	b29b      	uxth	r3, r3
   8185a:	429a      	cmp	r2, r3
   8185c:	d903      	bls.n	81866 <vTaskIncrementTick+0xba>
   8185e:	4b18      	ldr	r3, [pc, #96]	; (818c0 <vTaskIncrementTick+0x114>)
   81860:	801a      	strh	r2, [r3, #0]
   81862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81866:	f104 0804 	add.w	r8, r4, #4
   8186a:	4640      	mov	r0, r8
   8186c:	47a8      	blx	r5
   8186e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81870:	b113      	cbz	r3, 81878 <vTaskIncrementTick+0xcc>
   81872:	f104 0018 	add.w	r0, r4, #24
   81876:	47a8      	blx	r5
   81878:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8187a:	6833      	ldr	r3, [r6, #0]
   8187c:	4298      	cmp	r0, r3
   8187e:	bf88      	it	hi
   81880:	6030      	strhi	r0, [r6, #0]
   81882:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81886:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8188a:	4641      	mov	r1, r8
   8188c:	4b10      	ldr	r3, [pc, #64]	; (818d0 <vTaskIncrementTick+0x124>)
   8188e:	4798      	blx	r3
   81890:	4b07      	ldr	r3, [pc, #28]	; (818b0 <vTaskIncrementTick+0x104>)
   81892:	681b      	ldr	r3, [r3, #0]
   81894:	681b      	ldr	r3, [r3, #0]
   81896:	2b00      	cmp	r3, #0
   81898:	d1d7      	bne.n	8184a <vTaskIncrementTick+0x9e>
   8189a:	e7d0      	b.n	8183e <vTaskIncrementTick+0x92>
	}
	else
	{
		++uxMissedTicks;
   8189c:	4a0d      	ldr	r2, [pc, #52]	; (818d4 <vTaskIncrementTick+0x128>)
   8189e:	6813      	ldr	r3, [r2, #0]
   818a0:	3301      	adds	r3, #1
   818a2:	6013      	str	r3, [r2, #0]
   818a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   818a8:	20078b6c 	.word	0x20078b6c
   818ac:	20078b70 	.word	0x20078b70
   818b0:	20078a3c 	.word	0x20078a3c
   818b4:	00080cfd 	.word	0x00080cfd
   818b8:	20078b74 	.word	0x20078b74
   818bc:	20078b50 	.word	0x20078b50
   818c0:	20070138 	.word	0x20070138
   818c4:	00080c75 	.word	0x00080c75
   818c8:	20078a70 	.word	0x20078a70
   818cc:	20078a74 	.word	0x20078a74
   818d0:	00080c15 	.word	0x00080c15
   818d4:	20078a24 	.word	0x20078a24

000818d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   818d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   818dc:	4b30      	ldr	r3, [pc, #192]	; (819a0 <xTaskResumeAll+0xc8>)
   818de:	681b      	ldr	r3, [r3, #0]
   818e0:	b91b      	cbnz	r3, 818ea <xTaskResumeAll+0x12>
   818e2:	4b30      	ldr	r3, [pc, #192]	; (819a4 <xTaskResumeAll+0xcc>)
   818e4:	4798      	blx	r3
   818e6:	bf00      	nop
   818e8:	e7fd      	b.n	818e6 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   818ea:	4b2f      	ldr	r3, [pc, #188]	; (819a8 <xTaskResumeAll+0xd0>)
   818ec:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   818ee:	4b2c      	ldr	r3, [pc, #176]	; (819a0 <xTaskResumeAll+0xc8>)
   818f0:	681a      	ldr	r2, [r3, #0]
   818f2:	3a01      	subs	r2, #1
   818f4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   818f6:	681b      	ldr	r3, [r3, #0]
   818f8:	2b00      	cmp	r3, #0
   818fa:	d149      	bne.n	81990 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   818fc:	4b2b      	ldr	r3, [pc, #172]	; (819ac <xTaskResumeAll+0xd4>)
   818fe:	681b      	ldr	r3, [r3, #0]
   81900:	bb03      	cbnz	r3, 81944 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81902:	2400      	movs	r4, #0
   81904:	e047      	b.n	81996 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81906:	f8d8 300c 	ldr.w	r3, [r8, #12]
   8190a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8190c:	f104 0018 	add.w	r0, r4, #24
   81910:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81912:	f104 0904 	add.w	r9, r4, #4
   81916:	4648      	mov	r0, r9
   81918:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   8191a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8191c:	6833      	ldr	r3, [r6, #0]
   8191e:	4298      	cmp	r0, r3
   81920:	bf88      	it	hi
   81922:	6030      	strhi	r0, [r6, #0]
   81924:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81928:	4b21      	ldr	r3, [pc, #132]	; (819b0 <xTaskResumeAll+0xd8>)
   8192a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   8192e:	4649      	mov	r1, r9
   81930:	4b20      	ldr	r3, [pc, #128]	; (819b4 <xTaskResumeAll+0xdc>)
   81932:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81934:	4b20      	ldr	r3, [pc, #128]	; (819b8 <xTaskResumeAll+0xe0>)
   81936:	681b      	ldr	r3, [r3, #0]
   81938:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8193c:	429a      	cmp	r2, r3
   8193e:	bf28      	it	cs
   81940:	2501      	movcs	r5, #1
   81942:	e004      	b.n	8194e <xTaskResumeAll+0x76>
   81944:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81946:	f8df 8090 	ldr.w	r8, [pc, #144]	; 819d8 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8194a:	4f1c      	ldr	r7, [pc, #112]	; (819bc <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   8194c:	4e1c      	ldr	r6, [pc, #112]	; (819c0 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8194e:	f8d8 3000 	ldr.w	r3, [r8]
   81952:	2b00      	cmp	r3, #0
   81954:	d1d7      	bne.n	81906 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81956:	4b1b      	ldr	r3, [pc, #108]	; (819c4 <xTaskResumeAll+0xec>)
   81958:	681b      	ldr	r3, [r3, #0]
   8195a:	b163      	cbz	r3, 81976 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8195c:	4b19      	ldr	r3, [pc, #100]	; (819c4 <xTaskResumeAll+0xec>)
   8195e:	681b      	ldr	r3, [r3, #0]
   81960:	b17b      	cbz	r3, 81982 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
   81962:	4d19      	ldr	r5, [pc, #100]	; (819c8 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
   81964:	4c17      	ldr	r4, [pc, #92]	; (819c4 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81966:	47a8      	blx	r5
						--uxMissedTicks;
   81968:	6823      	ldr	r3, [r4, #0]
   8196a:	3b01      	subs	r3, #1
   8196c:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8196e:	6823      	ldr	r3, [r4, #0]
   81970:	2b00      	cmp	r3, #0
   81972:	d1f8      	bne.n	81966 <xTaskResumeAll+0x8e>
   81974:	e005      	b.n	81982 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81976:	2d01      	cmp	r5, #1
   81978:	d003      	beq.n	81982 <xTaskResumeAll+0xaa>
   8197a:	4b14      	ldr	r3, [pc, #80]	; (819cc <xTaskResumeAll+0xf4>)
   8197c:	681b      	ldr	r3, [r3, #0]
   8197e:	2b01      	cmp	r3, #1
   81980:	d108      	bne.n	81994 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81982:	2200      	movs	r2, #0
   81984:	4b11      	ldr	r3, [pc, #68]	; (819cc <xTaskResumeAll+0xf4>)
   81986:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81988:	4b11      	ldr	r3, [pc, #68]	; (819d0 <xTaskResumeAll+0xf8>)
   8198a:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8198c:	2401      	movs	r4, #1
   8198e:	e002      	b.n	81996 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81990:	2400      	movs	r4, #0
   81992:	e000      	b.n	81996 <xTaskResumeAll+0xbe>
   81994:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81996:	4b0f      	ldr	r3, [pc, #60]	; (819d4 <xTaskResumeAll+0xfc>)
   81998:	4798      	blx	r3

	return xAlreadyYielded;
}
   8199a:	4620      	mov	r0, r4
   8199c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   819a0:	20078b6c 	.word	0x20078b6c
   819a4:	00080cfd 	.word	0x00080cfd
   819a8:	00080d0d 	.word	0x00080d0d
   819ac:	20078b7c 	.word	0x20078b7c
   819b0:	20078a74 	.word	0x20078a74
   819b4:	00080c15 	.word	0x00080c15
   819b8:	20078b54 	.word	0x20078b54
   819bc:	00080c75 	.word	0x00080c75
   819c0:	20078a70 	.word	0x20078a70
   819c4:	20078a24 	.word	0x20078a24
   819c8:	000817ad 	.word	0x000817ad
   819cc:	20078b80 	.word	0x20078b80
   819d0:	00080ced 	.word	0x00080ced
   819d4:	00080d2d 	.word	0x00080d2d
   819d8:	20078b58 	.word	0x20078b58

000819dc <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   819dc:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   819de:	b918      	cbnz	r0, 819e8 <vTaskDelayUntil+0xc>
   819e0:	4b1c      	ldr	r3, [pc, #112]	; (81a54 <vTaskDelayUntil+0x78>)
   819e2:	4798      	blx	r3
   819e4:	bf00      	nop
   819e6:	e7fd      	b.n	819e4 <vTaskDelayUntil+0x8>
   819e8:	460c      	mov	r4, r1
   819ea:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
   819ec:	b919      	cbnz	r1, 819f6 <vTaskDelayUntil+0x1a>
   819ee:	4b19      	ldr	r3, [pc, #100]	; (81a54 <vTaskDelayUntil+0x78>)
   819f0:	4798      	blx	r3
   819f2:	bf00      	nop
   819f4:	e7fd      	b.n	819f2 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   819f6:	4b18      	ldr	r3, [pc, #96]	; (81a58 <vTaskDelayUntil+0x7c>)
   819f8:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   819fa:	882b      	ldrh	r3, [r5, #0]
   819fc:	441c      	add	r4, r3
   819fe:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81a00:	4a16      	ldr	r2, [pc, #88]	; (81a5c <vTaskDelayUntil+0x80>)
   81a02:	8812      	ldrh	r2, [r2, #0]
   81a04:	b292      	uxth	r2, r2
   81a06:	4293      	cmp	r3, r2
   81a08:	d908      	bls.n	81a1c <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81a0a:	42a3      	cmp	r3, r4
   81a0c:	d91e      	bls.n	81a4c <vTaskDelayUntil+0x70>
   81a0e:	4b13      	ldr	r3, [pc, #76]	; (81a5c <vTaskDelayUntil+0x80>)
   81a10:	881b      	ldrh	r3, [r3, #0]
   81a12:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81a14:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81a16:	429c      	cmp	r4, r3
   81a18:	d910      	bls.n	81a3c <vTaskDelayUntil+0x60>
   81a1a:	e007      	b.n	81a2c <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81a1c:	42a3      	cmp	r3, r4
   81a1e:	d813      	bhi.n	81a48 <vTaskDelayUntil+0x6c>
   81a20:	4b0e      	ldr	r3, [pc, #56]	; (81a5c <vTaskDelayUntil+0x80>)
   81a22:	881b      	ldrh	r3, [r3, #0]
   81a24:	b29b      	uxth	r3, r3
   81a26:	429c      	cmp	r4, r3
   81a28:	d80e      	bhi.n	81a48 <vTaskDelayUntil+0x6c>
   81a2a:	e00f      	b.n	81a4c <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81a2c:	4b0c      	ldr	r3, [pc, #48]	; (81a60 <vTaskDelayUntil+0x84>)
   81a2e:	6818      	ldr	r0, [r3, #0]
   81a30:	3004      	adds	r0, #4
   81a32:	4b0c      	ldr	r3, [pc, #48]	; (81a64 <vTaskDelayUntil+0x88>)
   81a34:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81a36:	4620      	mov	r0, r4
   81a38:	4b0b      	ldr	r3, [pc, #44]	; (81a68 <vTaskDelayUntil+0x8c>)
   81a3a:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81a3c:	4b0b      	ldr	r3, [pc, #44]	; (81a6c <vTaskDelayUntil+0x90>)
   81a3e:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81a40:	b930      	cbnz	r0, 81a50 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81a42:	4b0b      	ldr	r3, [pc, #44]	; (81a70 <vTaskDelayUntil+0x94>)
   81a44:	4798      	blx	r3
   81a46:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81a48:	802c      	strh	r4, [r5, #0]
   81a4a:	e7ef      	b.n	81a2c <vTaskDelayUntil+0x50>
   81a4c:	802c      	strh	r4, [r5, #0]
   81a4e:	e7f5      	b.n	81a3c <vTaskDelayUntil+0x60>
   81a50:	bd38      	pop	{r3, r4, r5, pc}
   81a52:	bf00      	nop
   81a54:	00080cfd 	.word	0x00080cfd
   81a58:	0008177d 	.word	0x0008177d
   81a5c:	20078b70 	.word	0x20078b70
   81a60:	20078b54 	.word	0x20078b54
   81a64:	00080c75 	.word	0x00080c75
   81a68:	000814b1 	.word	0x000814b1
   81a6c:	000818d9 	.word	0x000818d9
   81a70:	00080ced 	.word	0x00080ced

00081a74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81a74:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   81a76:	b188      	cbz	r0, 81a9c <vTaskDelay+0x28>
   81a78:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
   81a7a:	4b0a      	ldr	r3, [pc, #40]	; (81aa4 <vTaskDelay+0x30>)
   81a7c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81a7e:	4b0a      	ldr	r3, [pc, #40]	; (81aa8 <vTaskDelay+0x34>)
   81a80:	881b      	ldrh	r3, [r3, #0]
   81a82:	441c      	add	r4, r3
   81a84:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81a86:	4b09      	ldr	r3, [pc, #36]	; (81aac <vTaskDelay+0x38>)
   81a88:	6818      	ldr	r0, [r3, #0]
   81a8a:	3004      	adds	r0, #4
   81a8c:	4b08      	ldr	r3, [pc, #32]	; (81ab0 <vTaskDelay+0x3c>)
   81a8e:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81a90:	4620      	mov	r0, r4
   81a92:	4b08      	ldr	r3, [pc, #32]	; (81ab4 <vTaskDelay+0x40>)
   81a94:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   81a96:	4b08      	ldr	r3, [pc, #32]	; (81ab8 <vTaskDelay+0x44>)
   81a98:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81a9a:	b908      	cbnz	r0, 81aa0 <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   81a9c:	4b07      	ldr	r3, [pc, #28]	; (81abc <vTaskDelay+0x48>)
   81a9e:	4798      	blx	r3
   81aa0:	bd10      	pop	{r4, pc}
   81aa2:	bf00      	nop
   81aa4:	0008177d 	.word	0x0008177d
   81aa8:	20078b70 	.word	0x20078b70
   81aac:	20078b54 	.word	0x20078b54
   81ab0:	00080c75 	.word	0x00080c75
   81ab4:	000814b1 	.word	0x000814b1
   81ab8:	000818d9 	.word	0x000818d9
   81abc:	00080ced 	.word	0x00080ced

00081ac0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81ac0:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81ac2:	4d15      	ldr	r5, [pc, #84]	; (81b18 <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81ac4:	4e15      	ldr	r6, [pc, #84]	; (81b1c <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81ac6:	f8df 8074 	ldr.w	r8, [pc, #116]	; 81b3c <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
   81aca:	4f15      	ldr	r7, [pc, #84]	; (81b20 <prvIdleTask+0x60>)
   81acc:	e019      	b.n	81b02 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81ace:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81ad0:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
   81ad2:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
   81ad4:	b1ac      	cbz	r4, 81b02 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81ad6:	4b13      	ldr	r3, [pc, #76]	; (81b24 <prvIdleTask+0x64>)
   81ad8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81ada:	68f3      	ldr	r3, [r6, #12]
   81adc:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81ade:	1d20      	adds	r0, r4, #4
   81ae0:	4b11      	ldr	r3, [pc, #68]	; (81b28 <prvIdleTask+0x68>)
   81ae2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81ae4:	4a11      	ldr	r2, [pc, #68]	; (81b2c <prvIdleTask+0x6c>)
   81ae6:	6813      	ldr	r3, [r2, #0]
   81ae8:	3b01      	subs	r3, #1
   81aea:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
   81aec:	682b      	ldr	r3, [r5, #0]
   81aee:	3b01      	subs	r3, #1
   81af0:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81af2:	4b0f      	ldr	r3, [pc, #60]	; (81b30 <prvIdleTask+0x70>)
   81af4:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81af6:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81af8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 81b40 <prvIdleTask+0x80>
   81afc:	47c8      	blx	r9
		vPortFree( pxTCB );
   81afe:	4620      	mov	r0, r4
   81b00:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81b02:	682b      	ldr	r3, [r5, #0]
   81b04:	2b00      	cmp	r3, #0
   81b06:	d1e2      	bne.n	81ace <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81b08:	4b0a      	ldr	r3, [pc, #40]	; (81b34 <prvIdleTask+0x74>)
   81b0a:	681b      	ldr	r3, [r3, #0]
   81b0c:	2b01      	cmp	r3, #1
   81b0e:	d9f8      	bls.n	81b02 <prvIdleTask+0x42>
			{
				taskYIELD();
   81b10:	4b09      	ldr	r3, [pc, #36]	; (81b38 <prvIdleTask+0x78>)
   81b12:	4798      	blx	r3
   81b14:	e7d7      	b.n	81ac6 <prvIdleTask+0x6>
   81b16:	bf00      	nop
   81b18:	20078a44 	.word	0x20078a44
   81b1c:	20078b3c 	.word	0x20078b3c
   81b20:	000818d9 	.word	0x000818d9
   81b24:	00080d0d 	.word	0x00080d0d
   81b28:	00080c75 	.word	0x00080c75
   81b2c:	20078b7c 	.word	0x20078b7c
   81b30:	00080d2d 	.word	0x00080d2d
   81b34:	20078a74 	.word	0x20078a74
   81b38:	00080ced 	.word	0x00080ced
   81b3c:	0008177d 	.word	0x0008177d
   81b40:	00080f21 	.word	0x00080f21

00081b44 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81b44:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81b46:	4b22      	ldr	r3, [pc, #136]	; (81bd0 <vTaskSwitchContext+0x8c>)
   81b48:	681b      	ldr	r3, [r3, #0]
   81b4a:	b96b      	cbnz	r3, 81b68 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81b4c:	4b21      	ldr	r3, [pc, #132]	; (81bd4 <vTaskSwitchContext+0x90>)
   81b4e:	681b      	ldr	r3, [r3, #0]
   81b50:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b54:	009b      	lsls	r3, r3, #2
   81b56:	4a20      	ldr	r2, [pc, #128]	; (81bd8 <vTaskSwitchContext+0x94>)
   81b58:	58d3      	ldr	r3, [r2, r3]
   81b5a:	b9cb      	cbnz	r3, 81b90 <vTaskSwitchContext+0x4c>
   81b5c:	4b1d      	ldr	r3, [pc, #116]	; (81bd4 <vTaskSwitchContext+0x90>)
   81b5e:	681b      	ldr	r3, [r3, #0]
   81b60:	b143      	cbz	r3, 81b74 <vTaskSwitchContext+0x30>
   81b62:	4a1c      	ldr	r2, [pc, #112]	; (81bd4 <vTaskSwitchContext+0x90>)
   81b64:	491c      	ldr	r1, [pc, #112]	; (81bd8 <vTaskSwitchContext+0x94>)
   81b66:	e009      	b.n	81b7c <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81b68:	2201      	movs	r2, #1
   81b6a:	4b1c      	ldr	r3, [pc, #112]	; (81bdc <vTaskSwitchContext+0x98>)
   81b6c:	601a      	str	r2, [r3, #0]
   81b6e:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81b70:	6813      	ldr	r3, [r2, #0]
   81b72:	b91b      	cbnz	r3, 81b7c <vTaskSwitchContext+0x38>
   81b74:	4b1a      	ldr	r3, [pc, #104]	; (81be0 <vTaskSwitchContext+0x9c>)
   81b76:	4798      	blx	r3
   81b78:	bf00      	nop
   81b7a:	e7fd      	b.n	81b78 <vTaskSwitchContext+0x34>
   81b7c:	6813      	ldr	r3, [r2, #0]
   81b7e:	3b01      	subs	r3, #1
   81b80:	6013      	str	r3, [r2, #0]
   81b82:	6813      	ldr	r3, [r2, #0]
   81b84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   81b8c:	2b00      	cmp	r3, #0
   81b8e:	d0ef      	beq.n	81b70 <vTaskSwitchContext+0x2c>
   81b90:	4b10      	ldr	r3, [pc, #64]	; (81bd4 <vTaskSwitchContext+0x90>)
   81b92:	681b      	ldr	r3, [r3, #0]
   81b94:	4a10      	ldr	r2, [pc, #64]	; (81bd8 <vTaskSwitchContext+0x94>)
   81b96:	0099      	lsls	r1, r3, #2
   81b98:	18c8      	adds	r0, r1, r3
   81b9a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   81b9e:	6844      	ldr	r4, [r0, #4]
   81ba0:	6864      	ldr	r4, [r4, #4]
   81ba2:	6044      	str	r4, [r0, #4]
   81ba4:	4602      	mov	r2, r0
   81ba6:	3208      	adds	r2, #8
   81ba8:	4294      	cmp	r4, r2
   81baa:	d106      	bne.n	81bba <vTaskSwitchContext+0x76>
   81bac:	6860      	ldr	r0, [r4, #4]
   81bae:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   81bb2:	4a09      	ldr	r2, [pc, #36]	; (81bd8 <vTaskSwitchContext+0x94>)
   81bb4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   81bb8:	6050      	str	r0, [r2, #4]
   81bba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81bbe:	4a06      	ldr	r2, [pc, #24]	; (81bd8 <vTaskSwitchContext+0x94>)
   81bc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81bc4:	685b      	ldr	r3, [r3, #4]
   81bc6:	68da      	ldr	r2, [r3, #12]
   81bc8:	4b06      	ldr	r3, [pc, #24]	; (81be4 <vTaskSwitchContext+0xa0>)
   81bca:	601a      	str	r2, [r3, #0]
   81bcc:	bd10      	pop	{r4, pc}
   81bce:	bf00      	nop
   81bd0:	20078b6c 	.word	0x20078b6c
   81bd4:	20078a70 	.word	0x20078a70
   81bd8:	20078a74 	.word	0x20078a74
   81bdc:	20078b80 	.word	0x20078b80
   81be0:	00080cfd 	.word	0x00080cfd
   81be4:	20078b54 	.word	0x20078b54

00081be8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81be8:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81bea:	b918      	cbnz	r0, 81bf4 <vTaskPlaceOnEventList+0xc>
   81bec:	4b0f      	ldr	r3, [pc, #60]	; (81c2c <vTaskPlaceOnEventList+0x44>)
   81bee:	4798      	blx	r3
   81bf0:	bf00      	nop
   81bf2:	e7fd      	b.n	81bf0 <vTaskPlaceOnEventList+0x8>
   81bf4:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81bf6:	4d0e      	ldr	r5, [pc, #56]	; (81c30 <vTaskPlaceOnEventList+0x48>)
   81bf8:	6829      	ldr	r1, [r5, #0]
   81bfa:	3118      	adds	r1, #24
   81bfc:	4b0d      	ldr	r3, [pc, #52]	; (81c34 <vTaskPlaceOnEventList+0x4c>)
   81bfe:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81c00:	6828      	ldr	r0, [r5, #0]
   81c02:	3004      	adds	r0, #4
   81c04:	4b0c      	ldr	r3, [pc, #48]	; (81c38 <vTaskPlaceOnEventList+0x50>)
   81c06:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81c08:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81c0c:	429c      	cmp	r4, r3
   81c0e:	d105      	bne.n	81c1c <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81c10:	6829      	ldr	r1, [r5, #0]
   81c12:	480a      	ldr	r0, [pc, #40]	; (81c3c <vTaskPlaceOnEventList+0x54>)
   81c14:	3104      	adds	r1, #4
   81c16:	4b0a      	ldr	r3, [pc, #40]	; (81c40 <vTaskPlaceOnEventList+0x58>)
   81c18:	4798      	blx	r3
   81c1a:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81c1c:	4b09      	ldr	r3, [pc, #36]	; (81c44 <vTaskPlaceOnEventList+0x5c>)
   81c1e:	8818      	ldrh	r0, [r3, #0]
   81c20:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81c22:	b280      	uxth	r0, r0
   81c24:	4b08      	ldr	r3, [pc, #32]	; (81c48 <vTaskPlaceOnEventList+0x60>)
   81c26:	4798      	blx	r3
   81c28:	bd38      	pop	{r3, r4, r5, pc}
   81c2a:	bf00      	nop
   81c2c:	00080cfd 	.word	0x00080cfd
   81c30:	20078b54 	.word	0x20078b54
   81c34:	00080c31 	.word	0x00080c31
   81c38:	00080c75 	.word	0x00080c75
   81c3c:	20078a28 	.word	0x20078a28
   81c40:	00080c15 	.word	0x00080c15
   81c44:	20078b70 	.word	0x20078b70
   81c48:	000814b1 	.word	0x000814b1

00081c4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81c4c:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81c4e:	b918      	cbnz	r0, 81c58 <vTaskPlaceOnEventListRestricted+0xc>
   81c50:	4b0a      	ldr	r3, [pc, #40]	; (81c7c <vTaskPlaceOnEventListRestricted+0x30>)
   81c52:	4798      	blx	r3
   81c54:	bf00      	nop
   81c56:	e7fd      	b.n	81c54 <vTaskPlaceOnEventListRestricted+0x8>
   81c58:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81c5a:	4c09      	ldr	r4, [pc, #36]	; (81c80 <vTaskPlaceOnEventListRestricted+0x34>)
   81c5c:	6821      	ldr	r1, [r4, #0]
   81c5e:	3118      	adds	r1, #24
   81c60:	4b08      	ldr	r3, [pc, #32]	; (81c84 <vTaskPlaceOnEventListRestricted+0x38>)
   81c62:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81c64:	6820      	ldr	r0, [r4, #0]
   81c66:	3004      	adds	r0, #4
   81c68:	4b07      	ldr	r3, [pc, #28]	; (81c88 <vTaskPlaceOnEventListRestricted+0x3c>)
   81c6a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81c6c:	4b07      	ldr	r3, [pc, #28]	; (81c8c <vTaskPlaceOnEventListRestricted+0x40>)
   81c6e:	8818      	ldrh	r0, [r3, #0]
   81c70:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81c72:	b280      	uxth	r0, r0
   81c74:	4b06      	ldr	r3, [pc, #24]	; (81c90 <vTaskPlaceOnEventListRestricted+0x44>)
   81c76:	4798      	blx	r3
   81c78:	bd38      	pop	{r3, r4, r5, pc}
   81c7a:	bf00      	nop
   81c7c:	00080cfd 	.word	0x00080cfd
   81c80:	20078b54 	.word	0x20078b54
   81c84:	00080c15 	.word	0x00080c15
   81c88:	00080c75 	.word	0x00080c75
   81c8c:	20078b70 	.word	0x20078b70
   81c90:	000814b1 	.word	0x000814b1

00081c94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81c94:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81c96:	68c3      	ldr	r3, [r0, #12]
   81c98:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81c9a:	b91c      	cbnz	r4, 81ca4 <xTaskRemoveFromEventList+0x10>
   81c9c:	4b16      	ldr	r3, [pc, #88]	; (81cf8 <xTaskRemoveFromEventList+0x64>)
   81c9e:	4798      	blx	r3
   81ca0:	bf00      	nop
   81ca2:	e7fd      	b.n	81ca0 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81ca4:	f104 0518 	add.w	r5, r4, #24
   81ca8:	4628      	mov	r0, r5
   81caa:	4b14      	ldr	r3, [pc, #80]	; (81cfc <xTaskRemoveFromEventList+0x68>)
   81cac:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81cae:	4b14      	ldr	r3, [pc, #80]	; (81d00 <xTaskRemoveFromEventList+0x6c>)
   81cb0:	681b      	ldr	r3, [r3, #0]
   81cb2:	b99b      	cbnz	r3, 81cdc <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81cb4:	1d25      	adds	r5, r4, #4
   81cb6:	4628      	mov	r0, r5
   81cb8:	4b10      	ldr	r3, [pc, #64]	; (81cfc <xTaskRemoveFromEventList+0x68>)
   81cba:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81cbc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81cbe:	4b11      	ldr	r3, [pc, #68]	; (81d04 <xTaskRemoveFromEventList+0x70>)
   81cc0:	681b      	ldr	r3, [r3, #0]
   81cc2:	4298      	cmp	r0, r3
   81cc4:	bf84      	itt	hi
   81cc6:	4b0f      	ldrhi	r3, [pc, #60]	; (81d04 <xTaskRemoveFromEventList+0x70>)
   81cc8:	6018      	strhi	r0, [r3, #0]
   81cca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81cce:	4b0e      	ldr	r3, [pc, #56]	; (81d08 <xTaskRemoveFromEventList+0x74>)
   81cd0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81cd4:	4629      	mov	r1, r5
   81cd6:	4b0d      	ldr	r3, [pc, #52]	; (81d0c <xTaskRemoveFromEventList+0x78>)
   81cd8:	4798      	blx	r3
   81cda:	e003      	b.n	81ce4 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81cdc:	480c      	ldr	r0, [pc, #48]	; (81d10 <xTaskRemoveFromEventList+0x7c>)
   81cde:	4629      	mov	r1, r5
   81ce0:	4b0a      	ldr	r3, [pc, #40]	; (81d0c <xTaskRemoveFromEventList+0x78>)
   81ce2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81ce4:	4b0b      	ldr	r3, [pc, #44]	; (81d14 <xTaskRemoveFromEventList+0x80>)
   81ce6:	681b      	ldr	r3, [r3, #0]
   81ce8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81cec:	4298      	cmp	r0, r3
   81cee:	bf34      	ite	cc
   81cf0:	2000      	movcc	r0, #0
   81cf2:	2001      	movcs	r0, #1
   81cf4:	bd38      	pop	{r3, r4, r5, pc}
   81cf6:	bf00      	nop
   81cf8:	00080cfd 	.word	0x00080cfd
   81cfc:	00080c75 	.word	0x00080c75
   81d00:	20078b6c 	.word	0x20078b6c
   81d04:	20078a70 	.word	0x20078a70
   81d08:	20078a74 	.word	0x20078a74
   81d0c:	00080c15 	.word	0x00080c15
   81d10:	20078b58 	.word	0x20078b58
   81d14:	20078b54 	.word	0x20078b54

00081d18 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81d18:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81d1a:	b918      	cbnz	r0, 81d24 <vTaskSetTimeOutState+0xc>
   81d1c:	4b05      	ldr	r3, [pc, #20]	; (81d34 <vTaskSetTimeOutState+0x1c>)
   81d1e:	4798      	blx	r3
   81d20:	bf00      	nop
   81d22:	e7fd      	b.n	81d20 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81d24:	4a04      	ldr	r2, [pc, #16]	; (81d38 <vTaskSetTimeOutState+0x20>)
   81d26:	6812      	ldr	r2, [r2, #0]
   81d28:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81d2a:	4a04      	ldr	r2, [pc, #16]	; (81d3c <vTaskSetTimeOutState+0x24>)
   81d2c:	8812      	ldrh	r2, [r2, #0]
   81d2e:	8082      	strh	r2, [r0, #4]
   81d30:	bd08      	pop	{r3, pc}
   81d32:	bf00      	nop
   81d34:	00080cfd 	.word	0x00080cfd
   81d38:	20078b50 	.word	0x20078b50
   81d3c:	20078b70 	.word	0x20078b70

00081d40 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81d40:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81d42:	b918      	cbnz	r0, 81d4c <xTaskCheckForTimeOut+0xc>
   81d44:	4b1b      	ldr	r3, [pc, #108]	; (81db4 <xTaskCheckForTimeOut+0x74>)
   81d46:	4798      	blx	r3
   81d48:	bf00      	nop
   81d4a:	e7fd      	b.n	81d48 <xTaskCheckForTimeOut+0x8>
   81d4c:	460d      	mov	r5, r1
   81d4e:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
   81d50:	b919      	cbnz	r1, 81d5a <xTaskCheckForTimeOut+0x1a>
   81d52:	4b18      	ldr	r3, [pc, #96]	; (81db4 <xTaskCheckForTimeOut+0x74>)
   81d54:	4798      	blx	r3
   81d56:	bf00      	nop
   81d58:	e7fd      	b.n	81d56 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81d5a:	4b17      	ldr	r3, [pc, #92]	; (81db8 <xTaskCheckForTimeOut+0x78>)
   81d5c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81d5e:	882b      	ldrh	r3, [r5, #0]
   81d60:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81d64:	4293      	cmp	r3, r2
   81d66:	d01b      	beq.n	81da0 <xTaskCheckForTimeOut+0x60>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81d68:	4a14      	ldr	r2, [pc, #80]	; (81dbc <xTaskCheckForTimeOut+0x7c>)
   81d6a:	6812      	ldr	r2, [r2, #0]
   81d6c:	6821      	ldr	r1, [r4, #0]
   81d6e:	4291      	cmp	r1, r2
   81d70:	d005      	beq.n	81d7e <xTaskCheckForTimeOut+0x3e>
   81d72:	4a13      	ldr	r2, [pc, #76]	; (81dc0 <xTaskCheckForTimeOut+0x80>)
   81d74:	8812      	ldrh	r2, [r2, #0]
   81d76:	b292      	uxth	r2, r2
   81d78:	88a1      	ldrh	r1, [r4, #4]
   81d7a:	4291      	cmp	r1, r2
   81d7c:	d912      	bls.n	81da4 <xTaskCheckForTimeOut+0x64>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81d7e:	4a10      	ldr	r2, [pc, #64]	; (81dc0 <xTaskCheckForTimeOut+0x80>)
   81d80:	8811      	ldrh	r1, [r2, #0]
   81d82:	88a0      	ldrh	r0, [r4, #4]
   81d84:	1a09      	subs	r1, r1, r0
   81d86:	b289      	uxth	r1, r1
   81d88:	428b      	cmp	r3, r1
   81d8a:	d90d      	bls.n	81da8 <xTaskCheckForTimeOut+0x68>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81d8c:	8812      	ldrh	r2, [r2, #0]
   81d8e:	b292      	uxth	r2, r2
   81d90:	1a12      	subs	r2, r2, r0
   81d92:	1a9b      	subs	r3, r3, r2
   81d94:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81d96:	4620      	mov	r0, r4
   81d98:	4b0a      	ldr	r3, [pc, #40]	; (81dc4 <xTaskCheckForTimeOut+0x84>)
   81d9a:	4798      	blx	r3
			xReturn = pdFALSE;
   81d9c:	2400      	movs	r4, #0
   81d9e:	e004      	b.n	81daa <xTaskCheckForTimeOut+0x6a>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81da0:	2400      	movs	r4, #0
   81da2:	e002      	b.n	81daa <xTaskCheckForTimeOut+0x6a>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81da4:	2401      	movs	r4, #1
   81da6:	e000      	b.n	81daa <xTaskCheckForTimeOut+0x6a>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81da8:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81daa:	4b07      	ldr	r3, [pc, #28]	; (81dc8 <xTaskCheckForTimeOut+0x88>)
   81dac:	4798      	blx	r3

	return xReturn;
}
   81dae:	4620      	mov	r0, r4
   81db0:	bd38      	pop	{r3, r4, r5, pc}
   81db2:	bf00      	nop
   81db4:	00080cfd 	.word	0x00080cfd
   81db8:	00080d0d 	.word	0x00080d0d
   81dbc:	20078b50 	.word	0x20078b50
   81dc0:	20078b70 	.word	0x20078b70
   81dc4:	00081d19 	.word	0x00081d19
   81dc8:	00080d2d 	.word	0x00080d2d

00081dcc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81dcc:	2201      	movs	r2, #1
   81dce:	4b01      	ldr	r3, [pc, #4]	; (81dd4 <vTaskMissedYield+0x8>)
   81dd0:	601a      	str	r2, [r3, #0]
   81dd2:	4770      	bx	lr
   81dd4:	20078b80 	.word	0x20078b80

00081dd8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81dd8:	4b01      	ldr	r3, [pc, #4]	; (81de0 <xTaskGetCurrentTaskHandle+0x8>)
   81dda:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81ddc:	4770      	bx	lr
   81dde:	bf00      	nop
   81de0:	20078b54 	.word	0x20078b54

00081de4 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81de4:	4b05      	ldr	r3, [pc, #20]	; (81dfc <xTaskGetSchedulerState+0x18>)
   81de6:	681b      	ldr	r3, [r3, #0]
   81de8:	b133      	cbz	r3, 81df8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81dea:	4b05      	ldr	r3, [pc, #20]	; (81e00 <xTaskGetSchedulerState+0x1c>)
   81dec:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   81dee:	2b00      	cmp	r3, #0
   81df0:	bf0c      	ite	eq
   81df2:	2001      	moveq	r0, #1
   81df4:	2002      	movne	r0, #2
   81df6:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81df8:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81dfa:	4770      	bx	lr
   81dfc:	20078a40 	.word	0x20078a40
   81e00:	20078b6c 	.word	0x20078b6c

00081e04 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81e04:	2800      	cmp	r0, #0
   81e06:	d031      	beq.n	81e6c <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81e08:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81e0a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81e0c:	4918      	ldr	r1, [pc, #96]	; (81e70 <vTaskPriorityInherit+0x6c>)
   81e0e:	6809      	ldr	r1, [r1, #0]
   81e10:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81e12:	428b      	cmp	r3, r1
   81e14:	d229      	bcs.n	81e6a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81e16:	4916      	ldr	r1, [pc, #88]	; (81e70 <vTaskPriorityInherit+0x6c>)
   81e18:	6809      	ldr	r1, [r1, #0]
   81e1a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81e1c:	f1c1 010a 	rsb	r1, r1, #10
   81e20:	8301      	strh	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81e22:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81e26:	4913      	ldr	r1, [pc, #76]	; (81e74 <vTaskPriorityInherit+0x70>)
   81e28:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81e2c:	6941      	ldr	r1, [r0, #20]
   81e2e:	4299      	cmp	r1, r3
   81e30:	d117      	bne.n	81e62 <vTaskPriorityInherit+0x5e>
   81e32:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81e34:	1d04      	adds	r4, r0, #4
   81e36:	4620      	mov	r0, r4
   81e38:	4b0f      	ldr	r3, [pc, #60]	; (81e78 <vTaskPriorityInherit+0x74>)
   81e3a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81e3c:	4b0c      	ldr	r3, [pc, #48]	; (81e70 <vTaskPriorityInherit+0x6c>)
   81e3e:	681b      	ldr	r3, [r3, #0]
   81e40:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   81e42:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81e44:	4b0d      	ldr	r3, [pc, #52]	; (81e7c <vTaskPriorityInherit+0x78>)
   81e46:	681b      	ldr	r3, [r3, #0]
   81e48:	4298      	cmp	r0, r3
   81e4a:	bf84      	itt	hi
   81e4c:	4b0b      	ldrhi	r3, [pc, #44]	; (81e7c <vTaskPriorityInherit+0x78>)
   81e4e:	6018      	strhi	r0, [r3, #0]
   81e50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81e54:	4b07      	ldr	r3, [pc, #28]	; (81e74 <vTaskPriorityInherit+0x70>)
   81e56:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81e5a:	4621      	mov	r1, r4
   81e5c:	4b08      	ldr	r3, [pc, #32]	; (81e80 <vTaskPriorityInherit+0x7c>)
   81e5e:	4798      	blx	r3
   81e60:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81e62:	4b03      	ldr	r3, [pc, #12]	; (81e70 <vTaskPriorityInherit+0x6c>)
   81e64:	681b      	ldr	r3, [r3, #0]
   81e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e68:	62c3      	str	r3, [r0, #44]	; 0x2c
   81e6a:	bd38      	pop	{r3, r4, r5, pc}
   81e6c:	4770      	bx	lr
   81e6e:	bf00      	nop
   81e70:	20078b54 	.word	0x20078b54
   81e74:	20078a74 	.word	0x20078a74
   81e78:	00080c75 	.word	0x00080c75
   81e7c:	20078a70 	.word	0x20078a70
   81e80:	00080c15 	.word	0x00080c15

00081e84 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81e84:	b1e8      	cbz	r0, 81ec2 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81e86:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81e88:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   81e8a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   81e8c:	4291      	cmp	r1, r2
   81e8e:	d017      	beq.n	81ec0 <vTaskPriorityDisinherit+0x3c>
   81e90:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81e92:	1d05      	adds	r5, r0, #4
   81e94:	4628      	mov	r0, r5
   81e96:	4b0b      	ldr	r3, [pc, #44]	; (81ec4 <vTaskPriorityDisinherit+0x40>)
   81e98:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81e9a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
   81e9c:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81e9e:	f1c0 030a 	rsb	r3, r0, #10
   81ea2:	8323      	strh	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81ea4:	4b08      	ldr	r3, [pc, #32]	; (81ec8 <vTaskPriorityDisinherit+0x44>)
   81ea6:	681b      	ldr	r3, [r3, #0]
   81ea8:	4298      	cmp	r0, r3
   81eaa:	bf84      	itt	hi
   81eac:	4b06      	ldrhi	r3, [pc, #24]	; (81ec8 <vTaskPriorityDisinherit+0x44>)
   81eae:	6018      	strhi	r0, [r3, #0]
   81eb0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81eb4:	4b05      	ldr	r3, [pc, #20]	; (81ecc <vTaskPriorityDisinherit+0x48>)
   81eb6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81eba:	4629      	mov	r1, r5
   81ebc:	4b04      	ldr	r3, [pc, #16]	; (81ed0 <vTaskPriorityDisinherit+0x4c>)
   81ebe:	4798      	blx	r3
   81ec0:	bd38      	pop	{r3, r4, r5, pc}
   81ec2:	4770      	bx	lr
   81ec4:	00080c75 	.word	0x00080c75
   81ec8:	20078a70 	.word	0x20078a70
   81ecc:	20078a74 	.word	0x20078a74
   81ed0:	00080c15 	.word	0x00080c15

00081ed4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81ed4:	b510      	push	{r4, lr}
   81ed6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81ed8:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81eda:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81edc:	4291      	cmp	r1, r2
   81ede:	d80b      	bhi.n	81ef8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81ee0:	1ad2      	subs	r2, r2, r3
   81ee2:	8b03      	ldrh	r3, [r0, #24]
   81ee4:	b292      	uxth	r2, r2
   81ee6:	4293      	cmp	r3, r2
   81ee8:	d911      	bls.n	81f0e <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81eea:	4b0b      	ldr	r3, [pc, #44]	; (81f18 <prvInsertTimerInActiveList+0x44>)
   81eec:	6818      	ldr	r0, [r3, #0]
   81eee:	1d21      	adds	r1, r4, #4
   81ef0:	4b0a      	ldr	r3, [pc, #40]	; (81f1c <prvInsertTimerInActiveList+0x48>)
   81ef2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81ef4:	2000      	movs	r0, #0
   81ef6:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81ef8:	429a      	cmp	r2, r3
   81efa:	d201      	bcs.n	81f00 <prvInsertTimerInActiveList+0x2c>
   81efc:	4299      	cmp	r1, r3
   81efe:	d208      	bcs.n	81f12 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81f00:	4b07      	ldr	r3, [pc, #28]	; (81f20 <prvInsertTimerInActiveList+0x4c>)
   81f02:	6818      	ldr	r0, [r3, #0]
   81f04:	1d21      	adds	r1, r4, #4
   81f06:	4b05      	ldr	r3, [pc, #20]	; (81f1c <prvInsertTimerInActiveList+0x48>)
   81f08:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81f0a:	2000      	movs	r0, #0
   81f0c:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81f0e:	2001      	movs	r0, #1
   81f10:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81f12:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81f14:	bd10      	pop	{r4, pc}
   81f16:	bf00      	nop
   81f18:	20078bbc 	.word	0x20078bbc
   81f1c:	00080c31 	.word	0x00080c31
   81f20:	20078b88 	.word	0x20078b88

00081f24 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81f24:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81f26:	4b0d      	ldr	r3, [pc, #52]	; (81f5c <prvCheckForValidListAndQueue+0x38>)
   81f28:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81f2a:	4b0d      	ldr	r3, [pc, #52]	; (81f60 <prvCheckForValidListAndQueue+0x3c>)
   81f2c:	681b      	ldr	r3, [r3, #0]
   81f2e:	b98b      	cbnz	r3, 81f54 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81f30:	4d0c      	ldr	r5, [pc, #48]	; (81f64 <prvCheckForValidListAndQueue+0x40>)
   81f32:	4628      	mov	r0, r5
   81f34:	4e0c      	ldr	r6, [pc, #48]	; (81f68 <prvCheckForValidListAndQueue+0x44>)
   81f36:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81f38:	4c0c      	ldr	r4, [pc, #48]	; (81f6c <prvCheckForValidListAndQueue+0x48>)
   81f3a:	4620      	mov	r0, r4
   81f3c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81f3e:	4b0c      	ldr	r3, [pc, #48]	; (81f70 <prvCheckForValidListAndQueue+0x4c>)
   81f40:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81f42:	4b0c      	ldr	r3, [pc, #48]	; (81f74 <prvCheckForValidListAndQueue+0x50>)
   81f44:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81f46:	2005      	movs	r0, #5
   81f48:	210c      	movs	r1, #12
   81f4a:	2200      	movs	r2, #0
   81f4c:	4b0a      	ldr	r3, [pc, #40]	; (81f78 <prvCheckForValidListAndQueue+0x54>)
   81f4e:	4798      	blx	r3
   81f50:	4b03      	ldr	r3, [pc, #12]	; (81f60 <prvCheckForValidListAndQueue+0x3c>)
   81f52:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81f54:	4b09      	ldr	r3, [pc, #36]	; (81f7c <prvCheckForValidListAndQueue+0x58>)
   81f56:	4798      	blx	r3
   81f58:	bd70      	pop	{r4, r5, r6, pc}
   81f5a:	bf00      	nop
   81f5c:	00080d0d 	.word	0x00080d0d
   81f60:	20078bb8 	.word	0x20078bb8
   81f64:	20078b8c 	.word	0x20078b8c
   81f68:	00080bf5 	.word	0x00080bf5
   81f6c:	20078ba0 	.word	0x20078ba0
   81f70:	20078b88 	.word	0x20078b88
   81f74:	20078bbc 	.word	0x20078bbc
   81f78:	000810f1 	.word	0x000810f1
   81f7c:	00080d2d 	.word	0x00080d2d

00081f80 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81f80:	b510      	push	{r4, lr}
   81f82:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81f84:	4b0b      	ldr	r3, [pc, #44]	; (81fb4 <xTimerCreateTimerTask+0x34>)
   81f86:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81f88:	4b0b      	ldr	r3, [pc, #44]	; (81fb8 <xTimerCreateTimerTask+0x38>)
   81f8a:	681b      	ldr	r3, [r3, #0]
   81f8c:	b163      	cbz	r3, 81fa8 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81f8e:	2309      	movs	r3, #9
   81f90:	9300      	str	r3, [sp, #0]
   81f92:	2300      	movs	r3, #0
   81f94:	9301      	str	r3, [sp, #4]
   81f96:	9302      	str	r3, [sp, #8]
   81f98:	9303      	str	r3, [sp, #12]
   81f9a:	4808      	ldr	r0, [pc, #32]	; (81fbc <xTimerCreateTimerTask+0x3c>)
   81f9c:	4908      	ldr	r1, [pc, #32]	; (81fc0 <xTimerCreateTimerTask+0x40>)
   81f9e:	f44f 7200 	mov.w	r2, #512	; 0x200
   81fa2:	4c08      	ldr	r4, [pc, #32]	; (81fc4 <xTimerCreateTimerTask+0x44>)
   81fa4:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81fa6:	b918      	cbnz	r0, 81fb0 <xTimerCreateTimerTask+0x30>
   81fa8:	4b07      	ldr	r3, [pc, #28]	; (81fc8 <xTimerCreateTimerTask+0x48>)
   81faa:	4798      	blx	r3
   81fac:	bf00      	nop
   81fae:	e7fd      	b.n	81fac <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81fb0:	b004      	add	sp, #16
   81fb2:	bd10      	pop	{r4, pc}
   81fb4:	00081f25 	.word	0x00081f25
   81fb8:	20078bb8 	.word	0x20078bb8
   81fbc:	000820dd 	.word	0x000820dd
   81fc0:	00086c28 	.word	0x00086c28
   81fc4:	0008150d 	.word	0x0008150d
   81fc8:	00080cfd 	.word	0x00080cfd

00081fcc <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81fcc:	b510      	push	{r4, lr}
   81fce:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81fd0:	4c10      	ldr	r4, [pc, #64]	; (82014 <xTimerGenericCommand+0x48>)
   81fd2:	6824      	ldr	r4, [r4, #0]
   81fd4:	b1d4      	cbz	r4, 8200c <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81fd6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81fd8:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81fdc:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81fde:	b973      	cbnz	r3, 81ffe <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81fe0:	4b0d      	ldr	r3, [pc, #52]	; (82018 <xTimerGenericCommand+0x4c>)
   81fe2:	4798      	blx	r3
   81fe4:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81fe6:	4b0b      	ldr	r3, [pc, #44]	; (82014 <xTimerGenericCommand+0x48>)
   81fe8:	6818      	ldr	r0, [r3, #0]
   81fea:	a901      	add	r1, sp, #4
   81fec:	bf07      	ittee	eq
   81fee:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81ff2:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81ff4:	2200      	movne	r2, #0
   81ff6:	4613      	movne	r3, r2
   81ff8:	4c08      	ldr	r4, [pc, #32]	; (8201c <xTimerGenericCommand+0x50>)
   81ffa:	47a0      	blx	r4
   81ffc:	e007      	b.n	8200e <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81ffe:	4620      	mov	r0, r4
   82000:	a901      	add	r1, sp, #4
   82002:	461a      	mov	r2, r3
   82004:	2300      	movs	r3, #0
   82006:	4c06      	ldr	r4, [pc, #24]	; (82020 <xTimerGenericCommand+0x54>)
   82008:	47a0      	blx	r4
   8200a:	e000      	b.n	8200e <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   8200c:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   8200e:	b004      	add	sp, #16
   82010:	bd10      	pop	{r4, pc}
   82012:	bf00      	nop
   82014:	20078bb8 	.word	0x20078bb8
   82018:	00081de5 	.word	0x00081de5
   8201c:	00081149 	.word	0x00081149
   82020:	00081271 	.word	0x00081271

00082024 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82028:	b082      	sub	sp, #8
   8202a:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   8202c:	4b23      	ldr	r3, [pc, #140]	; (820bc <prvSampleTimeNow+0x98>)
   8202e:	4798      	blx	r3
   82030:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82032:	4b23      	ldr	r3, [pc, #140]	; (820c0 <prvSampleTimeNow+0x9c>)
   82034:	881b      	ldrh	r3, [r3, #0]
   82036:	4283      	cmp	r3, r0
   82038:	d936      	bls.n	820a8 <prvSampleTimeNow+0x84>
   8203a:	e026      	b.n	8208a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8203c:	68da      	ldr	r2, [r3, #12]
   8203e:	8815      	ldrh	r5, [r2, #0]
   82040:	b2ad      	uxth	r5, r5

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82042:	68db      	ldr	r3, [r3, #12]
   82044:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82046:	f104 0a04 	add.w	sl, r4, #4
   8204a:	4650      	mov	r0, sl
   8204c:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8204e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82050:	4620      	mov	r0, r4
   82052:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82054:	69e3      	ldr	r3, [r4, #28]
   82056:	2b01      	cmp	r3, #1
   82058:	d119      	bne.n	8208e <prvSampleTimeNow+0x6a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8205a:	8b23      	ldrh	r3, [r4, #24]
   8205c:	442b      	add	r3, r5
   8205e:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   82060:	42ab      	cmp	r3, r5
   82062:	d906      	bls.n	82072 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82064:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82066:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82068:	6830      	ldr	r0, [r6, #0]
   8206a:	4651      	mov	r1, sl
   8206c:	4b15      	ldr	r3, [pc, #84]	; (820c4 <prvSampleTimeNow+0xa0>)
   8206e:	4798      	blx	r3
   82070:	e00d      	b.n	8208e <prvSampleTimeNow+0x6a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82072:	2300      	movs	r3, #0
   82074:	9300      	str	r3, [sp, #0]
   82076:	4620      	mov	r0, r4
   82078:	4619      	mov	r1, r3
   8207a:	462a      	mov	r2, r5
   8207c:	4c12      	ldr	r4, [pc, #72]	; (820c8 <prvSampleTimeNow+0xa4>)
   8207e:	47a0      	blx	r4
				configASSERT( xResult );
   82080:	b928      	cbnz	r0, 8208e <prvSampleTimeNow+0x6a>
   82082:	4b12      	ldr	r3, [pc, #72]	; (820cc <prvSampleTimeNow+0xa8>)
   82084:	4798      	blx	r3
   82086:	bf00      	nop
   82088:	e7fd      	b.n	82086 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8208a:	4e11      	ldr	r6, [pc, #68]	; (820d0 <prvSampleTimeNow+0xac>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8208c:	4f11      	ldr	r7, [pc, #68]	; (820d4 <prvSampleTimeNow+0xb0>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8208e:	6833      	ldr	r3, [r6, #0]
   82090:	681a      	ldr	r2, [r3, #0]
   82092:	2a00      	cmp	r2, #0
   82094:	d1d2      	bne.n	8203c <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82096:	4a10      	ldr	r2, [pc, #64]	; (820d8 <prvSampleTimeNow+0xb4>)
   82098:	6810      	ldr	r0, [r2, #0]
   8209a:	490d      	ldr	r1, [pc, #52]	; (820d0 <prvSampleTimeNow+0xac>)
   8209c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   8209e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   820a0:	2301      	movs	r3, #1
   820a2:	f8c9 3000 	str.w	r3, [r9]
   820a6:	e002      	b.n	820ae <prvSampleTimeNow+0x8a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   820a8:	2300      	movs	r3, #0
   820aa:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   820ae:	4b04      	ldr	r3, [pc, #16]	; (820c0 <prvSampleTimeNow+0x9c>)
   820b0:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   820b4:	4640      	mov	r0, r8
   820b6:	b002      	add	sp, #8
   820b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   820bc:	0008178d 	.word	0x0008178d
   820c0:	20078bb4 	.word	0x20078bb4
   820c4:	00080c31 	.word	0x00080c31
   820c8:	00081fcd 	.word	0x00081fcd
   820cc:	00080cfd 	.word	0x00080cfd
   820d0:	20078b88 	.word	0x20078b88
   820d4:	00080c75 	.word	0x00080c75
   820d8:	20078bbc 	.word	0x20078bbc

000820dc <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   820dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   820e0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   820e2:	4d51      	ldr	r5, [pc, #324]	; (82228 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   820e4:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82258 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   820e8:	4b50      	ldr	r3, [pc, #320]	; (8222c <prvTimerTask+0x150>)
   820ea:	681b      	ldr	r3, [r3, #0]
   820ec:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   820ee:	2a00      	cmp	r2, #0
   820f0:	f000 8090 	beq.w	82214 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   820f4:	68db      	ldr	r3, [r3, #12]
   820f6:	881c      	ldrh	r4, [r3, #0]
   820f8:	b2a4      	uxth	r4, r4
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   820fa:	4b4d      	ldr	r3, [pc, #308]	; (82230 <prvTimerTask+0x154>)
   820fc:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   820fe:	a803      	add	r0, sp, #12
   82100:	4b4c      	ldr	r3, [pc, #304]	; (82234 <prvTimerTask+0x158>)
   82102:	4798      	blx	r3
   82104:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82106:	9b03      	ldr	r3, [sp, #12]
   82108:	2b00      	cmp	r3, #0
   8210a:	d132      	bne.n	82172 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   8210c:	4284      	cmp	r4, r0
   8210e:	d825      	bhi.n	8215c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   82110:	4b49      	ldr	r3, [pc, #292]	; (82238 <prvTimerTask+0x15c>)
   82112:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82114:	4b45      	ldr	r3, [pc, #276]	; (8222c <prvTimerTask+0x150>)
   82116:	681b      	ldr	r3, [r3, #0]
   82118:	68db      	ldr	r3, [r3, #12]
   8211a:	68de      	ldr	r6, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8211c:	1d30      	adds	r0, r6, #4
   8211e:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82120:	69f3      	ldr	r3, [r6, #28]
   82122:	2b01      	cmp	r3, #1
   82124:	d115      	bne.n	82152 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82126:	8b31      	ldrh	r1, [r6, #24]
   82128:	4421      	add	r1, r4
   8212a:	4630      	mov	r0, r6
   8212c:	b289      	uxth	r1, r1
   8212e:	463a      	mov	r2, r7
   82130:	4623      	mov	r3, r4
   82132:	4f42      	ldr	r7, [pc, #264]	; (8223c <prvTimerTask+0x160>)
   82134:	47b8      	blx	r7
   82136:	2801      	cmp	r0, #1
   82138:	d10b      	bne.n	82152 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8213a:	2300      	movs	r3, #0
   8213c:	9300      	str	r3, [sp, #0]
   8213e:	4630      	mov	r0, r6
   82140:	4619      	mov	r1, r3
   82142:	4622      	mov	r2, r4
   82144:	4c3e      	ldr	r4, [pc, #248]	; (82240 <prvTimerTask+0x164>)
   82146:	47a0      	blx	r4
			configASSERT( xResult );
   82148:	b918      	cbnz	r0, 82152 <prvTimerTask+0x76>
   8214a:	4b3e      	ldr	r3, [pc, #248]	; (82244 <prvTimerTask+0x168>)
   8214c:	4798      	blx	r3
   8214e:	bf00      	nop
   82150:	e7fd      	b.n	8214e <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82152:	6a73      	ldr	r3, [r6, #36]	; 0x24
   82154:	4630      	mov	r0, r6
   82156:	4798      	blx	r3
   82158:	e00d      	b.n	82176 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8215a:	2400      	movs	r4, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8215c:	1be1      	subs	r1, r4, r7
   8215e:	6828      	ldr	r0, [r5, #0]
   82160:	b289      	uxth	r1, r1
   82162:	4b39      	ldr	r3, [pc, #228]	; (82248 <prvTimerTask+0x16c>)
   82164:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82166:	4b34      	ldr	r3, [pc, #208]	; (82238 <prvTimerTask+0x15c>)
   82168:	4798      	blx	r3
   8216a:	b920      	cbnz	r0, 82176 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   8216c:	4b37      	ldr	r3, [pc, #220]	; (8224c <prvTimerTask+0x170>)
   8216e:	4798      	blx	r3
   82170:	e001      	b.n	82176 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82172:	4b31      	ldr	r3, [pc, #196]	; (82238 <prvTimerTask+0x15c>)
   82174:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82176:	a802      	add	r0, sp, #8
   82178:	4b2e      	ldr	r3, [pc, #184]	; (82234 <prvTimerTask+0x158>)
   8217a:	4798      	blx	r3
   8217c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8217e:	4e34      	ldr	r6, [pc, #208]	; (82250 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82180:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8223c <prvTimerTask+0x160>
   82184:	e03e      	b.n	82204 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82186:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82188:	b11c      	cbz	r4, 82192 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   8218a:	6963      	ldr	r3, [r4, #20]
   8218c:	b10b      	cbz	r3, 82192 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8218e:	1d20      	adds	r0, r4, #4
   82190:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82192:	9b03      	ldr	r3, [sp, #12]
   82194:	2b02      	cmp	r3, #2
   82196:	d023      	beq.n	821e0 <prvTimerTask+0x104>
   82198:	2b03      	cmp	r3, #3
   8219a:	d030      	beq.n	821fe <prvTimerTask+0x122>
   8219c:	2b00      	cmp	r3, #0
   8219e:	d131      	bne.n	82204 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   821a0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   821a4:	8b21      	ldrh	r1, [r4, #24]
   821a6:	4419      	add	r1, r3
   821a8:	4620      	mov	r0, r4
   821aa:	b289      	uxth	r1, r1
   821ac:	463a      	mov	r2, r7
   821ae:	47c8      	blx	r9
   821b0:	2801      	cmp	r0, #1
   821b2:	d127      	bne.n	82204 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   821b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821b6:	4620      	mov	r0, r4
   821b8:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   821ba:	69e3      	ldr	r3, [r4, #28]
   821bc:	2b01      	cmp	r3, #1
   821be:	d121      	bne.n	82204 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   821c0:	8b22      	ldrh	r2, [r4, #24]
   821c2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   821c6:	441a      	add	r2, r3
   821c8:	2300      	movs	r3, #0
   821ca:	9300      	str	r3, [sp, #0]
   821cc:	4620      	mov	r0, r4
   821ce:	4619      	mov	r1, r3
   821d0:	b292      	uxth	r2, r2
   821d2:	4c1b      	ldr	r4, [pc, #108]	; (82240 <prvTimerTask+0x164>)
   821d4:	47a0      	blx	r4
						configASSERT( xResult );
   821d6:	b9a8      	cbnz	r0, 82204 <prvTimerTask+0x128>
   821d8:	4b1a      	ldr	r3, [pc, #104]	; (82244 <prvTimerTask+0x168>)
   821da:	4798      	blx	r3
   821dc:	bf00      	nop
   821de:	e7fd      	b.n	821dc <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   821e0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   821e4:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   821e6:	b91b      	cbnz	r3, 821f0 <prvTimerTask+0x114>
   821e8:	4b16      	ldr	r3, [pc, #88]	; (82244 <prvTimerTask+0x168>)
   821ea:	4798      	blx	r3
   821ec:	bf00      	nop
   821ee:	e7fd      	b.n	821ec <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   821f0:	18f9      	adds	r1, r7, r3
   821f2:	4620      	mov	r0, r4
   821f4:	b289      	uxth	r1, r1
   821f6:	463a      	mov	r2, r7
   821f8:	463b      	mov	r3, r7
   821fa:	47c8      	blx	r9
   821fc:	e002      	b.n	82204 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   821fe:	4620      	mov	r0, r4
   82200:	4b14      	ldr	r3, [pc, #80]	; (82254 <prvTimerTask+0x178>)
   82202:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82204:	6828      	ldr	r0, [r5, #0]
   82206:	a903      	add	r1, sp, #12
   82208:	2200      	movs	r2, #0
   8220a:	4613      	mov	r3, r2
   8220c:	47b0      	blx	r6
   8220e:	2800      	cmp	r0, #0
   82210:	d1b9      	bne.n	82186 <prvTimerTask+0xaa>
   82212:	e769      	b.n	820e8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82214:	4b06      	ldr	r3, [pc, #24]	; (82230 <prvTimerTask+0x154>)
   82216:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82218:	a803      	add	r0, sp, #12
   8221a:	4b06      	ldr	r3, [pc, #24]	; (82234 <prvTimerTask+0x158>)
   8221c:	4798      	blx	r3
   8221e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82220:	9b03      	ldr	r3, [sp, #12]
   82222:	2b00      	cmp	r3, #0
   82224:	d099      	beq.n	8215a <prvTimerTask+0x7e>
   82226:	e7a4      	b.n	82172 <prvTimerTask+0x96>
   82228:	20078bb8 	.word	0x20078bb8
   8222c:	20078b88 	.word	0x20078b88
   82230:	0008177d 	.word	0x0008177d
   82234:	00082025 	.word	0x00082025
   82238:	000818d9 	.word	0x000818d9
   8223c:	00081ed5 	.word	0x00081ed5
   82240:	00081fcd 	.word	0x00081fcd
   82244:	00080cfd 	.word	0x00080cfd
   82248:	00081465 	.word	0x00081465
   8224c:	00080ced 	.word	0x00080ced
   82250:	00081301 	.word	0x00081301
   82254:	00080f21 	.word	0x00080f21
   82258:	00080c75 	.word	0x00080c75

0008225c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8225c:	3801      	subs	r0, #1
   8225e:	2802      	cmp	r0, #2
   82260:	d818      	bhi.n	82294 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   82262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82266:	460e      	mov	r6, r1
   82268:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8226a:	b182      	cbz	r2, 8228e <_write+0x32>
   8226c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8226e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 822a8 <_write+0x4c>
   82272:	4f0c      	ldr	r7, [pc, #48]	; (822a4 <_write+0x48>)
   82274:	f8d8 0000 	ldr.w	r0, [r8]
   82278:	f815 1b01 	ldrb.w	r1, [r5], #1
   8227c:	683b      	ldr	r3, [r7, #0]
   8227e:	4798      	blx	r3
   82280:	2800      	cmp	r0, #0
   82282:	db0a      	blt.n	8229a <_write+0x3e>
   82284:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82286:	3c01      	subs	r4, #1
   82288:	d1f4      	bne.n	82274 <_write+0x18>
   8228a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8228e:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
   82290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   82294:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   82298:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   8229a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   8229e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822a2:	bf00      	nop
   822a4:	20078c98 	.word	0x20078c98
   822a8:	20078c9c 	.word	0x20078c9c

000822ac <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   822ac:	b4f0      	push	{r4, r5, r6, r7}
   822ae:	b08c      	sub	sp, #48	; 0x30
   822b0:	4607      	mov	r7, r0
   822b2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   822b4:	ac01      	add	r4, sp, #4
   822b6:	4d11      	ldr	r5, [pc, #68]	; (822fc <pwm_clocks_generate+0x50>)
   822b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   822ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   822bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   822be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   822c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   822c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   822c8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   822ca:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   822cc:	f852 3b04 	ldr.w	r3, [r2], #4
   822d0:	fbb6 f3f3 	udiv	r3, r6, r3
   822d4:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   822d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   822dc:	d905      	bls.n	822ea <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
   822de:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   822e0:	280b      	cmp	r0, #11
   822e2:	d1f3      	bne.n	822cc <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   822e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
   822e8:	e005      	b.n	822f6 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   822ea:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
   822ec:	bf94      	ite	ls
   822ee:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
   822f2:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
   822f6:	b00c      	add	sp, #48	; 0x30
   822f8:	bcf0      	pop	{r4, r5, r6, r7}
   822fa:	4770      	bx	lr
   822fc:	00086c30 	.word	0x00086c30

00082300 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   82300:	b570      	push	{r4, r5, r6, lr}
   82302:	4606      	mov	r6, r0
   82304:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   82306:	6808      	ldr	r0, [r1, #0]
   82308:	b140      	cbz	r0, 8231c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8230a:	6889      	ldr	r1, [r1, #8]
   8230c:	4b0e      	ldr	r3, [pc, #56]	; (82348 <pwm_init+0x48>)
   8230e:	4798      	blx	r3
   82310:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   82312:	f64f 73ff 	movw	r3, #65535	; 0xffff
   82316:	4298      	cmp	r0, r3
   82318:	d101      	bne.n	8231e <pwm_init+0x1e>
   8231a:	e00e      	b.n	8233a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   8231c:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8231e:	6860      	ldr	r0, [r4, #4]
   82320:	b140      	cbz	r0, 82334 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   82322:	68a1      	ldr	r1, [r4, #8]
   82324:	4b08      	ldr	r3, [pc, #32]	; (82348 <pwm_init+0x48>)
   82326:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   82328:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8232c:	4298      	cmp	r0, r3
   8232e:	d007      	beq.n	82340 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
   82330:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   82334:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   82336:	2000      	movs	r0, #0
   82338:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   8233a:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8233e:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   82340:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
   82344:	bd70      	pop	{r4, r5, r6, pc}
   82346:	bf00      	nop
   82348:	000822ad 	.word	0x000822ad

0008234c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8234c:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8234e:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   82350:	8a8a      	ldrh	r2, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   82352:	684c      	ldr	r4, [r1, #4]
   82354:	f004 040f 	and.w	r4, r4, #15
   82358:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8235a:	890c      	ldrh	r4, [r1, #8]
   8235c:	4322      	orrs	r2, r4
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8235e:	7a8c      	ldrb	r4, [r1, #10]
   82360:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
   82364:	7d8c      	ldrb	r4, [r1, #22]
   82366:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8236a:	7dcc      	ldrb	r4, [r1, #23]
   8236c:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   82370:	7e0c      	ldrb	r4, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   82372:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
   82376:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8237a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8237e:	68ca      	ldr	r2, [r1, #12]
   82380:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   82384:	690a      	ldr	r2, [r1, #16]
   82386:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8238a:	7d8a      	ldrb	r2, [r1, #22]
   8238c:	b13a      	cbz	r2, 8239e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8238e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   82390:	8b4a      	ldrh	r2, [r1, #26]
   82392:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   82396:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   8239a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8239e:	6c84      	ldr	r4, [r0, #72]	; 0x48
   823a0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   823a4:	409a      	lsls	r2, r3
   823a6:	43d2      	mvns	r2, r2
   823a8:	ea02 0504 	and.w	r5, r2, r4
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   823ac:	7fcc      	ldrb	r4, [r1, #31]
   823ae:	fa04 f603 	lsl.w	r6, r4, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   823b2:	7f8c      	ldrb	r4, [r1, #30]
   823b4:	409c      	lsls	r4, r3
   823b6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   823ba:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   823bc:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   823be:	6c44      	ldr	r4, [r0, #68]	; 0x44
   823c0:	4014      	ands	r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   823c2:	f891 2021 	ldrb.w	r2, [r1, #33]	; 0x21
   823c6:	fa02 f503 	lsl.w	r5, r2, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   823ca:	f891 2020 	ldrb.w	r2, [r1, #32]
   823ce:	409a      	lsls	r2, r3
   823d0:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
   823d4:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   823d6:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   823d8:	2201      	movs	r2, #1
   823da:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   823dc:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   823e0:	b11c      	cbz	r4, 823ea <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
   823e2:	6a04      	ldr	r4, [r0, #32]
   823e4:	4314      	orrs	r4, r2
   823e6:	6204      	str	r4, [r0, #32]
   823e8:	e003      	b.n	823f2 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   823ea:	6a04      	ldr	r4, [r0, #32]
   823ec:	ea24 0402 	bic.w	r4, r4, r2
   823f0:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   823f2:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   823f6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   823f8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   823fa:	bf0c      	ite	eq
   823fc:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   823fe:	4394      	bicne	r4, r2
   82400:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   82402:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   82406:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   82408:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8240a:	bf0c      	ite	eq
   8240c:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   82410:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   82414:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   82416:	2b03      	cmp	r3, #3
   82418:	d80b      	bhi.n	82432 <pwm_channel_init+0xe6>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8241a:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8241c:	00dd      	lsls	r5, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   8241e:	22ff      	movs	r2, #255	; 0xff
   82420:	40aa      	lsls	r2, r5
   82422:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   82426:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   8242a:	40ab      	lsls	r3, r5
   8242c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   8242e:	66c3      	str	r3, [r0, #108]	; 0x6c
   82430:	e00c      	b.n	8244c <pwm_channel_init+0x100>
	} else {
		ch_num -= 4;
   82432:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   82434:	6f02      	ldr	r2, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   82436:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   82438:	24ff      	movs	r4, #255	; 0xff
   8243a:	409c      	lsls	r4, r3
   8243c:	ea22 0404 	bic.w	r4, r2, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   82440:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   82444:	fa02 f303 	lsl.w	r3, r2, r3
   82448:	4323      	orrs	r3, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8244a:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   8244c:	2000      	movs	r0, #0
   8244e:	bc70      	pop	{r4, r5, r6}
   82450:	4770      	bx	lr
   82452:	bf00      	nop

00082454 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   82454:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   82456:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   82458:	690b      	ldr	r3, [r1, #16]
   8245a:	4293      	cmp	r3, r2
   8245c:	d306      	bcc.n	8246c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8245e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   82460:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   82464:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   82468:	2000      	movs	r0, #0
   8246a:	e001      	b.n	82470 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8246c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   82470:	f85d 4b04 	ldr.w	r4, [sp], #4
   82474:	4770      	bx	lr
   82476:	bf00      	nop

00082478 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   82478:	2301      	movs	r3, #1
   8247a:	408b      	lsls	r3, r1
   8247c:	6043      	str	r3, [r0, #4]
   8247e:	4770      	bx	lr

00082480 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   82480:	2301      	movs	r3, #1
   82482:	408b      	lsls	r3, r1
   82484:	6083      	str	r3, [r0, #8]
   82486:	4770      	bx	lr

00082488 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   82488:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8248a:	23ac      	movs	r3, #172	; 0xac
   8248c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8248e:	680b      	ldr	r3, [r1, #0]
   82490:	684a      	ldr	r2, [r1, #4]
   82492:	fbb3 f3f2 	udiv	r3, r3, r2
   82496:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82498:	1e5c      	subs	r4, r3, #1
   8249a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8249e:	4294      	cmp	r4, r2
   824a0:	d80a      	bhi.n	824b8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   824a2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   824a4:	688b      	ldr	r3, [r1, #8]
   824a6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   824a8:	f240 2302 	movw	r3, #514	; 0x202
   824ac:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   824b0:	2350      	movs	r3, #80	; 0x50
   824b2:	6003      	str	r3, [r0, #0]

	return 0;
   824b4:	2000      	movs	r0, #0
   824b6:	e000      	b.n	824ba <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   824b8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   824ba:	f85d 4b04 	ldr.w	r4, [sp], #4
   824be:	4770      	bx	lr

000824c0 <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
   824c0:	6940      	ldr	r0, [r0, #20]
}
   824c2:	f000 0001 	and.w	r0, r0, #1
   824c6:	4770      	bx	lr

000824c8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   824c8:	6943      	ldr	r3, [r0, #20]
   824ca:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   824ce:	bf1a      	itte	ne
   824d0:	61c1      	strne	r1, [r0, #28]
	return 0;
   824d2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   824d4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   824d6:	4770      	bx	lr

000824d8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   824d8:	6943      	ldr	r3, [r0, #20]
   824da:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   824de:	bf1d      	ittte	ne
   824e0:	6983      	ldrne	r3, [r0, #24]
   824e2:	700b      	strbne	r3, [r1, #0]
	return 0;
   824e4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   824e6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   824e8:	4770      	bx	lr
   824ea:	bf00      	nop

000824ec <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   824ec:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   824ee:	480e      	ldr	r0, [pc, #56]	; (82528 <sysclk_init+0x3c>)
   824f0:	4b0e      	ldr	r3, [pc, #56]	; (8252c <sysclk_init+0x40>)
   824f2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   824f4:	2000      	movs	r0, #0
   824f6:	213e      	movs	r1, #62	; 0x3e
   824f8:	4b0d      	ldr	r3, [pc, #52]	; (82530 <sysclk_init+0x44>)
   824fa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   824fc:	4c0d      	ldr	r4, [pc, #52]	; (82534 <sysclk_init+0x48>)
   824fe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82500:	2800      	cmp	r0, #0
   82502:	d0fc      	beq.n	824fe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82504:	4b0c      	ldr	r3, [pc, #48]	; (82538 <sysclk_init+0x4c>)
   82506:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82508:	4a0c      	ldr	r2, [pc, #48]	; (8253c <sysclk_init+0x50>)
   8250a:	4b0d      	ldr	r3, [pc, #52]	; (82540 <sysclk_init+0x54>)
   8250c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8250e:	4c0d      	ldr	r4, [pc, #52]	; (82544 <sysclk_init+0x58>)
   82510:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82512:	2800      	cmp	r0, #0
   82514:	d0fc      	beq.n	82510 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82516:	2010      	movs	r0, #16
   82518:	4b0b      	ldr	r3, [pc, #44]	; (82548 <sysclk_init+0x5c>)
   8251a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8251c:	4b0b      	ldr	r3, [pc, #44]	; (8254c <sysclk_init+0x60>)
   8251e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82520:	4801      	ldr	r0, [pc, #4]	; (82528 <sysclk_init+0x3c>)
   82522:	4b02      	ldr	r3, [pc, #8]	; (8252c <sysclk_init+0x40>)
   82524:	4798      	blx	r3
   82526:	bd10      	pop	{r4, pc}
   82528:	0501bd00 	.word	0x0501bd00
   8252c:	200700a5 	.word	0x200700a5
   82530:	00082911 	.word	0x00082911
   82534:	00082965 	.word	0x00082965
   82538:	00082975 	.word	0x00082975
   8253c:	200d3f01 	.word	0x200d3f01
   82540:	400e0600 	.word	0x400e0600
   82544:	00082985 	.word	0x00082985
   82548:	000828a9 	.word	0x000828a9
   8254c:	00082a9d 	.word	0x00082a9d

00082550 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82550:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82552:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82556:	4b1e      	ldr	r3, [pc, #120]	; (825d0 <board_init+0x80>)
   82558:	605a      	str	r2, [r3, #4]
   8255a:	200b      	movs	r0, #11
   8255c:	4c1d      	ldr	r4, [pc, #116]	; (825d4 <board_init+0x84>)
   8255e:	47a0      	blx	r4
   82560:	200c      	movs	r0, #12
   82562:	47a0      	blx	r4
   82564:	200d      	movs	r0, #13
   82566:	47a0      	blx	r4
   82568:	200e      	movs	r0, #14
   8256a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8256c:	203b      	movs	r0, #59	; 0x3b
   8256e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82572:	4c19      	ldr	r4, [pc, #100]	; (825d8 <board_init+0x88>)
   82574:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82576:	2055      	movs	r0, #85	; 0x55
   82578:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8257c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8257e:	2056      	movs	r0, #86	; 0x56
   82580:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82584:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82586:	2068      	movs	r0, #104	; 0x68
   82588:	4914      	ldr	r1, [pc, #80]	; (825dc <board_init+0x8c>)
   8258a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8258c:	205c      	movs	r0, #92	; 0x5c
   8258e:	4914      	ldr	r1, [pc, #80]	; (825e0 <board_init+0x90>)
   82590:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82592:	4814      	ldr	r0, [pc, #80]	; (825e4 <board_init+0x94>)
   82594:	f44f 7140 	mov.w	r1, #768	; 0x300
   82598:	4a13      	ldr	r2, [pc, #76]	; (825e8 <board_init+0x98>)
   8259a:	4b14      	ldr	r3, [pc, #80]	; (825ec <board_init+0x9c>)
   8259c:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
   8259e:	2039      	movs	r0, #57	; 0x39
   825a0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   825a4:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
   825a6:	200b      	movs	r0, #11
   825a8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   825ac:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
   825ae:	202c      	movs	r0, #44	; 0x2c
   825b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   825b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED2
	/* Configure PWM LED2 pin */
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
   825b6:	2057      	movs	r0, #87	; 0x57
   825b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   825bc:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   825be:	202b      	movs	r0, #43	; 0x2b
   825c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   825c4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   825c6:	202a      	movs	r0, #42	; 0x2a
   825c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   825cc:	47a0      	blx	r4
   825ce:	bd10      	pop	{r4, pc}
   825d0:	400e1a50 	.word	0x400e1a50
   825d4:	00082995 	.word	0x00082995
   825d8:	00082695 	.word	0x00082695
   825dc:	28000079 	.word	0x28000079
   825e0:	28000001 	.word	0x28000001
   825e4:	400e0e00 	.word	0x400e0e00
   825e8:	08000001 	.word	0x08000001
   825ec:	00082769 	.word	0x00082769

000825f0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   825f0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   825f2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   825f6:	d016      	beq.n	82626 <pio_set_peripheral+0x36>
   825f8:	d804      	bhi.n	82604 <pio_set_peripheral+0x14>
   825fa:	b1c1      	cbz	r1, 8262e <pio_set_peripheral+0x3e>
   825fc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82600:	d00a      	beq.n	82618 <pio_set_peripheral+0x28>
   82602:	e013      	b.n	8262c <pio_set_peripheral+0x3c>
   82604:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82608:	d011      	beq.n	8262e <pio_set_peripheral+0x3e>
   8260a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8260e:	d00e      	beq.n	8262e <pio_set_peripheral+0x3e>
   82610:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82614:	d10a      	bne.n	8262c <pio_set_peripheral+0x3c>
   82616:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82618:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8261a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8261c:	400b      	ands	r3, r1
   8261e:	ea23 0302 	bic.w	r3, r3, r2
   82622:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82624:	e002      	b.n	8262c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82626:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82628:	4313      	orrs	r3, r2
   8262a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8262c:	6042      	str	r2, [r0, #4]
   8262e:	4770      	bx	lr

00082630 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82630:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82632:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82636:	bf14      	ite	ne
   82638:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8263a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8263c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82640:	bf14      	ite	ne
   82642:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82644:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82646:	f012 0f02 	tst.w	r2, #2
   8264a:	d002      	beq.n	82652 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8264c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82650:	e004      	b.n	8265c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82652:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82656:	bf18      	it	ne
   82658:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8265c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8265e:	6001      	str	r1, [r0, #0]
   82660:	4770      	bx	lr
   82662:	bf00      	nop

00082664 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82664:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82666:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82668:	9c01      	ldr	r4, [sp, #4]
   8266a:	b10c      	cbz	r4, 82670 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8266c:	6641      	str	r1, [r0, #100]	; 0x64
   8266e:	e000      	b.n	82672 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82670:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82672:	b10b      	cbz	r3, 82678 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82674:	6501      	str	r1, [r0, #80]	; 0x50
   82676:	e000      	b.n	8267a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82678:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8267a:	b10a      	cbz	r2, 82680 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8267c:	6301      	str	r1, [r0, #48]	; 0x30
   8267e:	e000      	b.n	82682 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82680:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82682:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82684:	6001      	str	r1, [r0, #0]
}
   82686:	f85d 4b04 	ldr.w	r4, [sp], #4
   8268a:	4770      	bx	lr

0008268c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8268c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8268e:	4770      	bx	lr

00082690 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82690:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82692:	4770      	bx	lr

00082694 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82694:	b570      	push	{r4, r5, r6, lr}
   82696:	b082      	sub	sp, #8
   82698:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8269a:	0943      	lsrs	r3, r0, #5
   8269c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   826a0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   826a4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   826a6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   826aa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   826ae:	d030      	beq.n	82712 <pio_configure_pin+0x7e>
   826b0:	d806      	bhi.n	826c0 <pio_configure_pin+0x2c>
   826b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   826b6:	d00a      	beq.n	826ce <pio_configure_pin+0x3a>
   826b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   826bc:	d018      	beq.n	826f0 <pio_configure_pin+0x5c>
   826be:	e049      	b.n	82754 <pio_configure_pin+0xc0>
   826c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   826c4:	d030      	beq.n	82728 <pio_configure_pin+0x94>
   826c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   826ca:	d02d      	beq.n	82728 <pio_configure_pin+0x94>
   826cc:	e042      	b.n	82754 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   826ce:	f000 001f 	and.w	r0, r0, #31
   826d2:	2601      	movs	r6, #1
   826d4:	4086      	lsls	r6, r0
   826d6:	4620      	mov	r0, r4
   826d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   826dc:	4632      	mov	r2, r6
   826de:	4b1f      	ldr	r3, [pc, #124]	; (8275c <pio_configure_pin+0xc8>)
   826e0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   826e6:	bf14      	ite	ne
   826e8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826ea:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   826ec:	2001      	movs	r0, #1
   826ee:	e032      	b.n	82756 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   826f0:	f000 001f 	and.w	r0, r0, #31
   826f4:	2601      	movs	r6, #1
   826f6:	4086      	lsls	r6, r0
   826f8:	4620      	mov	r0, r4
   826fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   826fe:	4632      	mov	r2, r6
   82700:	4b16      	ldr	r3, [pc, #88]	; (8275c <pio_configure_pin+0xc8>)
   82702:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82704:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82708:	bf14      	ite	ne
   8270a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8270c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8270e:	2001      	movs	r0, #1
   82710:	e021      	b.n	82756 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82712:	f000 031f 	and.w	r3, r0, #31
   82716:	2601      	movs	r6, #1
   82718:	4620      	mov	r0, r4
   8271a:	fa06 f103 	lsl.w	r1, r6, r3
   8271e:	462a      	mov	r2, r5
   82720:	4b0f      	ldr	r3, [pc, #60]	; (82760 <pio_configure_pin+0xcc>)
   82722:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82724:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82726:	e016      	b.n	82756 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82728:	f000 031f 	and.w	r3, r0, #31
   8272c:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8272e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82732:	ea05 0106 	and.w	r1, r5, r6
   82736:	9100      	str	r1, [sp, #0]
   82738:	4620      	mov	r0, r4
   8273a:	fa06 f103 	lsl.w	r1, r6, r3
   8273e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82742:	bf14      	ite	ne
   82744:	2200      	movne	r2, #0
   82746:	2201      	moveq	r2, #1
   82748:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8274c:	4c05      	ldr	r4, [pc, #20]	; (82764 <pio_configure_pin+0xd0>)
   8274e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82750:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82752:	e000      	b.n	82756 <pio_configure_pin+0xc2>

	default:
		return 0;
   82754:	2000      	movs	r0, #0
	}

	return 1;
}
   82756:	b002      	add	sp, #8
   82758:	bd70      	pop	{r4, r5, r6, pc}
   8275a:	bf00      	nop
   8275c:	000825f1 	.word	0x000825f1
   82760:	00082631 	.word	0x00082631
   82764:	00082665 	.word	0x00082665

00082768 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82768:	b570      	push	{r4, r5, r6, lr}
   8276a:	b082      	sub	sp, #8
   8276c:	4606      	mov	r6, r0
   8276e:	460d      	mov	r5, r1
   82770:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82772:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   82776:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8277a:	d026      	beq.n	827ca <pio_configure_pin_group+0x62>
   8277c:	d806      	bhi.n	8278c <pio_configure_pin_group+0x24>
   8277e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   82782:	d00a      	beq.n	8279a <pio_configure_pin_group+0x32>
   82784:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82788:	d013      	beq.n	827b2 <pio_configure_pin_group+0x4a>
   8278a:	e034      	b.n	827f6 <pio_configure_pin_group+0x8e>
   8278c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82790:	d01f      	beq.n	827d2 <pio_configure_pin_group+0x6a>
   82792:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   82796:	d01c      	beq.n	827d2 <pio_configure_pin_group+0x6a>
   82798:	e02d      	b.n	827f6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8279a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8279e:	462a      	mov	r2, r5
   827a0:	4b16      	ldr	r3, [pc, #88]	; (827fc <pio_configure_pin_group+0x94>)
   827a2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   827a4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   827a8:	bf14      	ite	ne
   827aa:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   827ac:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   827ae:	2001      	movs	r0, #1
   827b0:	e022      	b.n	827f8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   827b2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   827b6:	462a      	mov	r2, r5
   827b8:	4b10      	ldr	r3, [pc, #64]	; (827fc <pio_configure_pin_group+0x94>)
   827ba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   827bc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   827c0:	bf14      	ite	ne
   827c2:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   827c4:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   827c6:	2001      	movs	r0, #1
   827c8:	e016      	b.n	827f8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   827ca:	4b0d      	ldr	r3, [pc, #52]	; (82800 <pio_configure_pin_group+0x98>)
   827cc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   827ce:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   827d0:	e012      	b.n	827f8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   827d2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   827d6:	f004 0301 	and.w	r3, r4, #1
   827da:	9300      	str	r3, [sp, #0]
   827dc:	4630      	mov	r0, r6
   827de:	4629      	mov	r1, r5
   827e0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   827e4:	bf14      	ite	ne
   827e6:	2200      	movne	r2, #0
   827e8:	2201      	moveq	r2, #1
   827ea:	f3c4 0380 	ubfx	r3, r4, #2, #1
   827ee:	4c05      	ldr	r4, [pc, #20]	; (82804 <pio_configure_pin_group+0x9c>)
   827f0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   827f2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   827f4:	e000      	b.n	827f8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   827f6:	2000      	movs	r0, #0
	}

	return 1;
}
   827f8:	b002      	add	sp, #8
   827fa:	bd70      	pop	{r4, r5, r6, pc}
   827fc:	000825f1 	.word	0x000825f1
   82800:	00082631 	.word	0x00082631
   82804:	00082665 	.word	0x00082665

00082808 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8280c:	4604      	mov	r4, r0
   8280e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82810:	4b0e      	ldr	r3, [pc, #56]	; (8284c <pio_handler_process+0x44>)
   82812:	4798      	blx	r3
   82814:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82816:	4620      	mov	r0, r4
   82818:	4b0d      	ldr	r3, [pc, #52]	; (82850 <pio_handler_process+0x48>)
   8281a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8281c:	4005      	ands	r5, r0
   8281e:	d013      	beq.n	82848 <pio_handler_process+0x40>
   82820:	4c0c      	ldr	r4, [pc, #48]	; (82854 <pio_handler_process+0x4c>)
   82822:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82826:	6823      	ldr	r3, [r4, #0]
   82828:	4543      	cmp	r3, r8
   8282a:	d108      	bne.n	8283e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8282c:	6861      	ldr	r1, [r4, #4]
   8282e:	4229      	tst	r1, r5
   82830:	d005      	beq.n	8283e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82832:	68e3      	ldr	r3, [r4, #12]
   82834:	4640      	mov	r0, r8
   82836:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82838:	6863      	ldr	r3, [r4, #4]
   8283a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8283e:	42b4      	cmp	r4, r6
   82840:	d002      	beq.n	82848 <pio_handler_process+0x40>
   82842:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82844:	2d00      	cmp	r5, #0
   82846:	d1ee      	bne.n	82826 <pio_handler_process+0x1e>
   82848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8284c:	0008268d 	.word	0x0008268d
   82850:	00082691 	.word	0x00082691
   82854:	20078bc0 	.word	0x20078bc0

00082858 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82858:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8285a:	4802      	ldr	r0, [pc, #8]	; (82864 <PIOA_Handler+0xc>)
   8285c:	210b      	movs	r1, #11
   8285e:	4b02      	ldr	r3, [pc, #8]	; (82868 <PIOA_Handler+0x10>)
   82860:	4798      	blx	r3
   82862:	bd08      	pop	{r3, pc}
   82864:	400e0e00 	.word	0x400e0e00
   82868:	00082809 	.word	0x00082809

0008286c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8286c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8286e:	4802      	ldr	r0, [pc, #8]	; (82878 <PIOB_Handler+0xc>)
   82870:	210c      	movs	r1, #12
   82872:	4b02      	ldr	r3, [pc, #8]	; (8287c <PIOB_Handler+0x10>)
   82874:	4798      	blx	r3
   82876:	bd08      	pop	{r3, pc}
   82878:	400e1000 	.word	0x400e1000
   8287c:	00082809 	.word	0x00082809

00082880 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82880:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82882:	4802      	ldr	r0, [pc, #8]	; (8288c <PIOC_Handler+0xc>)
   82884:	210d      	movs	r1, #13
   82886:	4b02      	ldr	r3, [pc, #8]	; (82890 <PIOC_Handler+0x10>)
   82888:	4798      	blx	r3
   8288a:	bd08      	pop	{r3, pc}
   8288c:	400e1200 	.word	0x400e1200
   82890:	00082809 	.word	0x00082809

00082894 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82894:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82896:	4802      	ldr	r0, [pc, #8]	; (828a0 <PIOD_Handler+0xc>)
   82898:	210e      	movs	r1, #14
   8289a:	4b02      	ldr	r3, [pc, #8]	; (828a4 <PIOD_Handler+0x10>)
   8289c:	4798      	blx	r3
   8289e:	bd08      	pop	{r3, pc}
   828a0:	400e1400 	.word	0x400e1400
   828a4:	00082809 	.word	0x00082809

000828a8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   828a8:	4a18      	ldr	r2, [pc, #96]	; (8290c <pmc_switch_mck_to_pllack+0x64>)
   828aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   828ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   828b0:	4318      	orrs	r0, r3
   828b2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   828b6:	f013 0f08 	tst.w	r3, #8
   828ba:	d003      	beq.n	828c4 <pmc_switch_mck_to_pllack+0x1c>
   828bc:	e009      	b.n	828d2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   828be:	3b01      	subs	r3, #1
   828c0:	d103      	bne.n	828ca <pmc_switch_mck_to_pllack+0x22>
   828c2:	e01e      	b.n	82902 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   828c8:	4910      	ldr	r1, [pc, #64]	; (8290c <pmc_switch_mck_to_pllack+0x64>)
   828ca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   828cc:	f012 0f08 	tst.w	r2, #8
   828d0:	d0f5      	beq.n	828be <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   828d2:	4a0e      	ldr	r2, [pc, #56]	; (8290c <pmc_switch_mck_to_pllack+0x64>)
   828d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   828d6:	f023 0303 	bic.w	r3, r3, #3
   828da:	f043 0302 	orr.w	r3, r3, #2
   828de:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828e0:	6e90      	ldr	r0, [r2, #104]	; 0x68
   828e2:	f010 0008 	ands.w	r0, r0, #8
   828e6:	d004      	beq.n	828f2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   828e8:	2000      	movs	r0, #0
   828ea:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   828ec:	3b01      	subs	r3, #1
   828ee:	d103      	bne.n	828f8 <pmc_switch_mck_to_pllack+0x50>
   828f0:	e009      	b.n	82906 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   828f6:	4905      	ldr	r1, [pc, #20]	; (8290c <pmc_switch_mck_to_pllack+0x64>)
   828f8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   828fa:	f012 0f08 	tst.w	r2, #8
   828fe:	d0f5      	beq.n	828ec <pmc_switch_mck_to_pllack+0x44>
   82900:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82902:	2001      	movs	r0, #1
   82904:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82906:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82908:	4770      	bx	lr
   8290a:	bf00      	nop
   8290c:	400e0600 	.word	0x400e0600

00082910 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82910:	b138      	cbz	r0, 82922 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82912:	4911      	ldr	r1, [pc, #68]	; (82958 <pmc_switch_mainck_to_xtal+0x48>)
   82914:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82916:	4a11      	ldr	r2, [pc, #68]	; (8295c <pmc_switch_mainck_to_xtal+0x4c>)
   82918:	401a      	ands	r2, r3
   8291a:	4b11      	ldr	r3, [pc, #68]	; (82960 <pmc_switch_mainck_to_xtal+0x50>)
   8291c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8291e:	620b      	str	r3, [r1, #32]
   82920:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82922:	4a0d      	ldr	r2, [pc, #52]	; (82958 <pmc_switch_mainck_to_xtal+0x48>)
   82924:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82926:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8292a:	f023 0303 	bic.w	r3, r3, #3
   8292e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82932:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82936:	0209      	lsls	r1, r1, #8
   82938:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8293a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8293c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8293e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82940:	f013 0f01 	tst.w	r3, #1
   82944:	d0fb      	beq.n	8293e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82946:	4a04      	ldr	r2, [pc, #16]	; (82958 <pmc_switch_mainck_to_xtal+0x48>)
   82948:	6a13      	ldr	r3, [r2, #32]
   8294a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8294e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82952:	6213      	str	r3, [r2, #32]
   82954:	4770      	bx	lr
   82956:	bf00      	nop
   82958:	400e0600 	.word	0x400e0600
   8295c:	fec8fffc 	.word	0xfec8fffc
   82960:	01370002 	.word	0x01370002

00082964 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82964:	4b02      	ldr	r3, [pc, #8]	; (82970 <pmc_osc_is_ready_mainck+0xc>)
   82966:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82968:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8296c:	4770      	bx	lr
   8296e:	bf00      	nop
   82970:	400e0600 	.word	0x400e0600

00082974 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82974:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82978:	4b01      	ldr	r3, [pc, #4]	; (82980 <pmc_disable_pllack+0xc>)
   8297a:	629a      	str	r2, [r3, #40]	; 0x28
   8297c:	4770      	bx	lr
   8297e:	bf00      	nop
   82980:	400e0600 	.word	0x400e0600

00082984 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82984:	4b02      	ldr	r3, [pc, #8]	; (82990 <pmc_is_locked_pllack+0xc>)
   82986:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82988:	f000 0002 	and.w	r0, r0, #2
   8298c:	4770      	bx	lr
   8298e:	bf00      	nop
   82990:	400e0600 	.word	0x400e0600

00082994 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82994:	282c      	cmp	r0, #44	; 0x2c
   82996:	d81e      	bhi.n	829d6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   82998:	281f      	cmp	r0, #31
   8299a:	d80c      	bhi.n	829b6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8299c:	4b11      	ldr	r3, [pc, #68]	; (829e4 <pmc_enable_periph_clk+0x50>)
   8299e:	699a      	ldr	r2, [r3, #24]
   829a0:	2301      	movs	r3, #1
   829a2:	4083      	lsls	r3, r0
   829a4:	401a      	ands	r2, r3
   829a6:	4293      	cmp	r3, r2
   829a8:	d017      	beq.n	829da <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   829aa:	2301      	movs	r3, #1
   829ac:	4083      	lsls	r3, r0
   829ae:	4a0d      	ldr	r2, [pc, #52]	; (829e4 <pmc_enable_periph_clk+0x50>)
   829b0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   829b2:	2000      	movs	r0, #0
   829b4:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   829b6:	4b0b      	ldr	r3, [pc, #44]	; (829e4 <pmc_enable_periph_clk+0x50>)
   829b8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   829bc:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   829be:	2301      	movs	r3, #1
   829c0:	4083      	lsls	r3, r0
   829c2:	401a      	ands	r2, r3
   829c4:	4293      	cmp	r3, r2
   829c6:	d00a      	beq.n	829de <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   829c8:	2301      	movs	r3, #1
   829ca:	4083      	lsls	r3, r0
   829cc:	4a05      	ldr	r2, [pc, #20]	; (829e4 <pmc_enable_periph_clk+0x50>)
   829ce:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   829d2:	2000      	movs	r0, #0
   829d4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   829d6:	2001      	movs	r0, #1
   829d8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   829da:	2000      	movs	r0, #0
   829dc:	4770      	bx	lr
   829de:	2000      	movs	r0, #0
}
   829e0:	4770      	bx	lr
   829e2:	bf00      	nop
   829e4:	400e0600 	.word	0x400e0600

000829e8 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
   829e8:	e7fe      	b.n	829e8 <Dummy_Handler>
   829ea:	bf00      	nop

000829ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   829ec:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   829ee:	4b1f      	ldr	r3, [pc, #124]	; (82a6c <Reset_Handler+0x80>)
   829f0:	4a1f      	ldr	r2, [pc, #124]	; (82a70 <Reset_Handler+0x84>)
   829f2:	429a      	cmp	r2, r3
   829f4:	d003      	beq.n	829fe <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   829f6:	4b1f      	ldr	r3, [pc, #124]	; (82a74 <Reset_Handler+0x88>)
   829f8:	4a1c      	ldr	r2, [pc, #112]	; (82a6c <Reset_Handler+0x80>)
   829fa:	429a      	cmp	r2, r3
   829fc:	d304      	bcc.n	82a08 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   829fe:	4b1e      	ldr	r3, [pc, #120]	; (82a78 <Reset_Handler+0x8c>)
   82a00:	4a1e      	ldr	r2, [pc, #120]	; (82a7c <Reset_Handler+0x90>)
   82a02:	429a      	cmp	r2, r3
   82a04:	d310      	bcc.n	82a28 <Reset_Handler+0x3c>
   82a06:	e01b      	b.n	82a40 <Reset_Handler+0x54>
   82a08:	4918      	ldr	r1, [pc, #96]	; (82a6c <Reset_Handler+0x80>)
   82a0a:	1d0a      	adds	r2, r1, #4
   82a0c:	4b1c      	ldr	r3, [pc, #112]	; (82a80 <Reset_Handler+0x94>)
   82a0e:	1a9b      	subs	r3, r3, r2
   82a10:	f023 0303 	bic.w	r3, r3, #3
   82a14:	3304      	adds	r3, #4
   82a16:	4a16      	ldr	r2, [pc, #88]	; (82a70 <Reset_Handler+0x84>)
   82a18:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   82a1a:	f852 0b04 	ldr.w	r0, [r2], #4
   82a1e:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82a22:	429a      	cmp	r2, r3
   82a24:	d1f9      	bne.n	82a1a <Reset_Handler+0x2e>
   82a26:	e7ea      	b.n	829fe <Reset_Handler+0x12>
   82a28:	4b16      	ldr	r3, [pc, #88]	; (82a84 <Reset_Handler+0x98>)
   82a2a:	4a17      	ldr	r2, [pc, #92]	; (82a88 <Reset_Handler+0x9c>)
   82a2c:	1ad2      	subs	r2, r2, r3
   82a2e:	f022 0203 	bic.w	r2, r2, #3
   82a32:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a34:	3b04      	subs	r3, #4
		*pDest++ = 0;
   82a36:	2100      	movs	r1, #0
   82a38:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a3c:	4293      	cmp	r3, r2
   82a3e:	d1fb      	bne.n	82a38 <Reset_Handler+0x4c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82a40:	4b12      	ldr	r3, [pc, #72]	; (82a8c <Reset_Handler+0xa0>)
   82a42:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   82a46:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82a4a:	4911      	ldr	r1, [pc, #68]	; (82a90 <Reset_Handler+0xa4>)
   82a4c:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82a4e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   82a52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   82a56:	d203      	bcs.n	82a60 <Reset_Handler+0x74>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82a58:	688b      	ldr	r3, [r1, #8]
   82a5a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82a5e:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82a60:	4b0c      	ldr	r3, [pc, #48]	; (82a94 <Reset_Handler+0xa8>)
   82a62:	4798      	blx	r3

	/* Branch to main function */
	main();
   82a64:	4b0c      	ldr	r3, [pc, #48]	; (82a98 <Reset_Handler+0xac>)
   82a66:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82a68:	e7fe      	b.n	82a68 <Reset_Handler+0x7c>
   82a6a:	bf00      	nop
   82a6c:	20070000 	.word	0x20070000
   82a70:	00086d60 	.word	0x00086d60
   82a74:	200709a4 	.word	0x200709a4
   82a78:	20078ca4 	.word	0x20078ca4
   82a7c:	200709a8 	.word	0x200709a8
   82a80:	200709a7 	.word	0x200709a7
   82a84:	200709ac 	.word	0x200709ac
   82a88:	20078ca7 	.word	0x20078ca7
   82a8c:	00080000 	.word	0x00080000
   82a90:	e000ed00 	.word	0xe000ed00
   82a94:	00083bcd 	.word	0x00083bcd
   82a98:	00082c09 	.word	0x00082c09

00082a9c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82a9c:	4b3e      	ldr	r3, [pc, #248]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82aa0:	f003 0303 	and.w	r3, r3, #3
   82aa4:	2b03      	cmp	r3, #3
   82aa6:	d85f      	bhi.n	82b68 <SystemCoreClockUpdate+0xcc>
   82aa8:	e8df f003 	tbb	[pc, r3]
   82aac:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82ab0:	4b3a      	ldr	r3, [pc, #232]	; (82b9c <SystemCoreClockUpdate+0x100>)
   82ab2:	695b      	ldr	r3, [r3, #20]
   82ab4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82ab8:	bf14      	ite	ne
   82aba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82abe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82ac2:	4b37      	ldr	r3, [pc, #220]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82ac4:	601a      	str	r2, [r3, #0]
   82ac6:	e04f      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82ac8:	4b33      	ldr	r3, [pc, #204]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82aca:	6a1b      	ldr	r3, [r3, #32]
   82acc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82ad0:	d003      	beq.n	82ada <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82ad2:	4a34      	ldr	r2, [pc, #208]	; (82ba4 <SystemCoreClockUpdate+0x108>)
   82ad4:	4b32      	ldr	r3, [pc, #200]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82ad6:	601a      	str	r2, [r3, #0]
   82ad8:	e046      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82ada:	4a33      	ldr	r2, [pc, #204]	; (82ba8 <SystemCoreClockUpdate+0x10c>)
   82adc:	4b30      	ldr	r3, [pc, #192]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82ade:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82ae0:	4b2d      	ldr	r3, [pc, #180]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82ae2:	6a1b      	ldr	r3, [r3, #32]
   82ae4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82ae8:	2b10      	cmp	r3, #16
   82aea:	d002      	beq.n	82af2 <SystemCoreClockUpdate+0x56>
   82aec:	2b20      	cmp	r3, #32
   82aee:	d004      	beq.n	82afa <SystemCoreClockUpdate+0x5e>
   82af0:	e03a      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82af2:	4a2e      	ldr	r2, [pc, #184]	; (82bac <SystemCoreClockUpdate+0x110>)
   82af4:	4b2a      	ldr	r3, [pc, #168]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82af6:	601a      	str	r2, [r3, #0]
				break;
   82af8:	e036      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82afa:	4a2a      	ldr	r2, [pc, #168]	; (82ba4 <SystemCoreClockUpdate+0x108>)
   82afc:	4b28      	ldr	r3, [pc, #160]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82afe:	601a      	str	r2, [r3, #0]
				break;
   82b00:	e032      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82b02:	4b25      	ldr	r3, [pc, #148]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b04:	6a1b      	ldr	r3, [r3, #32]
   82b06:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82b0a:	d003      	beq.n	82b14 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82b0c:	4a25      	ldr	r2, [pc, #148]	; (82ba4 <SystemCoreClockUpdate+0x108>)
   82b0e:	4b24      	ldr	r3, [pc, #144]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b10:	601a      	str	r2, [r3, #0]
   82b12:	e012      	b.n	82b3a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82b14:	4a24      	ldr	r2, [pc, #144]	; (82ba8 <SystemCoreClockUpdate+0x10c>)
   82b16:	4b22      	ldr	r3, [pc, #136]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b18:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82b1a:	4b1f      	ldr	r3, [pc, #124]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b1c:	6a1b      	ldr	r3, [r3, #32]
   82b1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b22:	2b10      	cmp	r3, #16
   82b24:	d002      	beq.n	82b2c <SystemCoreClockUpdate+0x90>
   82b26:	2b20      	cmp	r3, #32
   82b28:	d004      	beq.n	82b34 <SystemCoreClockUpdate+0x98>
   82b2a:	e006      	b.n	82b3a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82b2c:	4a1f      	ldr	r2, [pc, #124]	; (82bac <SystemCoreClockUpdate+0x110>)
   82b2e:	4b1c      	ldr	r3, [pc, #112]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b30:	601a      	str	r2, [r3, #0]
				break;
   82b32:	e002      	b.n	82b3a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82b34:	4a1b      	ldr	r2, [pc, #108]	; (82ba4 <SystemCoreClockUpdate+0x108>)
   82b36:	4b1a      	ldr	r3, [pc, #104]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b38:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82b3a:	4b17      	ldr	r3, [pc, #92]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b3e:	f003 0303 	and.w	r3, r3, #3
   82b42:	2b02      	cmp	r3, #2
   82b44:	d10d      	bne.n	82b62 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82b46:	4a14      	ldr	r2, [pc, #80]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b48:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82b4a:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82b4c:	4814      	ldr	r0, [pc, #80]	; (82ba0 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82b4e:	f3c3 410a 	ubfx	r1, r3, #16, #11
   82b52:	6803      	ldr	r3, [r0, #0]
   82b54:	fb01 3303 	mla	r3, r1, r3, r3
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82b58:	b2d2      	uxtb	r2, r2
   82b5a:	fbb3 f3f2 	udiv	r3, r3, r2
   82b5e:	6003      	str	r3, [r0, #0]
   82b60:	e002      	b.n	82b68 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82b62:	4a13      	ldr	r2, [pc, #76]	; (82bb0 <SystemCoreClockUpdate+0x114>)
   82b64:	4b0e      	ldr	r3, [pc, #56]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b66:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82b68:	4b0b      	ldr	r3, [pc, #44]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b70:	2b70      	cmp	r3, #112	; 0x70
   82b72:	d107      	bne.n	82b84 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82b74:	4a0a      	ldr	r2, [pc, #40]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b76:	6813      	ldr	r3, [r2, #0]
   82b78:	490e      	ldr	r1, [pc, #56]	; (82bb4 <SystemCoreClockUpdate+0x118>)
   82b7a:	fba1 1303 	umull	r1, r3, r1, r3
   82b7e:	085b      	lsrs	r3, r3, #1
   82b80:	6013      	str	r3, [r2, #0]
   82b82:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82b84:	4b04      	ldr	r3, [pc, #16]	; (82b98 <SystemCoreClockUpdate+0xfc>)
   82b86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82b88:	4905      	ldr	r1, [pc, #20]	; (82ba0 <SystemCoreClockUpdate+0x104>)
   82b8a:	f3c2 1202 	ubfx	r2, r2, #4, #3
   82b8e:	680b      	ldr	r3, [r1, #0]
   82b90:	40d3      	lsrs	r3, r2
   82b92:	600b      	str	r3, [r1, #0]
   82b94:	4770      	bx	lr
   82b96:	bf00      	nop
   82b98:	400e0600 	.word	0x400e0600
   82b9c:	400e1a10 	.word	0x400e1a10
   82ba0:	2007013c 	.word	0x2007013c
   82ba4:	00b71b00 	.word	0x00b71b00
   82ba8:	003d0900 	.word	0x003d0900
   82bac:	007a1200 	.word	0x007a1200
   82bb0:	0e4e1c00 	.word	0x0e4e1c00
   82bb4:	aaaaaaab 	.word	0xaaaaaaab

00082bb8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82bb8:	4b09      	ldr	r3, [pc, #36]	; (82be0 <_sbrk+0x28>)
   82bba:	681b      	ldr	r3, [r3, #0]
   82bbc:	b913      	cbnz	r3, 82bc4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82bbe:	4a09      	ldr	r2, [pc, #36]	; (82be4 <_sbrk+0x2c>)
   82bc0:	4b07      	ldr	r3, [pc, #28]	; (82be0 <_sbrk+0x28>)
   82bc2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82bc4:	4b06      	ldr	r3, [pc, #24]	; (82be0 <_sbrk+0x28>)
   82bc6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82bc8:	181a      	adds	r2, r3, r0
   82bca:	4907      	ldr	r1, [pc, #28]	; (82be8 <_sbrk+0x30>)
   82bcc:	4291      	cmp	r1, r2
   82bce:	db04      	blt.n	82bda <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82bd0:	4610      	mov	r0, r2
   82bd2:	4a03      	ldr	r2, [pc, #12]	; (82be0 <_sbrk+0x28>)
   82bd4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82bd6:	4618      	mov	r0, r3
   82bd8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82bda:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82bde:	4770      	bx	lr
   82be0:	20078c30 	.word	0x20078c30
   82be4:	2007aca8 	.word	0x2007aca8
   82be8:	20087ffc 	.word	0x20087ffc

00082bec <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82bec:	f04f 30ff 	mov.w	r0, #4294967295
   82bf0:	4770      	bx	lr
   82bf2:	bf00      	nop

00082bf4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82bf4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82bf8:	604b      	str	r3, [r1, #4]

	return 0;
}
   82bfa:	2000      	movs	r0, #0
   82bfc:	4770      	bx	lr
   82bfe:	bf00      	nop

00082c00 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82c00:	2001      	movs	r0, #1
   82c02:	4770      	bx	lr

00082c04 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82c04:	2000      	movs	r0, #0
   82c06:	4770      	bx	lr

00082c08 <main>:
#include "UARTFunctions.h"
#include "UARTTask.h"
#include "PIDTask.h"

int main (void)
{
   82c08:	b500      	push	{lr}
   82c0a:	b085      	sub	sp, #20
	// Board init
	sysclk_init();
   82c0c:	4b24      	ldr	r3, [pc, #144]	; (82ca0 <main+0x98>)
   82c0e:	4798      	blx	r3
	board_init();
   82c10:	4b24      	ldr	r3, [pc, #144]	; (82ca4 <main+0x9c>)
   82c12:	4798      	blx	r3
   82c14:	200b      	movs	r0, #11
   82c16:	4c24      	ldr	r4, [pc, #144]	; (82ca8 <main+0xa0>)
   82c18:	47a0      	blx	r4
   82c1a:	200c      	movs	r0, #12
   82c1c:	47a0      	blx	r4
   82c1e:	200d      	movs	r0, #13
   82c20:	47a0      	blx	r4
   82c22:	200e      	movs	r0, #14
   82c24:	47a0      	blx	r4
	ioport_init();

	delay_init();
	configure_console(); // Initialize UART
   82c26:	4b21      	ldr	r3, [pc, #132]	; (82cac <main+0xa4>)
   82c28:	4798      	blx	r3

	PWMSetup();
   82c2a:	4b21      	ldr	r3, [pc, #132]	; (82cb0 <main+0xa8>)
   82c2c:	4798      	blx	r3
	shieldInit();
   82c2e:	4b21      	ldr	r3, [pc, #132]	; (82cb4 <main+0xac>)
   82c30:	4798      	blx	r3
	ADCSetup();
   82c32:	4b21      	ldr	r3, [pc, #132]	; (82cb8 <main+0xb0>)
   82c34:	4798      	blx	r3
	//testFans(); // Loops fan speed
	//testFilter(); // Loops FIR-filtered sensor values
	//testADC(); // Loops sensor values
	
	//initialize binary semaphore
	vSemaphoreCreateBinary(sem);
   82c36:	2001      	movs	r0, #1
   82c38:	2100      	movs	r1, #0
   82c3a:	2203      	movs	r2, #3
   82c3c:	4b1f      	ldr	r3, [pc, #124]	; (82cbc <main+0xb4>)
   82c3e:	4798      	blx	r3
   82c40:	4b1f      	ldr	r3, [pc, #124]	; (82cc0 <main+0xb8>)
   82c42:	6018      	str	r0, [r3, #0]
   82c44:	b120      	cbz	r0, 82c50 <main+0x48>
   82c46:	2100      	movs	r1, #0
   82c48:	460a      	mov	r2, r1
   82c4a:	460b      	mov	r3, r1
   82c4c:	4c1d      	ldr	r4, [pc, #116]	; (82cc4 <main+0xbc>)
   82c4e:	47a0      	blx	r4
		// The semaphore can now be used.
	}
	
	/* Creating the PID regulation task */
	//	printf("Created PIDRegulationTask\n\r");
	if (xTaskCreate(PIDRegulationTask, (const signed char * const) "PIDRegulation",
   82c50:	2302      	movs	r3, #2
   82c52:	9300      	str	r3, [sp, #0]
   82c54:	2300      	movs	r3, #0
   82c56:	9301      	str	r3, [sp, #4]
   82c58:	9302      	str	r3, [sp, #8]
   82c5a:	9303      	str	r3, [sp, #12]
   82c5c:	481a      	ldr	r0, [pc, #104]	; (82cc8 <main+0xc0>)
   82c5e:	491b      	ldr	r1, [pc, #108]	; (82ccc <main+0xc4>)
   82c60:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c64:	4c1a      	ldr	r4, [pc, #104]	; (82cd0 <main+0xc8>)
   82c66:	47a0      	blx	r4
   82c68:	2801      	cmp	r0, #1
   82c6a:	d002      	beq.n	82c72 <main+0x6a>
	TASK_PIDRegulation_STACK_SIZE, NULL, TASK_PIDRegulation_STACK_PRIORITY, NULL) != pdPASS)
	{
		printf("Failed to create PIDRegulationTask\r\n");
   82c6c:	4819      	ldr	r0, [pc, #100]	; (82cd4 <main+0xcc>)
   82c6e:	4b1a      	ldr	r3, [pc, #104]	; (82cd8 <main+0xd0>)
   82c70:	4798      	blx	r3
	}
	
	/* Creating the serial communication task */
	//	printf("Created SerialComTask\n\r");
	if (xTaskCreate(SerialComTask, (const signed char * const) "SerialComTask",
   82c72:	2301      	movs	r3, #1
   82c74:	9300      	str	r3, [sp, #0]
   82c76:	2300      	movs	r3, #0
   82c78:	9301      	str	r3, [sp, #4]
   82c7a:	9302      	str	r3, [sp, #8]
   82c7c:	9303      	str	r3, [sp, #12]
   82c7e:	4817      	ldr	r0, [pc, #92]	; (82cdc <main+0xd4>)
   82c80:	4917      	ldr	r1, [pc, #92]	; (82ce0 <main+0xd8>)
   82c82:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c86:	4c12      	ldr	r4, [pc, #72]	; (82cd0 <main+0xc8>)
   82c88:	47a0      	blx	r4
   82c8a:	2801      	cmp	r0, #1
   82c8c:	d002      	beq.n	82c94 <main+0x8c>
	TASK_SerialComTask_STACK_SIZE, NULL, TASK_SerialComTask_STACK_PRIORITY, NULL) != pdPASS)
	{
		printf("Failed to create SerialComTask\r\n");
   82c8e:	4815      	ldr	r0, [pc, #84]	; (82ce4 <main+0xdc>)
   82c90:	4b11      	ldr	r3, [pc, #68]	; (82cd8 <main+0xd0>)
   82c92:	4798      	blx	r3
	}
	
	///* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   82c94:	4b14      	ldr	r3, [pc, #80]	; (82ce8 <main+0xe0>)
   82c96:	4798      	blx	r3
	printf("Insufficient RAM\r\n");
   82c98:	4814      	ldr	r0, [pc, #80]	; (82cec <main+0xe4>)
   82c9a:	4b0f      	ldr	r3, [pc, #60]	; (82cd8 <main+0xd0>)
   82c9c:	4798      	blx	r3
	while(1);
   82c9e:	e7fe      	b.n	82c9e <main+0x96>
   82ca0:	000824ed 	.word	0x000824ed
   82ca4:	00082551 	.word	0x00082551
   82ca8:	00082995 	.word	0x00082995
   82cac:	0008087d 	.word	0x0008087d
   82cb0:	00080685 	.word	0x00080685
   82cb4:	00080715 	.word	0x00080715
   82cb8:	00080151 	.word	0x00080151
   82cbc:	000810f1 	.word	0x000810f1
   82cc0:	200709d4 	.word	0x200709d4
   82cc4:	00081149 	.word	0x00081149
   82cc8:	00080605 	.word	0x00080605
   82ccc:	00086c5c 	.word	0x00086c5c
   82cd0:	0008150d 	.word	0x0008150d
   82cd4:	00086c6c 	.word	0x00086c6c
   82cd8:	00083c1d 	.word	0x00083c1d
   82cdc:	00080b8d 	.word	0x00080b8d
   82ce0:	00086c94 	.word	0x00086c94
   82ce4:	00086ca4 	.word	0x00086ca4
   82ce8:	00081711 	.word	0x00081711
   82cec:	00086cc8 	.word	0x00086cc8

00082cf0 <__aeabi_drsub>:
   82cf0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82cf4:	e002      	b.n	82cfc <__adddf3>
   82cf6:	bf00      	nop

00082cf8 <__aeabi_dsub>:
   82cf8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082cfc <__adddf3>:
   82cfc:	b530      	push	{r4, r5, lr}
   82cfe:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82d02:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82d06:	ea94 0f05 	teq	r4, r5
   82d0a:	bf08      	it	eq
   82d0c:	ea90 0f02 	teqeq	r0, r2
   82d10:	bf1f      	itttt	ne
   82d12:	ea54 0c00 	orrsne.w	ip, r4, r0
   82d16:	ea55 0c02 	orrsne.w	ip, r5, r2
   82d1a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82d1e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82d22:	f000 80e2 	beq.w	82eea <__adddf3+0x1ee>
   82d26:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82d2a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82d2e:	bfb8      	it	lt
   82d30:	426d      	neglt	r5, r5
   82d32:	dd0c      	ble.n	82d4e <__adddf3+0x52>
   82d34:	442c      	add	r4, r5
   82d36:	ea80 0202 	eor.w	r2, r0, r2
   82d3a:	ea81 0303 	eor.w	r3, r1, r3
   82d3e:	ea82 0000 	eor.w	r0, r2, r0
   82d42:	ea83 0101 	eor.w	r1, r3, r1
   82d46:	ea80 0202 	eor.w	r2, r0, r2
   82d4a:	ea81 0303 	eor.w	r3, r1, r3
   82d4e:	2d36      	cmp	r5, #54	; 0x36
   82d50:	bf88      	it	hi
   82d52:	bd30      	pophi	{r4, r5, pc}
   82d54:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82d58:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82d5c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82d60:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82d64:	d002      	beq.n	82d6c <__adddf3+0x70>
   82d66:	4240      	negs	r0, r0
   82d68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82d6c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82d70:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82d74:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82d78:	d002      	beq.n	82d80 <__adddf3+0x84>
   82d7a:	4252      	negs	r2, r2
   82d7c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82d80:	ea94 0f05 	teq	r4, r5
   82d84:	f000 80a7 	beq.w	82ed6 <__adddf3+0x1da>
   82d88:	f1a4 0401 	sub.w	r4, r4, #1
   82d8c:	f1d5 0e20 	rsbs	lr, r5, #32
   82d90:	db0d      	blt.n	82dae <__adddf3+0xb2>
   82d92:	fa02 fc0e 	lsl.w	ip, r2, lr
   82d96:	fa22 f205 	lsr.w	r2, r2, r5
   82d9a:	1880      	adds	r0, r0, r2
   82d9c:	f141 0100 	adc.w	r1, r1, #0
   82da0:	fa03 f20e 	lsl.w	r2, r3, lr
   82da4:	1880      	adds	r0, r0, r2
   82da6:	fa43 f305 	asr.w	r3, r3, r5
   82daa:	4159      	adcs	r1, r3
   82dac:	e00e      	b.n	82dcc <__adddf3+0xd0>
   82dae:	f1a5 0520 	sub.w	r5, r5, #32
   82db2:	f10e 0e20 	add.w	lr, lr, #32
   82db6:	2a01      	cmp	r2, #1
   82db8:	fa03 fc0e 	lsl.w	ip, r3, lr
   82dbc:	bf28      	it	cs
   82dbe:	f04c 0c02 	orrcs.w	ip, ip, #2
   82dc2:	fa43 f305 	asr.w	r3, r3, r5
   82dc6:	18c0      	adds	r0, r0, r3
   82dc8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82dcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82dd0:	d507      	bpl.n	82de2 <__adddf3+0xe6>
   82dd2:	f04f 0e00 	mov.w	lr, #0
   82dd6:	f1dc 0c00 	rsbs	ip, ip, #0
   82dda:	eb7e 0000 	sbcs.w	r0, lr, r0
   82dde:	eb6e 0101 	sbc.w	r1, lr, r1
   82de2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82de6:	d31b      	bcc.n	82e20 <__adddf3+0x124>
   82de8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82dec:	d30c      	bcc.n	82e08 <__adddf3+0x10c>
   82dee:	0849      	lsrs	r1, r1, #1
   82df0:	ea5f 0030 	movs.w	r0, r0, rrx
   82df4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82df8:	f104 0401 	add.w	r4, r4, #1
   82dfc:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82e00:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82e04:	f080 809a 	bcs.w	82f3c <__adddf3+0x240>
   82e08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82e0c:	bf08      	it	eq
   82e0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82e12:	f150 0000 	adcs.w	r0, r0, #0
   82e16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82e1a:	ea41 0105 	orr.w	r1, r1, r5
   82e1e:	bd30      	pop	{r4, r5, pc}
   82e20:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82e24:	4140      	adcs	r0, r0
   82e26:	eb41 0101 	adc.w	r1, r1, r1
   82e2a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82e2e:	f1a4 0401 	sub.w	r4, r4, #1
   82e32:	d1e9      	bne.n	82e08 <__adddf3+0x10c>
   82e34:	f091 0f00 	teq	r1, #0
   82e38:	bf04      	itt	eq
   82e3a:	4601      	moveq	r1, r0
   82e3c:	2000      	moveq	r0, #0
   82e3e:	fab1 f381 	clz	r3, r1
   82e42:	bf08      	it	eq
   82e44:	3320      	addeq	r3, #32
   82e46:	f1a3 030b 	sub.w	r3, r3, #11
   82e4a:	f1b3 0220 	subs.w	r2, r3, #32
   82e4e:	da0c      	bge.n	82e6a <__adddf3+0x16e>
   82e50:	320c      	adds	r2, #12
   82e52:	dd08      	ble.n	82e66 <__adddf3+0x16a>
   82e54:	f102 0c14 	add.w	ip, r2, #20
   82e58:	f1c2 020c 	rsb	r2, r2, #12
   82e5c:	fa01 f00c 	lsl.w	r0, r1, ip
   82e60:	fa21 f102 	lsr.w	r1, r1, r2
   82e64:	e00c      	b.n	82e80 <__adddf3+0x184>
   82e66:	f102 0214 	add.w	r2, r2, #20
   82e6a:	bfd8      	it	le
   82e6c:	f1c2 0c20 	rsble	ip, r2, #32
   82e70:	fa01 f102 	lsl.w	r1, r1, r2
   82e74:	fa20 fc0c 	lsr.w	ip, r0, ip
   82e78:	bfdc      	itt	le
   82e7a:	ea41 010c 	orrle.w	r1, r1, ip
   82e7e:	4090      	lslle	r0, r2
   82e80:	1ae4      	subs	r4, r4, r3
   82e82:	bfa2      	ittt	ge
   82e84:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82e88:	4329      	orrge	r1, r5
   82e8a:	bd30      	popge	{r4, r5, pc}
   82e8c:	ea6f 0404 	mvn.w	r4, r4
   82e90:	3c1f      	subs	r4, #31
   82e92:	da1c      	bge.n	82ece <__adddf3+0x1d2>
   82e94:	340c      	adds	r4, #12
   82e96:	dc0e      	bgt.n	82eb6 <__adddf3+0x1ba>
   82e98:	f104 0414 	add.w	r4, r4, #20
   82e9c:	f1c4 0220 	rsb	r2, r4, #32
   82ea0:	fa20 f004 	lsr.w	r0, r0, r4
   82ea4:	fa01 f302 	lsl.w	r3, r1, r2
   82ea8:	ea40 0003 	orr.w	r0, r0, r3
   82eac:	fa21 f304 	lsr.w	r3, r1, r4
   82eb0:	ea45 0103 	orr.w	r1, r5, r3
   82eb4:	bd30      	pop	{r4, r5, pc}
   82eb6:	f1c4 040c 	rsb	r4, r4, #12
   82eba:	f1c4 0220 	rsb	r2, r4, #32
   82ebe:	fa20 f002 	lsr.w	r0, r0, r2
   82ec2:	fa01 f304 	lsl.w	r3, r1, r4
   82ec6:	ea40 0003 	orr.w	r0, r0, r3
   82eca:	4629      	mov	r1, r5
   82ecc:	bd30      	pop	{r4, r5, pc}
   82ece:	fa21 f004 	lsr.w	r0, r1, r4
   82ed2:	4629      	mov	r1, r5
   82ed4:	bd30      	pop	{r4, r5, pc}
   82ed6:	f094 0f00 	teq	r4, #0
   82eda:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82ede:	bf06      	itte	eq
   82ee0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82ee4:	3401      	addeq	r4, #1
   82ee6:	3d01      	subne	r5, #1
   82ee8:	e74e      	b.n	82d88 <__adddf3+0x8c>
   82eea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82eee:	bf18      	it	ne
   82ef0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82ef4:	d029      	beq.n	82f4a <__adddf3+0x24e>
   82ef6:	ea94 0f05 	teq	r4, r5
   82efa:	bf08      	it	eq
   82efc:	ea90 0f02 	teqeq	r0, r2
   82f00:	d005      	beq.n	82f0e <__adddf3+0x212>
   82f02:	ea54 0c00 	orrs.w	ip, r4, r0
   82f06:	bf04      	itt	eq
   82f08:	4619      	moveq	r1, r3
   82f0a:	4610      	moveq	r0, r2
   82f0c:	bd30      	pop	{r4, r5, pc}
   82f0e:	ea91 0f03 	teq	r1, r3
   82f12:	bf1e      	ittt	ne
   82f14:	2100      	movne	r1, #0
   82f16:	2000      	movne	r0, #0
   82f18:	bd30      	popne	{r4, r5, pc}
   82f1a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82f1e:	d105      	bne.n	82f2c <__adddf3+0x230>
   82f20:	0040      	lsls	r0, r0, #1
   82f22:	4149      	adcs	r1, r1
   82f24:	bf28      	it	cs
   82f26:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82f2a:	bd30      	pop	{r4, r5, pc}
   82f2c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82f30:	bf3c      	itt	cc
   82f32:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82f36:	bd30      	popcc	{r4, r5, pc}
   82f38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82f3c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82f40:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82f44:	f04f 0000 	mov.w	r0, #0
   82f48:	bd30      	pop	{r4, r5, pc}
   82f4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82f4e:	bf1a      	itte	ne
   82f50:	4619      	movne	r1, r3
   82f52:	4610      	movne	r0, r2
   82f54:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82f58:	bf1c      	itt	ne
   82f5a:	460b      	movne	r3, r1
   82f5c:	4602      	movne	r2, r0
   82f5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82f62:	bf06      	itte	eq
   82f64:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82f68:	ea91 0f03 	teqeq	r1, r3
   82f6c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82f70:	bd30      	pop	{r4, r5, pc}
   82f72:	bf00      	nop

00082f74 <__aeabi_ui2d>:
   82f74:	f090 0f00 	teq	r0, #0
   82f78:	bf04      	itt	eq
   82f7a:	2100      	moveq	r1, #0
   82f7c:	4770      	bxeq	lr
   82f7e:	b530      	push	{r4, r5, lr}
   82f80:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82f84:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82f88:	f04f 0500 	mov.w	r5, #0
   82f8c:	f04f 0100 	mov.w	r1, #0
   82f90:	e750      	b.n	82e34 <__adddf3+0x138>
   82f92:	bf00      	nop

00082f94 <__aeabi_i2d>:
   82f94:	f090 0f00 	teq	r0, #0
   82f98:	bf04      	itt	eq
   82f9a:	2100      	moveq	r1, #0
   82f9c:	4770      	bxeq	lr
   82f9e:	b530      	push	{r4, r5, lr}
   82fa0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82fa4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82fa8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82fac:	bf48      	it	mi
   82fae:	4240      	negmi	r0, r0
   82fb0:	f04f 0100 	mov.w	r1, #0
   82fb4:	e73e      	b.n	82e34 <__adddf3+0x138>
   82fb6:	bf00      	nop

00082fb8 <__aeabi_f2d>:
   82fb8:	0042      	lsls	r2, r0, #1
   82fba:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82fbe:	ea4f 0131 	mov.w	r1, r1, rrx
   82fc2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82fc6:	bf1f      	itttt	ne
   82fc8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82fcc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82fd0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82fd4:	4770      	bxne	lr
   82fd6:	f092 0f00 	teq	r2, #0
   82fda:	bf14      	ite	ne
   82fdc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82fe0:	4770      	bxeq	lr
   82fe2:	b530      	push	{r4, r5, lr}
   82fe4:	f44f 7460 	mov.w	r4, #896	; 0x380
   82fe8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82fec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82ff0:	e720      	b.n	82e34 <__adddf3+0x138>
   82ff2:	bf00      	nop

00082ff4 <__aeabi_ul2d>:
   82ff4:	ea50 0201 	orrs.w	r2, r0, r1
   82ff8:	bf08      	it	eq
   82ffa:	4770      	bxeq	lr
   82ffc:	b530      	push	{r4, r5, lr}
   82ffe:	f04f 0500 	mov.w	r5, #0
   83002:	e00a      	b.n	8301a <__aeabi_l2d+0x16>

00083004 <__aeabi_l2d>:
   83004:	ea50 0201 	orrs.w	r2, r0, r1
   83008:	bf08      	it	eq
   8300a:	4770      	bxeq	lr
   8300c:	b530      	push	{r4, r5, lr}
   8300e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   83012:	d502      	bpl.n	8301a <__aeabi_l2d+0x16>
   83014:	4240      	negs	r0, r0
   83016:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8301a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8301e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83022:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   83026:	f43f aedc 	beq.w	82de2 <__adddf3+0xe6>
   8302a:	f04f 0203 	mov.w	r2, #3
   8302e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83032:	bf18      	it	ne
   83034:	3203      	addne	r2, #3
   83036:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8303a:	bf18      	it	ne
   8303c:	3203      	addne	r2, #3
   8303e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   83042:	f1c2 0320 	rsb	r3, r2, #32
   83046:	fa00 fc03 	lsl.w	ip, r0, r3
   8304a:	fa20 f002 	lsr.w	r0, r0, r2
   8304e:	fa01 fe03 	lsl.w	lr, r1, r3
   83052:	ea40 000e 	orr.w	r0, r0, lr
   83056:	fa21 f102 	lsr.w	r1, r1, r2
   8305a:	4414      	add	r4, r2
   8305c:	e6c1      	b.n	82de2 <__adddf3+0xe6>
   8305e:	bf00      	nop

00083060 <__aeabi_dmul>:
   83060:	b570      	push	{r4, r5, r6, lr}
   83062:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83066:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8306a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8306e:	bf1d      	ittte	ne
   83070:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83074:	ea94 0f0c 	teqne	r4, ip
   83078:	ea95 0f0c 	teqne	r5, ip
   8307c:	f000 f8de 	bleq	8323c <__aeabi_dmul+0x1dc>
   83080:	442c      	add	r4, r5
   83082:	ea81 0603 	eor.w	r6, r1, r3
   83086:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8308a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8308e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   83092:	bf18      	it	ne
   83094:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83098:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8309c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   830a0:	d038      	beq.n	83114 <__aeabi_dmul+0xb4>
   830a2:	fba0 ce02 	umull	ip, lr, r0, r2
   830a6:	f04f 0500 	mov.w	r5, #0
   830aa:	fbe1 e502 	umlal	lr, r5, r1, r2
   830ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   830b2:	fbe0 e503 	umlal	lr, r5, r0, r3
   830b6:	f04f 0600 	mov.w	r6, #0
   830ba:	fbe1 5603 	umlal	r5, r6, r1, r3
   830be:	f09c 0f00 	teq	ip, #0
   830c2:	bf18      	it	ne
   830c4:	f04e 0e01 	orrne.w	lr, lr, #1
   830c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   830cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   830d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   830d4:	d204      	bcs.n	830e0 <__aeabi_dmul+0x80>
   830d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   830da:	416d      	adcs	r5, r5
   830dc:	eb46 0606 	adc.w	r6, r6, r6
   830e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   830e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   830e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   830ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   830f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   830f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   830f8:	bf88      	it	hi
   830fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   830fe:	d81e      	bhi.n	8313e <__aeabi_dmul+0xde>
   83100:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83104:	bf08      	it	eq
   83106:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8310a:	f150 0000 	adcs.w	r0, r0, #0
   8310e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83112:	bd70      	pop	{r4, r5, r6, pc}
   83114:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83118:	ea46 0101 	orr.w	r1, r6, r1
   8311c:	ea40 0002 	orr.w	r0, r0, r2
   83120:	ea81 0103 	eor.w	r1, r1, r3
   83124:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83128:	bfc2      	ittt	gt
   8312a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8312e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83132:	bd70      	popgt	{r4, r5, r6, pc}
   83134:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83138:	f04f 0e00 	mov.w	lr, #0
   8313c:	3c01      	subs	r4, #1
   8313e:	f300 80ab 	bgt.w	83298 <__aeabi_dmul+0x238>
   83142:	f114 0f36 	cmn.w	r4, #54	; 0x36
   83146:	bfde      	ittt	le
   83148:	2000      	movle	r0, #0
   8314a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8314e:	bd70      	pople	{r4, r5, r6, pc}
   83150:	f1c4 0400 	rsb	r4, r4, #0
   83154:	3c20      	subs	r4, #32
   83156:	da35      	bge.n	831c4 <__aeabi_dmul+0x164>
   83158:	340c      	adds	r4, #12
   8315a:	dc1b      	bgt.n	83194 <__aeabi_dmul+0x134>
   8315c:	f104 0414 	add.w	r4, r4, #20
   83160:	f1c4 0520 	rsb	r5, r4, #32
   83164:	fa00 f305 	lsl.w	r3, r0, r5
   83168:	fa20 f004 	lsr.w	r0, r0, r4
   8316c:	fa01 f205 	lsl.w	r2, r1, r5
   83170:	ea40 0002 	orr.w	r0, r0, r2
   83174:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83178:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8317c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83180:	fa21 f604 	lsr.w	r6, r1, r4
   83184:	eb42 0106 	adc.w	r1, r2, r6
   83188:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8318c:	bf08      	it	eq
   8318e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83192:	bd70      	pop	{r4, r5, r6, pc}
   83194:	f1c4 040c 	rsb	r4, r4, #12
   83198:	f1c4 0520 	rsb	r5, r4, #32
   8319c:	fa00 f304 	lsl.w	r3, r0, r4
   831a0:	fa20 f005 	lsr.w	r0, r0, r5
   831a4:	fa01 f204 	lsl.w	r2, r1, r4
   831a8:	ea40 0002 	orr.w	r0, r0, r2
   831ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   831b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   831b4:	f141 0100 	adc.w	r1, r1, #0
   831b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   831bc:	bf08      	it	eq
   831be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   831c2:	bd70      	pop	{r4, r5, r6, pc}
   831c4:	f1c4 0520 	rsb	r5, r4, #32
   831c8:	fa00 f205 	lsl.w	r2, r0, r5
   831cc:	ea4e 0e02 	orr.w	lr, lr, r2
   831d0:	fa20 f304 	lsr.w	r3, r0, r4
   831d4:	fa01 f205 	lsl.w	r2, r1, r5
   831d8:	ea43 0302 	orr.w	r3, r3, r2
   831dc:	fa21 f004 	lsr.w	r0, r1, r4
   831e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   831e4:	fa21 f204 	lsr.w	r2, r1, r4
   831e8:	ea20 0002 	bic.w	r0, r0, r2
   831ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   831f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   831f4:	bf08      	it	eq
   831f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   831fa:	bd70      	pop	{r4, r5, r6, pc}
   831fc:	f094 0f00 	teq	r4, #0
   83200:	d10f      	bne.n	83222 <__aeabi_dmul+0x1c2>
   83202:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83206:	0040      	lsls	r0, r0, #1
   83208:	eb41 0101 	adc.w	r1, r1, r1
   8320c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83210:	bf08      	it	eq
   83212:	3c01      	subeq	r4, #1
   83214:	d0f7      	beq.n	83206 <__aeabi_dmul+0x1a6>
   83216:	ea41 0106 	orr.w	r1, r1, r6
   8321a:	f095 0f00 	teq	r5, #0
   8321e:	bf18      	it	ne
   83220:	4770      	bxne	lr
   83222:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   83226:	0052      	lsls	r2, r2, #1
   83228:	eb43 0303 	adc.w	r3, r3, r3
   8322c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83230:	bf08      	it	eq
   83232:	3d01      	subeq	r5, #1
   83234:	d0f7      	beq.n	83226 <__aeabi_dmul+0x1c6>
   83236:	ea43 0306 	orr.w	r3, r3, r6
   8323a:	4770      	bx	lr
   8323c:	ea94 0f0c 	teq	r4, ip
   83240:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83244:	bf18      	it	ne
   83246:	ea95 0f0c 	teqne	r5, ip
   8324a:	d00c      	beq.n	83266 <__aeabi_dmul+0x206>
   8324c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83250:	bf18      	it	ne
   83252:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83256:	d1d1      	bne.n	831fc <__aeabi_dmul+0x19c>
   83258:	ea81 0103 	eor.w	r1, r1, r3
   8325c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83260:	f04f 0000 	mov.w	r0, #0
   83264:	bd70      	pop	{r4, r5, r6, pc}
   83266:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8326a:	bf06      	itte	eq
   8326c:	4610      	moveq	r0, r2
   8326e:	4619      	moveq	r1, r3
   83270:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83274:	d019      	beq.n	832aa <__aeabi_dmul+0x24a>
   83276:	ea94 0f0c 	teq	r4, ip
   8327a:	d102      	bne.n	83282 <__aeabi_dmul+0x222>
   8327c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83280:	d113      	bne.n	832aa <__aeabi_dmul+0x24a>
   83282:	ea95 0f0c 	teq	r5, ip
   83286:	d105      	bne.n	83294 <__aeabi_dmul+0x234>
   83288:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8328c:	bf1c      	itt	ne
   8328e:	4610      	movne	r0, r2
   83290:	4619      	movne	r1, r3
   83292:	d10a      	bne.n	832aa <__aeabi_dmul+0x24a>
   83294:	ea81 0103 	eor.w	r1, r1, r3
   83298:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8329c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   832a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   832a4:	f04f 0000 	mov.w	r0, #0
   832a8:	bd70      	pop	{r4, r5, r6, pc}
   832aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   832ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   832b2:	bd70      	pop	{r4, r5, r6, pc}

000832b4 <__aeabi_ddiv>:
   832b4:	b570      	push	{r4, r5, r6, lr}
   832b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   832ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   832be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   832c2:	bf1d      	ittte	ne
   832c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   832c8:	ea94 0f0c 	teqne	r4, ip
   832cc:	ea95 0f0c 	teqne	r5, ip
   832d0:	f000 f8a7 	bleq	83422 <__aeabi_ddiv+0x16e>
   832d4:	eba4 0405 	sub.w	r4, r4, r5
   832d8:	ea81 0e03 	eor.w	lr, r1, r3
   832dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   832e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   832e4:	f000 8088 	beq.w	833f8 <__aeabi_ddiv+0x144>
   832e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   832ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   832f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   832f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   832f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   832fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83300:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83304:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83308:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8330c:	429d      	cmp	r5, r3
   8330e:	bf08      	it	eq
   83310:	4296      	cmpeq	r6, r2
   83312:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83316:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8331a:	d202      	bcs.n	83322 <__aeabi_ddiv+0x6e>
   8331c:	085b      	lsrs	r3, r3, #1
   8331e:	ea4f 0232 	mov.w	r2, r2, rrx
   83322:	1ab6      	subs	r6, r6, r2
   83324:	eb65 0503 	sbc.w	r5, r5, r3
   83328:	085b      	lsrs	r3, r3, #1
   8332a:	ea4f 0232 	mov.w	r2, r2, rrx
   8332e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83332:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83336:	ebb6 0e02 	subs.w	lr, r6, r2
   8333a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8333e:	bf22      	ittt	cs
   83340:	1ab6      	subcs	r6, r6, r2
   83342:	4675      	movcs	r5, lr
   83344:	ea40 000c 	orrcs.w	r0, r0, ip
   83348:	085b      	lsrs	r3, r3, #1
   8334a:	ea4f 0232 	mov.w	r2, r2, rrx
   8334e:	ebb6 0e02 	subs.w	lr, r6, r2
   83352:	eb75 0e03 	sbcs.w	lr, r5, r3
   83356:	bf22      	ittt	cs
   83358:	1ab6      	subcs	r6, r6, r2
   8335a:	4675      	movcs	r5, lr
   8335c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83360:	085b      	lsrs	r3, r3, #1
   83362:	ea4f 0232 	mov.w	r2, r2, rrx
   83366:	ebb6 0e02 	subs.w	lr, r6, r2
   8336a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8336e:	bf22      	ittt	cs
   83370:	1ab6      	subcs	r6, r6, r2
   83372:	4675      	movcs	r5, lr
   83374:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83378:	085b      	lsrs	r3, r3, #1
   8337a:	ea4f 0232 	mov.w	r2, r2, rrx
   8337e:	ebb6 0e02 	subs.w	lr, r6, r2
   83382:	eb75 0e03 	sbcs.w	lr, r5, r3
   83386:	bf22      	ittt	cs
   83388:	1ab6      	subcs	r6, r6, r2
   8338a:	4675      	movcs	r5, lr
   8338c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83390:	ea55 0e06 	orrs.w	lr, r5, r6
   83394:	d018      	beq.n	833c8 <__aeabi_ddiv+0x114>
   83396:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8339a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8339e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   833a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   833a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   833aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   833ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   833b2:	d1c0      	bne.n	83336 <__aeabi_ddiv+0x82>
   833b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   833b8:	d10b      	bne.n	833d2 <__aeabi_ddiv+0x11e>
   833ba:	ea41 0100 	orr.w	r1, r1, r0
   833be:	f04f 0000 	mov.w	r0, #0
   833c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   833c6:	e7b6      	b.n	83336 <__aeabi_ddiv+0x82>
   833c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   833cc:	bf04      	itt	eq
   833ce:	4301      	orreq	r1, r0
   833d0:	2000      	moveq	r0, #0
   833d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   833d6:	bf88      	it	hi
   833d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   833dc:	f63f aeaf 	bhi.w	8313e <__aeabi_dmul+0xde>
   833e0:	ebb5 0c03 	subs.w	ip, r5, r3
   833e4:	bf04      	itt	eq
   833e6:	ebb6 0c02 	subseq.w	ip, r6, r2
   833ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   833ee:	f150 0000 	adcs.w	r0, r0, #0
   833f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   833f6:	bd70      	pop	{r4, r5, r6, pc}
   833f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   833fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83400:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83404:	bfc2      	ittt	gt
   83406:	ebd4 050c 	rsbsgt	r5, r4, ip
   8340a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8340e:	bd70      	popgt	{r4, r5, r6, pc}
   83410:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83414:	f04f 0e00 	mov.w	lr, #0
   83418:	3c01      	subs	r4, #1
   8341a:	e690      	b.n	8313e <__aeabi_dmul+0xde>
   8341c:	ea45 0e06 	orr.w	lr, r5, r6
   83420:	e68d      	b.n	8313e <__aeabi_dmul+0xde>
   83422:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83426:	ea94 0f0c 	teq	r4, ip
   8342a:	bf08      	it	eq
   8342c:	ea95 0f0c 	teqeq	r5, ip
   83430:	f43f af3b 	beq.w	832aa <__aeabi_dmul+0x24a>
   83434:	ea94 0f0c 	teq	r4, ip
   83438:	d10a      	bne.n	83450 <__aeabi_ddiv+0x19c>
   8343a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8343e:	f47f af34 	bne.w	832aa <__aeabi_dmul+0x24a>
   83442:	ea95 0f0c 	teq	r5, ip
   83446:	f47f af25 	bne.w	83294 <__aeabi_dmul+0x234>
   8344a:	4610      	mov	r0, r2
   8344c:	4619      	mov	r1, r3
   8344e:	e72c      	b.n	832aa <__aeabi_dmul+0x24a>
   83450:	ea95 0f0c 	teq	r5, ip
   83454:	d106      	bne.n	83464 <__aeabi_ddiv+0x1b0>
   83456:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8345a:	f43f aefd 	beq.w	83258 <__aeabi_dmul+0x1f8>
   8345e:	4610      	mov	r0, r2
   83460:	4619      	mov	r1, r3
   83462:	e722      	b.n	832aa <__aeabi_dmul+0x24a>
   83464:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83468:	bf18      	it	ne
   8346a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8346e:	f47f aec5 	bne.w	831fc <__aeabi_dmul+0x19c>
   83472:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83476:	f47f af0d 	bne.w	83294 <__aeabi_dmul+0x234>
   8347a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8347e:	f47f aeeb 	bne.w	83258 <__aeabi_dmul+0x1f8>
   83482:	e712      	b.n	832aa <__aeabi_dmul+0x24a>

00083484 <__gedf2>:
   83484:	f04f 3cff 	mov.w	ip, #4294967295
   83488:	e006      	b.n	83498 <__cmpdf2+0x4>
   8348a:	bf00      	nop

0008348c <__ledf2>:
   8348c:	f04f 0c01 	mov.w	ip, #1
   83490:	e002      	b.n	83498 <__cmpdf2+0x4>
   83492:	bf00      	nop

00083494 <__cmpdf2>:
   83494:	f04f 0c01 	mov.w	ip, #1
   83498:	f84d cd04 	str.w	ip, [sp, #-4]!
   8349c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   834a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   834a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   834a8:	bf18      	it	ne
   834aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   834ae:	d01b      	beq.n	834e8 <__cmpdf2+0x54>
   834b0:	b001      	add	sp, #4
   834b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   834b6:	bf0c      	ite	eq
   834b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   834bc:	ea91 0f03 	teqne	r1, r3
   834c0:	bf02      	ittt	eq
   834c2:	ea90 0f02 	teqeq	r0, r2
   834c6:	2000      	moveq	r0, #0
   834c8:	4770      	bxeq	lr
   834ca:	f110 0f00 	cmn.w	r0, #0
   834ce:	ea91 0f03 	teq	r1, r3
   834d2:	bf58      	it	pl
   834d4:	4299      	cmppl	r1, r3
   834d6:	bf08      	it	eq
   834d8:	4290      	cmpeq	r0, r2
   834da:	bf2c      	ite	cs
   834dc:	17d8      	asrcs	r0, r3, #31
   834de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   834e2:	f040 0001 	orr.w	r0, r0, #1
   834e6:	4770      	bx	lr
   834e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   834ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   834f0:	d102      	bne.n	834f8 <__cmpdf2+0x64>
   834f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   834f6:	d107      	bne.n	83508 <__cmpdf2+0x74>
   834f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   834fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83500:	d1d6      	bne.n	834b0 <__cmpdf2+0x1c>
   83502:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   83506:	d0d3      	beq.n	834b0 <__cmpdf2+0x1c>
   83508:	f85d 0b04 	ldr.w	r0, [sp], #4
   8350c:	4770      	bx	lr
   8350e:	bf00      	nop

00083510 <__aeabi_cdrcmple>:
   83510:	4684      	mov	ip, r0
   83512:	4610      	mov	r0, r2
   83514:	4662      	mov	r2, ip
   83516:	468c      	mov	ip, r1
   83518:	4619      	mov	r1, r3
   8351a:	4663      	mov	r3, ip
   8351c:	e000      	b.n	83520 <__aeabi_cdcmpeq>
   8351e:	bf00      	nop

00083520 <__aeabi_cdcmpeq>:
   83520:	b501      	push	{r0, lr}
   83522:	f7ff ffb7 	bl	83494 <__cmpdf2>
   83526:	2800      	cmp	r0, #0
   83528:	bf48      	it	mi
   8352a:	f110 0f00 	cmnmi.w	r0, #0
   8352e:	bd01      	pop	{r0, pc}

00083530 <__aeabi_dcmpeq>:
   83530:	f84d ed08 	str.w	lr, [sp, #-8]!
   83534:	f7ff fff4 	bl	83520 <__aeabi_cdcmpeq>
   83538:	bf0c      	ite	eq
   8353a:	2001      	moveq	r0, #1
   8353c:	2000      	movne	r0, #0
   8353e:	f85d fb08 	ldr.w	pc, [sp], #8
   83542:	bf00      	nop

00083544 <__aeabi_dcmplt>:
   83544:	f84d ed08 	str.w	lr, [sp, #-8]!
   83548:	f7ff ffea 	bl	83520 <__aeabi_cdcmpeq>
   8354c:	bf34      	ite	cc
   8354e:	2001      	movcc	r0, #1
   83550:	2000      	movcs	r0, #0
   83552:	f85d fb08 	ldr.w	pc, [sp], #8
   83556:	bf00      	nop

00083558 <__aeabi_dcmple>:
   83558:	f84d ed08 	str.w	lr, [sp, #-8]!
   8355c:	f7ff ffe0 	bl	83520 <__aeabi_cdcmpeq>
   83560:	bf94      	ite	ls
   83562:	2001      	movls	r0, #1
   83564:	2000      	movhi	r0, #0
   83566:	f85d fb08 	ldr.w	pc, [sp], #8
   8356a:	bf00      	nop

0008356c <__aeabi_dcmpge>:
   8356c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83570:	f7ff ffce 	bl	83510 <__aeabi_cdrcmple>
   83574:	bf94      	ite	ls
   83576:	2001      	movls	r0, #1
   83578:	2000      	movhi	r0, #0
   8357a:	f85d fb08 	ldr.w	pc, [sp], #8
   8357e:	bf00      	nop

00083580 <__aeabi_dcmpgt>:
   83580:	f84d ed08 	str.w	lr, [sp, #-8]!
   83584:	f7ff ffc4 	bl	83510 <__aeabi_cdrcmple>
   83588:	bf34      	ite	cc
   8358a:	2001      	movcc	r0, #1
   8358c:	2000      	movcs	r0, #0
   8358e:	f85d fb08 	ldr.w	pc, [sp], #8
   83592:	bf00      	nop

00083594 <__aeabi_d2iz>:
   83594:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83598:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8359c:	d215      	bcs.n	835ca <__aeabi_d2iz+0x36>
   8359e:	d511      	bpl.n	835c4 <__aeabi_d2iz+0x30>
   835a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   835a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   835a8:	d912      	bls.n	835d0 <__aeabi_d2iz+0x3c>
   835aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   835ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   835b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   835b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   835ba:	fa23 f002 	lsr.w	r0, r3, r2
   835be:	bf18      	it	ne
   835c0:	4240      	negne	r0, r0
   835c2:	4770      	bx	lr
   835c4:	f04f 0000 	mov.w	r0, #0
   835c8:	4770      	bx	lr
   835ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   835ce:	d105      	bne.n	835dc <__aeabi_d2iz+0x48>
   835d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   835d4:	bf08      	it	eq
   835d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   835da:	4770      	bx	lr
   835dc:	f04f 0000 	mov.w	r0, #0
   835e0:	4770      	bx	lr
   835e2:	bf00      	nop

000835e4 <__aeabi_frsub>:
   835e4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   835e8:	e002      	b.n	835f0 <__addsf3>
   835ea:	bf00      	nop

000835ec <__aeabi_fsub>:
   835ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000835f0 <__addsf3>:
   835f0:	0042      	lsls	r2, r0, #1
   835f2:	bf1f      	itttt	ne
   835f4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   835f8:	ea92 0f03 	teqne	r2, r3
   835fc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   83600:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83604:	d06a      	beq.n	836dc <__addsf3+0xec>
   83606:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8360a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8360e:	bfc1      	itttt	gt
   83610:	18d2      	addgt	r2, r2, r3
   83612:	4041      	eorgt	r1, r0
   83614:	4048      	eorgt	r0, r1
   83616:	4041      	eorgt	r1, r0
   83618:	bfb8      	it	lt
   8361a:	425b      	neglt	r3, r3
   8361c:	2b19      	cmp	r3, #25
   8361e:	bf88      	it	hi
   83620:	4770      	bxhi	lr
   83622:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83626:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8362a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8362e:	bf18      	it	ne
   83630:	4240      	negne	r0, r0
   83632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83636:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8363a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8363e:	bf18      	it	ne
   83640:	4249      	negne	r1, r1
   83642:	ea92 0f03 	teq	r2, r3
   83646:	d03f      	beq.n	836c8 <__addsf3+0xd8>
   83648:	f1a2 0201 	sub.w	r2, r2, #1
   8364c:	fa41 fc03 	asr.w	ip, r1, r3
   83650:	eb10 000c 	adds.w	r0, r0, ip
   83654:	f1c3 0320 	rsb	r3, r3, #32
   83658:	fa01 f103 	lsl.w	r1, r1, r3
   8365c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   83660:	d502      	bpl.n	83668 <__addsf3+0x78>
   83662:	4249      	negs	r1, r1
   83664:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   83668:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   8366c:	d313      	bcc.n	83696 <__addsf3+0xa6>
   8366e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   83672:	d306      	bcc.n	83682 <__addsf3+0x92>
   83674:	0840      	lsrs	r0, r0, #1
   83676:	ea4f 0131 	mov.w	r1, r1, rrx
   8367a:	f102 0201 	add.w	r2, r2, #1
   8367e:	2afe      	cmp	r2, #254	; 0xfe
   83680:	d251      	bcs.n	83726 <__addsf3+0x136>
   83682:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   83686:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8368a:	bf08      	it	eq
   8368c:	f020 0001 	biceq.w	r0, r0, #1
   83690:	ea40 0003 	orr.w	r0, r0, r3
   83694:	4770      	bx	lr
   83696:	0049      	lsls	r1, r1, #1
   83698:	eb40 0000 	adc.w	r0, r0, r0
   8369c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   836a0:	f1a2 0201 	sub.w	r2, r2, #1
   836a4:	d1ed      	bne.n	83682 <__addsf3+0x92>
   836a6:	fab0 fc80 	clz	ip, r0
   836aa:	f1ac 0c08 	sub.w	ip, ip, #8
   836ae:	ebb2 020c 	subs.w	r2, r2, ip
   836b2:	fa00 f00c 	lsl.w	r0, r0, ip
   836b6:	bfaa      	itet	ge
   836b8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   836bc:	4252      	neglt	r2, r2
   836be:	4318      	orrge	r0, r3
   836c0:	bfbc      	itt	lt
   836c2:	40d0      	lsrlt	r0, r2
   836c4:	4318      	orrlt	r0, r3
   836c6:	4770      	bx	lr
   836c8:	f092 0f00 	teq	r2, #0
   836cc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   836d0:	bf06      	itte	eq
   836d2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   836d6:	3201      	addeq	r2, #1
   836d8:	3b01      	subne	r3, #1
   836da:	e7b5      	b.n	83648 <__addsf3+0x58>
   836dc:	ea4f 0341 	mov.w	r3, r1, lsl #1
   836e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   836e4:	bf18      	it	ne
   836e6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   836ea:	d021      	beq.n	83730 <__addsf3+0x140>
   836ec:	ea92 0f03 	teq	r2, r3
   836f0:	d004      	beq.n	836fc <__addsf3+0x10c>
   836f2:	f092 0f00 	teq	r2, #0
   836f6:	bf08      	it	eq
   836f8:	4608      	moveq	r0, r1
   836fa:	4770      	bx	lr
   836fc:	ea90 0f01 	teq	r0, r1
   83700:	bf1c      	itt	ne
   83702:	2000      	movne	r0, #0
   83704:	4770      	bxne	lr
   83706:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8370a:	d104      	bne.n	83716 <__addsf3+0x126>
   8370c:	0040      	lsls	r0, r0, #1
   8370e:	bf28      	it	cs
   83710:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   83714:	4770      	bx	lr
   83716:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8371a:	bf3c      	itt	cc
   8371c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   83720:	4770      	bxcc	lr
   83722:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   83726:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8372a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8372e:	4770      	bx	lr
   83730:	ea7f 6222 	mvns.w	r2, r2, asr #24
   83734:	bf16      	itet	ne
   83736:	4608      	movne	r0, r1
   83738:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8373c:	4601      	movne	r1, r0
   8373e:	0242      	lsls	r2, r0, #9
   83740:	bf06      	itte	eq
   83742:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   83746:	ea90 0f01 	teqeq	r0, r1
   8374a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8374e:	4770      	bx	lr

00083750 <__aeabi_ui2f>:
   83750:	f04f 0300 	mov.w	r3, #0
   83754:	e004      	b.n	83760 <__aeabi_i2f+0x8>
   83756:	bf00      	nop

00083758 <__aeabi_i2f>:
   83758:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   8375c:	bf48      	it	mi
   8375e:	4240      	negmi	r0, r0
   83760:	ea5f 0c00 	movs.w	ip, r0
   83764:	bf08      	it	eq
   83766:	4770      	bxeq	lr
   83768:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   8376c:	4601      	mov	r1, r0
   8376e:	f04f 0000 	mov.w	r0, #0
   83772:	e01c      	b.n	837ae <__aeabi_l2f+0x2a>

00083774 <__aeabi_ul2f>:
   83774:	ea50 0201 	orrs.w	r2, r0, r1
   83778:	bf08      	it	eq
   8377a:	4770      	bxeq	lr
   8377c:	f04f 0300 	mov.w	r3, #0
   83780:	e00a      	b.n	83798 <__aeabi_l2f+0x14>
   83782:	bf00      	nop

00083784 <__aeabi_l2f>:
   83784:	ea50 0201 	orrs.w	r2, r0, r1
   83788:	bf08      	it	eq
   8378a:	4770      	bxeq	lr
   8378c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   83790:	d502      	bpl.n	83798 <__aeabi_l2f+0x14>
   83792:	4240      	negs	r0, r0
   83794:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83798:	ea5f 0c01 	movs.w	ip, r1
   8379c:	bf02      	ittt	eq
   8379e:	4684      	moveq	ip, r0
   837a0:	4601      	moveq	r1, r0
   837a2:	2000      	moveq	r0, #0
   837a4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   837a8:	bf08      	it	eq
   837aa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   837ae:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   837b2:	fabc f28c 	clz	r2, ip
   837b6:	3a08      	subs	r2, #8
   837b8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   837bc:	db10      	blt.n	837e0 <__aeabi_l2f+0x5c>
   837be:	fa01 fc02 	lsl.w	ip, r1, r2
   837c2:	4463      	add	r3, ip
   837c4:	fa00 fc02 	lsl.w	ip, r0, r2
   837c8:	f1c2 0220 	rsb	r2, r2, #32
   837cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   837d0:	fa20 f202 	lsr.w	r2, r0, r2
   837d4:	eb43 0002 	adc.w	r0, r3, r2
   837d8:	bf08      	it	eq
   837da:	f020 0001 	biceq.w	r0, r0, #1
   837de:	4770      	bx	lr
   837e0:	f102 0220 	add.w	r2, r2, #32
   837e4:	fa01 fc02 	lsl.w	ip, r1, r2
   837e8:	f1c2 0220 	rsb	r2, r2, #32
   837ec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   837f0:	fa21 f202 	lsr.w	r2, r1, r2
   837f4:	eb43 0002 	adc.w	r0, r3, r2
   837f8:	bf08      	it	eq
   837fa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   837fe:	4770      	bx	lr

00083800 <__aeabi_fmul>:
   83800:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83804:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   83808:	bf1e      	ittt	ne
   8380a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8380e:	ea92 0f0c 	teqne	r2, ip
   83812:	ea93 0f0c 	teqne	r3, ip
   83816:	d06f      	beq.n	838f8 <__aeabi_fmul+0xf8>
   83818:	441a      	add	r2, r3
   8381a:	ea80 0c01 	eor.w	ip, r0, r1
   8381e:	0240      	lsls	r0, r0, #9
   83820:	bf18      	it	ne
   83822:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   83826:	d01e      	beq.n	83866 <__aeabi_fmul+0x66>
   83828:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   8382c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   83830:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   83834:	fba0 3101 	umull	r3, r1, r0, r1
   83838:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8383c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   83840:	bf3e      	ittt	cc
   83842:	0049      	lslcc	r1, r1, #1
   83844:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   83848:	005b      	lslcc	r3, r3, #1
   8384a:	ea40 0001 	orr.w	r0, r0, r1
   8384e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   83852:	2afd      	cmp	r2, #253	; 0xfd
   83854:	d81d      	bhi.n	83892 <__aeabi_fmul+0x92>
   83856:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   8385a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8385e:	bf08      	it	eq
   83860:	f020 0001 	biceq.w	r0, r0, #1
   83864:	4770      	bx	lr
   83866:	f090 0f00 	teq	r0, #0
   8386a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8386e:	bf08      	it	eq
   83870:	0249      	lsleq	r1, r1, #9
   83872:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   83876:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   8387a:	3a7f      	subs	r2, #127	; 0x7f
   8387c:	bfc2      	ittt	gt
   8387e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   83882:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   83886:	4770      	bxgt	lr
   83888:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8388c:	f04f 0300 	mov.w	r3, #0
   83890:	3a01      	subs	r2, #1
   83892:	dc5d      	bgt.n	83950 <__aeabi_fmul+0x150>
   83894:	f112 0f19 	cmn.w	r2, #25
   83898:	bfdc      	itt	le
   8389a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8389e:	4770      	bxle	lr
   838a0:	f1c2 0200 	rsb	r2, r2, #0
   838a4:	0041      	lsls	r1, r0, #1
   838a6:	fa21 f102 	lsr.w	r1, r1, r2
   838aa:	f1c2 0220 	rsb	r2, r2, #32
   838ae:	fa00 fc02 	lsl.w	ip, r0, r2
   838b2:	ea5f 0031 	movs.w	r0, r1, rrx
   838b6:	f140 0000 	adc.w	r0, r0, #0
   838ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   838be:	bf08      	it	eq
   838c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   838c4:	4770      	bx	lr
   838c6:	f092 0f00 	teq	r2, #0
   838ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   838ce:	bf02      	ittt	eq
   838d0:	0040      	lsleq	r0, r0, #1
   838d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   838d6:	3a01      	subeq	r2, #1
   838d8:	d0f9      	beq.n	838ce <__aeabi_fmul+0xce>
   838da:	ea40 000c 	orr.w	r0, r0, ip
   838de:	f093 0f00 	teq	r3, #0
   838e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   838e6:	bf02      	ittt	eq
   838e8:	0049      	lsleq	r1, r1, #1
   838ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   838ee:	3b01      	subeq	r3, #1
   838f0:	d0f9      	beq.n	838e6 <__aeabi_fmul+0xe6>
   838f2:	ea41 010c 	orr.w	r1, r1, ip
   838f6:	e78f      	b.n	83818 <__aeabi_fmul+0x18>
   838f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   838fc:	ea92 0f0c 	teq	r2, ip
   83900:	bf18      	it	ne
   83902:	ea93 0f0c 	teqne	r3, ip
   83906:	d00a      	beq.n	8391e <__aeabi_fmul+0x11e>
   83908:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   8390c:	bf18      	it	ne
   8390e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   83912:	d1d8      	bne.n	838c6 <__aeabi_fmul+0xc6>
   83914:	ea80 0001 	eor.w	r0, r0, r1
   83918:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   8391c:	4770      	bx	lr
   8391e:	f090 0f00 	teq	r0, #0
   83922:	bf17      	itett	ne
   83924:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   83928:	4608      	moveq	r0, r1
   8392a:	f091 0f00 	teqne	r1, #0
   8392e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   83932:	d014      	beq.n	8395e <__aeabi_fmul+0x15e>
   83934:	ea92 0f0c 	teq	r2, ip
   83938:	d101      	bne.n	8393e <__aeabi_fmul+0x13e>
   8393a:	0242      	lsls	r2, r0, #9
   8393c:	d10f      	bne.n	8395e <__aeabi_fmul+0x15e>
   8393e:	ea93 0f0c 	teq	r3, ip
   83942:	d103      	bne.n	8394c <__aeabi_fmul+0x14c>
   83944:	024b      	lsls	r3, r1, #9
   83946:	bf18      	it	ne
   83948:	4608      	movne	r0, r1
   8394a:	d108      	bne.n	8395e <__aeabi_fmul+0x15e>
   8394c:	ea80 0001 	eor.w	r0, r0, r1
   83950:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   83954:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   83958:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8395c:	4770      	bx	lr
   8395e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   83962:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   83966:	4770      	bx	lr

00083968 <__aeabi_fdiv>:
   83968:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8396c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   83970:	bf1e      	ittt	ne
   83972:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   83976:	ea92 0f0c 	teqne	r2, ip
   8397a:	ea93 0f0c 	teqne	r3, ip
   8397e:	d069      	beq.n	83a54 <__aeabi_fdiv+0xec>
   83980:	eba2 0203 	sub.w	r2, r2, r3
   83984:	ea80 0c01 	eor.w	ip, r0, r1
   83988:	0249      	lsls	r1, r1, #9
   8398a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8398e:	d037      	beq.n	83a00 <__aeabi_fdiv+0x98>
   83990:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   83994:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   83998:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   8399c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   839a0:	428b      	cmp	r3, r1
   839a2:	bf38      	it	cc
   839a4:	005b      	lslcc	r3, r3, #1
   839a6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   839aa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   839ae:	428b      	cmp	r3, r1
   839b0:	bf24      	itt	cs
   839b2:	1a5b      	subcs	r3, r3, r1
   839b4:	ea40 000c 	orrcs.w	r0, r0, ip
   839b8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   839bc:	bf24      	itt	cs
   839be:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   839c2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   839c6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   839ca:	bf24      	itt	cs
   839cc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   839d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   839d4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   839d8:	bf24      	itt	cs
   839da:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   839de:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   839e2:	011b      	lsls	r3, r3, #4
   839e4:	bf18      	it	ne
   839e6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   839ea:	d1e0      	bne.n	839ae <__aeabi_fdiv+0x46>
   839ec:	2afd      	cmp	r2, #253	; 0xfd
   839ee:	f63f af50 	bhi.w	83892 <__aeabi_fmul+0x92>
   839f2:	428b      	cmp	r3, r1
   839f4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   839f8:	bf08      	it	eq
   839fa:	f020 0001 	biceq.w	r0, r0, #1
   839fe:	4770      	bx	lr
   83a00:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   83a04:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   83a08:	327f      	adds	r2, #127	; 0x7f
   83a0a:	bfc2      	ittt	gt
   83a0c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   83a10:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   83a14:	4770      	bxgt	lr
   83a16:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83a1a:	f04f 0300 	mov.w	r3, #0
   83a1e:	3a01      	subs	r2, #1
   83a20:	e737      	b.n	83892 <__aeabi_fmul+0x92>
   83a22:	f092 0f00 	teq	r2, #0
   83a26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   83a2a:	bf02      	ittt	eq
   83a2c:	0040      	lsleq	r0, r0, #1
   83a2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   83a32:	3a01      	subeq	r2, #1
   83a34:	d0f9      	beq.n	83a2a <__aeabi_fdiv+0xc2>
   83a36:	ea40 000c 	orr.w	r0, r0, ip
   83a3a:	f093 0f00 	teq	r3, #0
   83a3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   83a42:	bf02      	ittt	eq
   83a44:	0049      	lsleq	r1, r1, #1
   83a46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   83a4a:	3b01      	subeq	r3, #1
   83a4c:	d0f9      	beq.n	83a42 <__aeabi_fdiv+0xda>
   83a4e:	ea41 010c 	orr.w	r1, r1, ip
   83a52:	e795      	b.n	83980 <__aeabi_fdiv+0x18>
   83a54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   83a58:	ea92 0f0c 	teq	r2, ip
   83a5c:	d108      	bne.n	83a70 <__aeabi_fdiv+0x108>
   83a5e:	0242      	lsls	r2, r0, #9
   83a60:	f47f af7d 	bne.w	8395e <__aeabi_fmul+0x15e>
   83a64:	ea93 0f0c 	teq	r3, ip
   83a68:	f47f af70 	bne.w	8394c <__aeabi_fmul+0x14c>
   83a6c:	4608      	mov	r0, r1
   83a6e:	e776      	b.n	8395e <__aeabi_fmul+0x15e>
   83a70:	ea93 0f0c 	teq	r3, ip
   83a74:	d104      	bne.n	83a80 <__aeabi_fdiv+0x118>
   83a76:	024b      	lsls	r3, r1, #9
   83a78:	f43f af4c 	beq.w	83914 <__aeabi_fmul+0x114>
   83a7c:	4608      	mov	r0, r1
   83a7e:	e76e      	b.n	8395e <__aeabi_fmul+0x15e>
   83a80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   83a84:	bf18      	it	ne
   83a86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   83a8a:	d1ca      	bne.n	83a22 <__aeabi_fdiv+0xba>
   83a8c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   83a90:	f47f af5c 	bne.w	8394c <__aeabi_fmul+0x14c>
   83a94:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   83a98:	f47f af3c 	bne.w	83914 <__aeabi_fmul+0x114>
   83a9c:	e75f      	b.n	8395e <__aeabi_fmul+0x15e>
   83a9e:	bf00      	nop

00083aa0 <__gesf2>:
   83aa0:	f04f 3cff 	mov.w	ip, #4294967295
   83aa4:	e006      	b.n	83ab4 <__cmpsf2+0x4>
   83aa6:	bf00      	nop

00083aa8 <__lesf2>:
   83aa8:	f04f 0c01 	mov.w	ip, #1
   83aac:	e002      	b.n	83ab4 <__cmpsf2+0x4>
   83aae:	bf00      	nop

00083ab0 <__cmpsf2>:
   83ab0:	f04f 0c01 	mov.w	ip, #1
   83ab4:	f84d cd04 	str.w	ip, [sp, #-4]!
   83ab8:	ea4f 0240 	mov.w	r2, r0, lsl #1
   83abc:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83ac0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83ac4:	bf18      	it	ne
   83ac6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83aca:	d011      	beq.n	83af0 <__cmpsf2+0x40>
   83acc:	b001      	add	sp, #4
   83ace:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   83ad2:	bf18      	it	ne
   83ad4:	ea90 0f01 	teqne	r0, r1
   83ad8:	bf58      	it	pl
   83ada:	ebb2 0003 	subspl.w	r0, r2, r3
   83ade:	bf88      	it	hi
   83ae0:	17c8      	asrhi	r0, r1, #31
   83ae2:	bf38      	it	cc
   83ae4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   83ae8:	bf18      	it	ne
   83aea:	f040 0001 	orrne.w	r0, r0, #1
   83aee:	4770      	bx	lr
   83af0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83af4:	d102      	bne.n	83afc <__cmpsf2+0x4c>
   83af6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   83afa:	d105      	bne.n	83b08 <__cmpsf2+0x58>
   83afc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   83b00:	d1e4      	bne.n	83acc <__cmpsf2+0x1c>
   83b02:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   83b06:	d0e1      	beq.n	83acc <__cmpsf2+0x1c>
   83b08:	f85d 0b04 	ldr.w	r0, [sp], #4
   83b0c:	4770      	bx	lr
   83b0e:	bf00      	nop

00083b10 <__aeabi_cfrcmple>:
   83b10:	4684      	mov	ip, r0
   83b12:	4608      	mov	r0, r1
   83b14:	4661      	mov	r1, ip
   83b16:	e7ff      	b.n	83b18 <__aeabi_cfcmpeq>

00083b18 <__aeabi_cfcmpeq>:
   83b18:	b50f      	push	{r0, r1, r2, r3, lr}
   83b1a:	f7ff ffc9 	bl	83ab0 <__cmpsf2>
   83b1e:	2800      	cmp	r0, #0
   83b20:	bf48      	it	mi
   83b22:	f110 0f00 	cmnmi.w	r0, #0
   83b26:	bd0f      	pop	{r0, r1, r2, r3, pc}

00083b28 <__aeabi_fcmpeq>:
   83b28:	f84d ed08 	str.w	lr, [sp, #-8]!
   83b2c:	f7ff fff4 	bl	83b18 <__aeabi_cfcmpeq>
   83b30:	bf0c      	ite	eq
   83b32:	2001      	moveq	r0, #1
   83b34:	2000      	movne	r0, #0
   83b36:	f85d fb08 	ldr.w	pc, [sp], #8
   83b3a:	bf00      	nop

00083b3c <__aeabi_fcmplt>:
   83b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83b40:	f7ff ffea 	bl	83b18 <__aeabi_cfcmpeq>
   83b44:	bf34      	ite	cc
   83b46:	2001      	movcc	r0, #1
   83b48:	2000      	movcs	r0, #0
   83b4a:	f85d fb08 	ldr.w	pc, [sp], #8
   83b4e:	bf00      	nop

00083b50 <__aeabi_fcmple>:
   83b50:	f84d ed08 	str.w	lr, [sp, #-8]!
   83b54:	f7ff ffe0 	bl	83b18 <__aeabi_cfcmpeq>
   83b58:	bf94      	ite	ls
   83b5a:	2001      	movls	r0, #1
   83b5c:	2000      	movhi	r0, #0
   83b5e:	f85d fb08 	ldr.w	pc, [sp], #8
   83b62:	bf00      	nop

00083b64 <__aeabi_fcmpge>:
   83b64:	f84d ed08 	str.w	lr, [sp, #-8]!
   83b68:	f7ff ffd2 	bl	83b10 <__aeabi_cfrcmple>
   83b6c:	bf94      	ite	ls
   83b6e:	2001      	movls	r0, #1
   83b70:	2000      	movhi	r0, #0
   83b72:	f85d fb08 	ldr.w	pc, [sp], #8
   83b76:	bf00      	nop

00083b78 <__aeabi_fcmpgt>:
   83b78:	f84d ed08 	str.w	lr, [sp, #-8]!
   83b7c:	f7ff ffc8 	bl	83b10 <__aeabi_cfrcmple>
   83b80:	bf34      	ite	cc
   83b82:	2001      	movcc	r0, #1
   83b84:	2000      	movcs	r0, #0
   83b86:	f85d fb08 	ldr.w	pc, [sp], #8
   83b8a:	bf00      	nop

00083b8c <__aeabi_f2uiz>:
   83b8c:	0042      	lsls	r2, r0, #1
   83b8e:	d20e      	bcs.n	83bae <__aeabi_f2uiz+0x22>
   83b90:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   83b94:	d30b      	bcc.n	83bae <__aeabi_f2uiz+0x22>
   83b96:	f04f 039e 	mov.w	r3, #158	; 0x9e
   83b9a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   83b9e:	d409      	bmi.n	83bb4 <__aeabi_f2uiz+0x28>
   83ba0:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83ba4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83ba8:	fa23 f002 	lsr.w	r0, r3, r2
   83bac:	4770      	bx	lr
   83bae:	f04f 0000 	mov.w	r0, #0
   83bb2:	4770      	bx	lr
   83bb4:	f112 0f61 	cmn.w	r2, #97	; 0x61
   83bb8:	d101      	bne.n	83bbe <__aeabi_f2uiz+0x32>
   83bba:	0242      	lsls	r2, r0, #9
   83bbc:	d102      	bne.n	83bc4 <__aeabi_f2uiz+0x38>
   83bbe:	f04f 30ff 	mov.w	r0, #4294967295
   83bc2:	4770      	bx	lr
   83bc4:	f04f 0000 	mov.w	r0, #0
   83bc8:	4770      	bx	lr
   83bca:	bf00      	nop

00083bcc <__libc_init_array>:
   83bcc:	b570      	push	{r4, r5, r6, lr}
   83bce:	4e0f      	ldr	r6, [pc, #60]	; (83c0c <__libc_init_array+0x40>)
   83bd0:	4d0f      	ldr	r5, [pc, #60]	; (83c10 <__libc_init_array+0x44>)
   83bd2:	1b76      	subs	r6, r6, r5
   83bd4:	10b6      	asrs	r6, r6, #2
   83bd6:	bf18      	it	ne
   83bd8:	2400      	movne	r4, #0
   83bda:	d005      	beq.n	83be8 <__libc_init_array+0x1c>
   83bdc:	3401      	adds	r4, #1
   83bde:	f855 3b04 	ldr.w	r3, [r5], #4
   83be2:	4798      	blx	r3
   83be4:	42a6      	cmp	r6, r4
   83be6:	d1f9      	bne.n	83bdc <__libc_init_array+0x10>
   83be8:	4e0a      	ldr	r6, [pc, #40]	; (83c14 <__libc_init_array+0x48>)
   83bea:	4d0b      	ldr	r5, [pc, #44]	; (83c18 <__libc_init_array+0x4c>)
   83bec:	f003 f8a2 	bl	86d34 <_init>
   83bf0:	1b76      	subs	r6, r6, r5
   83bf2:	10b6      	asrs	r6, r6, #2
   83bf4:	bf18      	it	ne
   83bf6:	2400      	movne	r4, #0
   83bf8:	d006      	beq.n	83c08 <__libc_init_array+0x3c>
   83bfa:	3401      	adds	r4, #1
   83bfc:	f855 3b04 	ldr.w	r3, [r5], #4
   83c00:	4798      	blx	r3
   83c02:	42a6      	cmp	r6, r4
   83c04:	d1f9      	bne.n	83bfa <__libc_init_array+0x2e>
   83c06:	bd70      	pop	{r4, r5, r6, pc}
   83c08:	bd70      	pop	{r4, r5, r6, pc}
   83c0a:	bf00      	nop
   83c0c:	00086d40 	.word	0x00086d40
   83c10:	00086d40 	.word	0x00086d40
   83c14:	00086d48 	.word	0x00086d48
   83c18:	00086d40 	.word	0x00086d40

00083c1c <iprintf>:
   83c1c:	b40f      	push	{r0, r1, r2, r3}
   83c1e:	b510      	push	{r4, lr}
   83c20:	4b07      	ldr	r3, [pc, #28]	; (83c40 <iprintf+0x24>)
   83c22:	b082      	sub	sp, #8
   83c24:	ac04      	add	r4, sp, #16
   83c26:	f854 2b04 	ldr.w	r2, [r4], #4
   83c2a:	6818      	ldr	r0, [r3, #0]
   83c2c:	4623      	mov	r3, r4
   83c2e:	6881      	ldr	r1, [r0, #8]
   83c30:	9401      	str	r4, [sp, #4]
   83c32:	f000 f9ed 	bl	84010 <_vfiprintf_r>
   83c36:	b002      	add	sp, #8
   83c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83c3c:	b004      	add	sp, #16
   83c3e:	4770      	bx	lr
   83c40:	20070568 	.word	0x20070568

00083c44 <memcpy>:
   83c44:	4684      	mov	ip, r0
   83c46:	ea41 0300 	orr.w	r3, r1, r0
   83c4a:	f013 0303 	ands.w	r3, r3, #3
   83c4e:	d149      	bne.n	83ce4 <memcpy+0xa0>
   83c50:	3a40      	subs	r2, #64	; 0x40
   83c52:	d323      	bcc.n	83c9c <memcpy+0x58>
   83c54:	680b      	ldr	r3, [r1, #0]
   83c56:	6003      	str	r3, [r0, #0]
   83c58:	684b      	ldr	r3, [r1, #4]
   83c5a:	6043      	str	r3, [r0, #4]
   83c5c:	688b      	ldr	r3, [r1, #8]
   83c5e:	6083      	str	r3, [r0, #8]
   83c60:	68cb      	ldr	r3, [r1, #12]
   83c62:	60c3      	str	r3, [r0, #12]
   83c64:	690b      	ldr	r3, [r1, #16]
   83c66:	6103      	str	r3, [r0, #16]
   83c68:	694b      	ldr	r3, [r1, #20]
   83c6a:	6143      	str	r3, [r0, #20]
   83c6c:	698b      	ldr	r3, [r1, #24]
   83c6e:	6183      	str	r3, [r0, #24]
   83c70:	69cb      	ldr	r3, [r1, #28]
   83c72:	61c3      	str	r3, [r0, #28]
   83c74:	6a0b      	ldr	r3, [r1, #32]
   83c76:	6203      	str	r3, [r0, #32]
   83c78:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83c7a:	6243      	str	r3, [r0, #36]	; 0x24
   83c7c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83c7e:	6283      	str	r3, [r0, #40]	; 0x28
   83c80:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83c82:	62c3      	str	r3, [r0, #44]	; 0x2c
   83c84:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83c86:	6303      	str	r3, [r0, #48]	; 0x30
   83c88:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83c8a:	6343      	str	r3, [r0, #52]	; 0x34
   83c8c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83c8e:	6383      	str	r3, [r0, #56]	; 0x38
   83c90:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83c92:	63c3      	str	r3, [r0, #60]	; 0x3c
   83c94:	3040      	adds	r0, #64	; 0x40
   83c96:	3140      	adds	r1, #64	; 0x40
   83c98:	3a40      	subs	r2, #64	; 0x40
   83c9a:	d2db      	bcs.n	83c54 <memcpy+0x10>
   83c9c:	3230      	adds	r2, #48	; 0x30
   83c9e:	d30b      	bcc.n	83cb8 <memcpy+0x74>
   83ca0:	680b      	ldr	r3, [r1, #0]
   83ca2:	6003      	str	r3, [r0, #0]
   83ca4:	684b      	ldr	r3, [r1, #4]
   83ca6:	6043      	str	r3, [r0, #4]
   83ca8:	688b      	ldr	r3, [r1, #8]
   83caa:	6083      	str	r3, [r0, #8]
   83cac:	68cb      	ldr	r3, [r1, #12]
   83cae:	60c3      	str	r3, [r0, #12]
   83cb0:	3010      	adds	r0, #16
   83cb2:	3110      	adds	r1, #16
   83cb4:	3a10      	subs	r2, #16
   83cb6:	d2f3      	bcs.n	83ca0 <memcpy+0x5c>
   83cb8:	320c      	adds	r2, #12
   83cba:	d305      	bcc.n	83cc8 <memcpy+0x84>
   83cbc:	f851 3b04 	ldr.w	r3, [r1], #4
   83cc0:	f840 3b04 	str.w	r3, [r0], #4
   83cc4:	3a04      	subs	r2, #4
   83cc6:	d2f9      	bcs.n	83cbc <memcpy+0x78>
   83cc8:	3204      	adds	r2, #4
   83cca:	d008      	beq.n	83cde <memcpy+0x9a>
   83ccc:	07d2      	lsls	r2, r2, #31
   83cce:	bf1c      	itt	ne
   83cd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83cd4:	f800 3b01 	strbne.w	r3, [r0], #1
   83cd8:	d301      	bcc.n	83cde <memcpy+0x9a>
   83cda:	880b      	ldrh	r3, [r1, #0]
   83cdc:	8003      	strh	r3, [r0, #0]
   83cde:	4660      	mov	r0, ip
   83ce0:	4770      	bx	lr
   83ce2:	bf00      	nop
   83ce4:	2a08      	cmp	r2, #8
   83ce6:	d313      	bcc.n	83d10 <memcpy+0xcc>
   83ce8:	078b      	lsls	r3, r1, #30
   83cea:	d0b1      	beq.n	83c50 <memcpy+0xc>
   83cec:	f010 0303 	ands.w	r3, r0, #3
   83cf0:	d0ae      	beq.n	83c50 <memcpy+0xc>
   83cf2:	f1c3 0304 	rsb	r3, r3, #4
   83cf6:	1ad2      	subs	r2, r2, r3
   83cf8:	07db      	lsls	r3, r3, #31
   83cfa:	bf1c      	itt	ne
   83cfc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83d00:	f800 3b01 	strbne.w	r3, [r0], #1
   83d04:	d3a4      	bcc.n	83c50 <memcpy+0xc>
   83d06:	f831 3b02 	ldrh.w	r3, [r1], #2
   83d0a:	f820 3b02 	strh.w	r3, [r0], #2
   83d0e:	e79f      	b.n	83c50 <memcpy+0xc>
   83d10:	3a04      	subs	r2, #4
   83d12:	d3d9      	bcc.n	83cc8 <memcpy+0x84>
   83d14:	3a01      	subs	r2, #1
   83d16:	f811 3b01 	ldrb.w	r3, [r1], #1
   83d1a:	f800 3b01 	strb.w	r3, [r0], #1
   83d1e:	d2f9      	bcs.n	83d14 <memcpy+0xd0>
   83d20:	780b      	ldrb	r3, [r1, #0]
   83d22:	7003      	strb	r3, [r0, #0]
   83d24:	784b      	ldrb	r3, [r1, #1]
   83d26:	7043      	strb	r3, [r0, #1]
   83d28:	788b      	ldrb	r3, [r1, #2]
   83d2a:	7083      	strb	r3, [r0, #2]
   83d2c:	4660      	mov	r0, ip
   83d2e:	4770      	bx	lr

00083d30 <memset>:
   83d30:	b470      	push	{r4, r5, r6}
   83d32:	0784      	lsls	r4, r0, #30
   83d34:	d046      	beq.n	83dc4 <memset+0x94>
   83d36:	1e54      	subs	r4, r2, #1
   83d38:	2a00      	cmp	r2, #0
   83d3a:	d041      	beq.n	83dc0 <memset+0x90>
   83d3c:	b2cd      	uxtb	r5, r1
   83d3e:	4603      	mov	r3, r0
   83d40:	e002      	b.n	83d48 <memset+0x18>
   83d42:	1e62      	subs	r2, r4, #1
   83d44:	b3e4      	cbz	r4, 83dc0 <memset+0x90>
   83d46:	4614      	mov	r4, r2
   83d48:	f803 5b01 	strb.w	r5, [r3], #1
   83d4c:	079a      	lsls	r2, r3, #30
   83d4e:	d1f8      	bne.n	83d42 <memset+0x12>
   83d50:	2c03      	cmp	r4, #3
   83d52:	d92e      	bls.n	83db2 <memset+0x82>
   83d54:	b2cd      	uxtb	r5, r1
   83d56:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83d5a:	2c0f      	cmp	r4, #15
   83d5c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83d60:	d919      	bls.n	83d96 <memset+0x66>
   83d62:	4626      	mov	r6, r4
   83d64:	f103 0210 	add.w	r2, r3, #16
   83d68:	3e10      	subs	r6, #16
   83d6a:	2e0f      	cmp	r6, #15
   83d6c:	f842 5c10 	str.w	r5, [r2, #-16]
   83d70:	f842 5c0c 	str.w	r5, [r2, #-12]
   83d74:	f842 5c08 	str.w	r5, [r2, #-8]
   83d78:	f842 5c04 	str.w	r5, [r2, #-4]
   83d7c:	f102 0210 	add.w	r2, r2, #16
   83d80:	d8f2      	bhi.n	83d68 <memset+0x38>
   83d82:	f1a4 0210 	sub.w	r2, r4, #16
   83d86:	f022 020f 	bic.w	r2, r2, #15
   83d8a:	f004 040f 	and.w	r4, r4, #15
   83d8e:	3210      	adds	r2, #16
   83d90:	2c03      	cmp	r4, #3
   83d92:	4413      	add	r3, r2
   83d94:	d90d      	bls.n	83db2 <memset+0x82>
   83d96:	461e      	mov	r6, r3
   83d98:	4622      	mov	r2, r4
   83d9a:	3a04      	subs	r2, #4
   83d9c:	2a03      	cmp	r2, #3
   83d9e:	f846 5b04 	str.w	r5, [r6], #4
   83da2:	d8fa      	bhi.n	83d9a <memset+0x6a>
   83da4:	1f22      	subs	r2, r4, #4
   83da6:	f022 0203 	bic.w	r2, r2, #3
   83daa:	3204      	adds	r2, #4
   83dac:	4413      	add	r3, r2
   83dae:	f004 0403 	and.w	r4, r4, #3
   83db2:	b12c      	cbz	r4, 83dc0 <memset+0x90>
   83db4:	b2c9      	uxtb	r1, r1
   83db6:	441c      	add	r4, r3
   83db8:	f803 1b01 	strb.w	r1, [r3], #1
   83dbc:	42a3      	cmp	r3, r4
   83dbe:	d1fb      	bne.n	83db8 <memset+0x88>
   83dc0:	bc70      	pop	{r4, r5, r6}
   83dc2:	4770      	bx	lr
   83dc4:	4614      	mov	r4, r2
   83dc6:	4603      	mov	r3, r0
   83dc8:	e7c2      	b.n	83d50 <memset+0x20>
   83dca:	bf00      	nop

00083dcc <setbuf>:
   83dcc:	2900      	cmp	r1, #0
   83dce:	bf0c      	ite	eq
   83dd0:	2202      	moveq	r2, #2
   83dd2:	2200      	movne	r2, #0
   83dd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83dd8:	f000 b800 	b.w	83ddc <setvbuf>

00083ddc <setvbuf>:
   83ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83de0:	4d3a      	ldr	r5, [pc, #232]	; (83ecc <setvbuf+0xf0>)
   83de2:	4604      	mov	r4, r0
   83de4:	682e      	ldr	r6, [r5, #0]
   83de6:	4690      	mov	r8, r2
   83de8:	460d      	mov	r5, r1
   83dea:	461f      	mov	r7, r3
   83dec:	b116      	cbz	r6, 83df4 <setvbuf+0x18>
   83dee:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   83df0:	2b00      	cmp	r3, #0
   83df2:	d03c      	beq.n	83e6e <setvbuf+0x92>
   83df4:	f1b8 0f02 	cmp.w	r8, #2
   83df8:	d82f      	bhi.n	83e5a <setvbuf+0x7e>
   83dfa:	2f00      	cmp	r7, #0
   83dfc:	db2d      	blt.n	83e5a <setvbuf+0x7e>
   83dfe:	4621      	mov	r1, r4
   83e00:	4630      	mov	r0, r6
   83e02:	f001 f861 	bl	84ec8 <_fflush_r>
   83e06:	89a1      	ldrh	r1, [r4, #12]
   83e08:	2300      	movs	r3, #0
   83e0a:	6063      	str	r3, [r4, #4]
   83e0c:	61a3      	str	r3, [r4, #24]
   83e0e:	060b      	lsls	r3, r1, #24
   83e10:	d427      	bmi.n	83e62 <setvbuf+0x86>
   83e12:	f021 0183 	bic.w	r1, r1, #131	; 0x83
   83e16:	b289      	uxth	r1, r1
   83e18:	f1b8 0f02 	cmp.w	r8, #2
   83e1c:	81a1      	strh	r1, [r4, #12]
   83e1e:	d02a      	beq.n	83e76 <setvbuf+0x9a>
   83e20:	2d00      	cmp	r5, #0
   83e22:	d036      	beq.n	83e92 <setvbuf+0xb6>
   83e24:	f1b8 0f01 	cmp.w	r8, #1
   83e28:	d011      	beq.n	83e4e <setvbuf+0x72>
   83e2a:	b289      	uxth	r1, r1
   83e2c:	f001 0008 	and.w	r0, r1, #8
   83e30:	4b27      	ldr	r3, [pc, #156]	; (83ed0 <setvbuf+0xf4>)
   83e32:	b280      	uxth	r0, r0
   83e34:	63f3      	str	r3, [r6, #60]	; 0x3c
   83e36:	6025      	str	r5, [r4, #0]
   83e38:	6125      	str	r5, [r4, #16]
   83e3a:	6167      	str	r7, [r4, #20]
   83e3c:	b178      	cbz	r0, 83e5e <setvbuf+0x82>
   83e3e:	f011 0f03 	tst.w	r1, #3
   83e42:	bf18      	it	ne
   83e44:	2700      	movne	r7, #0
   83e46:	2000      	movs	r0, #0
   83e48:	60a7      	str	r7, [r4, #8]
   83e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83e4e:	f041 0101 	orr.w	r1, r1, #1
   83e52:	427b      	negs	r3, r7
   83e54:	81a1      	strh	r1, [r4, #12]
   83e56:	61a3      	str	r3, [r4, #24]
   83e58:	e7e7      	b.n	83e2a <setvbuf+0x4e>
   83e5a:	f04f 30ff 	mov.w	r0, #4294967295
   83e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83e62:	6921      	ldr	r1, [r4, #16]
   83e64:	4630      	mov	r0, r6
   83e66:	f001 f99b 	bl	851a0 <_free_r>
   83e6a:	89a1      	ldrh	r1, [r4, #12]
   83e6c:	e7d1      	b.n	83e12 <setvbuf+0x36>
   83e6e:	4630      	mov	r0, r6
   83e70:	f001 f8be 	bl	84ff0 <__sinit>
   83e74:	e7be      	b.n	83df4 <setvbuf+0x18>
   83e76:	2000      	movs	r0, #0
   83e78:	f104 0343 	add.w	r3, r4, #67	; 0x43
   83e7c:	f041 0102 	orr.w	r1, r1, #2
   83e80:	2500      	movs	r5, #0
   83e82:	2201      	movs	r2, #1
   83e84:	81a1      	strh	r1, [r4, #12]
   83e86:	60a5      	str	r5, [r4, #8]
   83e88:	6023      	str	r3, [r4, #0]
   83e8a:	6123      	str	r3, [r4, #16]
   83e8c:	6162      	str	r2, [r4, #20]
   83e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83e92:	2f00      	cmp	r7, #0
   83e94:	bf08      	it	eq
   83e96:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   83e9a:	4638      	mov	r0, r7
   83e9c:	f001 fc8a 	bl	857b4 <malloc>
   83ea0:	4605      	mov	r5, r0
   83ea2:	b128      	cbz	r0, 83eb0 <setvbuf+0xd4>
   83ea4:	89a1      	ldrh	r1, [r4, #12]
   83ea6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   83eaa:	b289      	uxth	r1, r1
   83eac:	81a1      	strh	r1, [r4, #12]
   83eae:	e7b9      	b.n	83e24 <setvbuf+0x48>
   83eb0:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83eb4:	f001 fc7e 	bl	857b4 <malloc>
   83eb8:	4605      	mov	r5, r0
   83eba:	b918      	cbnz	r0, 83ec4 <setvbuf+0xe8>
   83ebc:	89a1      	ldrh	r1, [r4, #12]
   83ebe:	f04f 30ff 	mov.w	r0, #4294967295
   83ec2:	e7d9      	b.n	83e78 <setvbuf+0x9c>
   83ec4:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83ec8:	e7ec      	b.n	83ea4 <setvbuf+0xc8>
   83eca:	bf00      	nop
   83ecc:	20070568 	.word	0x20070568
   83ed0:	00084ef5 	.word	0x00084ef5

00083ed4 <strlen>:
   83ed4:	f020 0103 	bic.w	r1, r0, #3
   83ed8:	f010 0003 	ands.w	r0, r0, #3
   83edc:	f1c0 0000 	rsb	r0, r0, #0
   83ee0:	f851 3b04 	ldr.w	r3, [r1], #4
   83ee4:	f100 0c04 	add.w	ip, r0, #4
   83ee8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83eec:	f06f 0200 	mvn.w	r2, #0
   83ef0:	bf1c      	itt	ne
   83ef2:	fa22 f20c 	lsrne.w	r2, r2, ip
   83ef6:	4313      	orrne	r3, r2
   83ef8:	f04f 0c01 	mov.w	ip, #1
   83efc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83f00:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83f04:	eba3 020c 	sub.w	r2, r3, ip
   83f08:	ea22 0203 	bic.w	r2, r2, r3
   83f0c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83f10:	bf04      	itt	eq
   83f12:	f851 3b04 	ldreq.w	r3, [r1], #4
   83f16:	3004      	addeq	r0, #4
   83f18:	d0f4      	beq.n	83f04 <strlen+0x30>
   83f1a:	f1c2 0100 	rsb	r1, r2, #0
   83f1e:	ea02 0201 	and.w	r2, r2, r1
   83f22:	fab2 f282 	clz	r2, r2
   83f26:	f1c2 021f 	rsb	r2, r2, #31
   83f2a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   83f2e:	4770      	bx	lr

00083f30 <strncpy>:
   83f30:	ea40 0301 	orr.w	r3, r0, r1
   83f34:	079b      	lsls	r3, r3, #30
   83f36:	b470      	push	{r4, r5, r6}
   83f38:	d12b      	bne.n	83f92 <strncpy+0x62>
   83f3a:	2a03      	cmp	r2, #3
   83f3c:	d929      	bls.n	83f92 <strncpy+0x62>
   83f3e:	460c      	mov	r4, r1
   83f40:	4603      	mov	r3, r0
   83f42:	4621      	mov	r1, r4
   83f44:	f854 6b04 	ldr.w	r6, [r4], #4
   83f48:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   83f4c:	ea25 0506 	bic.w	r5, r5, r6
   83f50:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   83f54:	d105      	bne.n	83f62 <strncpy+0x32>
   83f56:	3a04      	subs	r2, #4
   83f58:	2a03      	cmp	r2, #3
   83f5a:	f843 6b04 	str.w	r6, [r3], #4
   83f5e:	4621      	mov	r1, r4
   83f60:	d8ef      	bhi.n	83f42 <strncpy+0x12>
   83f62:	b1a2      	cbz	r2, 83f8e <strncpy+0x5e>
   83f64:	780c      	ldrb	r4, [r1, #0]
   83f66:	3a01      	subs	r2, #1
   83f68:	701c      	strb	r4, [r3, #0]
   83f6a:	3101      	adds	r1, #1
   83f6c:	3301      	adds	r3, #1
   83f6e:	b13c      	cbz	r4, 83f80 <strncpy+0x50>
   83f70:	b16a      	cbz	r2, 83f8e <strncpy+0x5e>
   83f72:	f811 4b01 	ldrb.w	r4, [r1], #1
   83f76:	3a01      	subs	r2, #1
   83f78:	f803 4b01 	strb.w	r4, [r3], #1
   83f7c:	2c00      	cmp	r4, #0
   83f7e:	d1f7      	bne.n	83f70 <strncpy+0x40>
   83f80:	b12a      	cbz	r2, 83f8e <strncpy+0x5e>
   83f82:	441a      	add	r2, r3
   83f84:	2100      	movs	r1, #0
   83f86:	f803 1b01 	strb.w	r1, [r3], #1
   83f8a:	4293      	cmp	r3, r2
   83f8c:	d1fb      	bne.n	83f86 <strncpy+0x56>
   83f8e:	bc70      	pop	{r4, r5, r6}
   83f90:	4770      	bx	lr
   83f92:	4603      	mov	r3, r0
   83f94:	e7e5      	b.n	83f62 <strncpy+0x32>
   83f96:	bf00      	nop

00083f98 <__sprint_r.part.0>:
   83f98:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83f9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83f9e:	049c      	lsls	r4, r3, #18
   83fa0:	460f      	mov	r7, r1
   83fa2:	4692      	mov	sl, r2
   83fa4:	d52b      	bpl.n	83ffe <__sprint_r.part.0+0x66>
   83fa6:	6893      	ldr	r3, [r2, #8]
   83fa8:	6812      	ldr	r2, [r2, #0]
   83faa:	b333      	cbz	r3, 83ffa <__sprint_r.part.0+0x62>
   83fac:	4680      	mov	r8, r0
   83fae:	f102 0908 	add.w	r9, r2, #8
   83fb2:	e919 0060 	ldmdb	r9, {r5, r6}
   83fb6:	08b6      	lsrs	r6, r6, #2
   83fb8:	d017      	beq.n	83fea <__sprint_r.part.0+0x52>
   83fba:	3d04      	subs	r5, #4
   83fbc:	2400      	movs	r4, #0
   83fbe:	e001      	b.n	83fc4 <__sprint_r.part.0+0x2c>
   83fc0:	42a6      	cmp	r6, r4
   83fc2:	d010      	beq.n	83fe6 <__sprint_r.part.0+0x4e>
   83fc4:	4640      	mov	r0, r8
   83fc6:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83fca:	463a      	mov	r2, r7
   83fcc:	f001 f888 	bl	850e0 <_fputwc_r>
   83fd0:	1c43      	adds	r3, r0, #1
   83fd2:	f104 0401 	add.w	r4, r4, #1
   83fd6:	d1f3      	bne.n	83fc0 <__sprint_r.part.0+0x28>
   83fd8:	2300      	movs	r3, #0
   83fda:	f8ca 3008 	str.w	r3, [sl, #8]
   83fde:	f8ca 3004 	str.w	r3, [sl, #4]
   83fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83fe6:	f8da 3008 	ldr.w	r3, [sl, #8]
   83fea:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   83fee:	f8ca 3008 	str.w	r3, [sl, #8]
   83ff2:	f109 0908 	add.w	r9, r9, #8
   83ff6:	2b00      	cmp	r3, #0
   83ff8:	d1db      	bne.n	83fb2 <__sprint_r.part.0+0x1a>
   83ffa:	2000      	movs	r0, #0
   83ffc:	e7ec      	b.n	83fd8 <__sprint_r.part.0+0x40>
   83ffe:	f001 f9a7 	bl	85350 <__sfvwrite_r>
   84002:	2300      	movs	r3, #0
   84004:	f8ca 3008 	str.w	r3, [sl, #8]
   84008:	f8ca 3004 	str.w	r3, [sl, #4]
   8400c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084010 <_vfiprintf_r>:
   84010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84014:	b0ab      	sub	sp, #172	; 0xac
   84016:	461c      	mov	r4, r3
   84018:	9100      	str	r1, [sp, #0]
   8401a:	4693      	mov	fp, r2
   8401c:	9304      	str	r3, [sp, #16]
   8401e:	9001      	str	r0, [sp, #4]
   84020:	b118      	cbz	r0, 8402a <_vfiprintf_r+0x1a>
   84022:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84024:	2b00      	cmp	r3, #0
   84026:	f000 80e3 	beq.w	841f0 <_vfiprintf_r+0x1e0>
   8402a:	9b00      	ldr	r3, [sp, #0]
   8402c:	8999      	ldrh	r1, [r3, #12]
   8402e:	b28a      	uxth	r2, r1
   84030:	0490      	lsls	r0, r2, #18
   84032:	d408      	bmi.n	84046 <_vfiprintf_r+0x36>
   84034:	4618      	mov	r0, r3
   84036:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   84038:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   8403c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84040:	8182      	strh	r2, [r0, #12]
   84042:	6643      	str	r3, [r0, #100]	; 0x64
   84044:	b292      	uxth	r2, r2
   84046:	0711      	lsls	r1, r2, #28
   84048:	f140 80b2 	bpl.w	841b0 <_vfiprintf_r+0x1a0>
   8404c:	9b00      	ldr	r3, [sp, #0]
   8404e:	691b      	ldr	r3, [r3, #16]
   84050:	2b00      	cmp	r3, #0
   84052:	f000 80ad 	beq.w	841b0 <_vfiprintf_r+0x1a0>
   84056:	f002 021a 	and.w	r2, r2, #26
   8405a:	2a0a      	cmp	r2, #10
   8405c:	f000 80b4 	beq.w	841c8 <_vfiprintf_r+0x1b8>
   84060:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   84064:	4654      	mov	r4, sl
   84066:	2300      	movs	r3, #0
   84068:	9309      	str	r3, [sp, #36]	; 0x24
   8406a:	9302      	str	r3, [sp, #8]
   8406c:	930f      	str	r3, [sp, #60]	; 0x3c
   8406e:	930e      	str	r3, [sp, #56]	; 0x38
   84070:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   84074:	f89b 3000 	ldrb.w	r3, [fp]
   84078:	2b00      	cmp	r3, #0
   8407a:	f000 84a3 	beq.w	849c4 <_vfiprintf_r+0x9b4>
   8407e:	2b25      	cmp	r3, #37	; 0x25
   84080:	f000 84a0 	beq.w	849c4 <_vfiprintf_r+0x9b4>
   84084:	465a      	mov	r2, fp
   84086:	e001      	b.n	8408c <_vfiprintf_r+0x7c>
   84088:	2b25      	cmp	r3, #37	; 0x25
   8408a:	d003      	beq.n	84094 <_vfiprintf_r+0x84>
   8408c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   84090:	2b00      	cmp	r3, #0
   84092:	d1f9      	bne.n	84088 <_vfiprintf_r+0x78>
   84094:	ebcb 0602 	rsb	r6, fp, r2
   84098:	4615      	mov	r5, r2
   8409a:	b196      	cbz	r6, 840c2 <_vfiprintf_r+0xb2>
   8409c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8409e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   840a0:	3301      	adds	r3, #1
   840a2:	4432      	add	r2, r6
   840a4:	2b07      	cmp	r3, #7
   840a6:	f8c4 b000 	str.w	fp, [r4]
   840aa:	6066      	str	r6, [r4, #4]
   840ac:	920f      	str	r2, [sp, #60]	; 0x3c
   840ae:	930e      	str	r3, [sp, #56]	; 0x38
   840b0:	dd79      	ble.n	841a6 <_vfiprintf_r+0x196>
   840b2:	2a00      	cmp	r2, #0
   840b4:	f040 84ad 	bne.w	84a12 <_vfiprintf_r+0xa02>
   840b8:	4654      	mov	r4, sl
   840ba:	9b02      	ldr	r3, [sp, #8]
   840bc:	920e      	str	r2, [sp, #56]	; 0x38
   840be:	4433      	add	r3, r6
   840c0:	9302      	str	r3, [sp, #8]
   840c2:	782b      	ldrb	r3, [r5, #0]
   840c4:	2b00      	cmp	r3, #0
   840c6:	f000 835f 	beq.w	84788 <_vfiprintf_r+0x778>
   840ca:	f04f 0300 	mov.w	r3, #0
   840ce:	2100      	movs	r1, #0
   840d0:	f04f 3cff 	mov.w	ip, #4294967295
   840d4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   840d8:	1c68      	adds	r0, r5, #1
   840da:	786b      	ldrb	r3, [r5, #1]
   840dc:	4688      	mov	r8, r1
   840de:	460d      	mov	r5, r1
   840e0:	4666      	mov	r6, ip
   840e2:	f100 0b01 	add.w	fp, r0, #1
   840e6:	f1a3 0220 	sub.w	r2, r3, #32
   840ea:	2a58      	cmp	r2, #88	; 0x58
   840ec:	f200 82aa 	bhi.w	84644 <_vfiprintf_r+0x634>
   840f0:	e8df f012 	tbh	[pc, r2, lsl #1]
   840f4:	02a8029a 	.word	0x02a8029a
   840f8:	02a202a8 	.word	0x02a202a8
   840fc:	02a802a8 	.word	0x02a802a8
   84100:	02a802a8 	.word	0x02a802a8
   84104:	02a802a8 	.word	0x02a802a8
   84108:	02600254 	.word	0x02600254
   8410c:	010d02a8 	.word	0x010d02a8
   84110:	02a8026c 	.word	0x02a8026c
   84114:	012f0129 	.word	0x012f0129
   84118:	012f012f 	.word	0x012f012f
   8411c:	012f012f 	.word	0x012f012f
   84120:	012f012f 	.word	0x012f012f
   84124:	012f012f 	.word	0x012f012f
   84128:	02a802a8 	.word	0x02a802a8
   8412c:	02a802a8 	.word	0x02a802a8
   84130:	02a802a8 	.word	0x02a802a8
   84134:	02a802a8 	.word	0x02a802a8
   84138:	02a802a8 	.word	0x02a802a8
   8413c:	02a8013d 	.word	0x02a8013d
   84140:	02a802a8 	.word	0x02a802a8
   84144:	02a802a8 	.word	0x02a802a8
   84148:	02a802a8 	.word	0x02a802a8
   8414c:	02a802a8 	.word	0x02a802a8
   84150:	017402a8 	.word	0x017402a8
   84154:	02a802a8 	.word	0x02a802a8
   84158:	02a802a8 	.word	0x02a802a8
   8415c:	018b02a8 	.word	0x018b02a8
   84160:	02a802a8 	.word	0x02a802a8
   84164:	02a801a3 	.word	0x02a801a3
   84168:	02a802a8 	.word	0x02a802a8
   8416c:	02a802a8 	.word	0x02a802a8
   84170:	02a802a8 	.word	0x02a802a8
   84174:	02a802a8 	.word	0x02a802a8
   84178:	01c702a8 	.word	0x01c702a8
   8417c:	02a801da 	.word	0x02a801da
   84180:	02a802a8 	.word	0x02a802a8
   84184:	01da0123 	.word	0x01da0123
   84188:	02a802a8 	.word	0x02a802a8
   8418c:	02a8024b 	.word	0x02a8024b
   84190:	01130288 	.word	0x01130288
   84194:	020701f4 	.word	0x020701f4
   84198:	020d02a8 	.word	0x020d02a8
   8419c:	008102a8 	.word	0x008102a8
   841a0:	02a802a8 	.word	0x02a802a8
   841a4:	0232      	.short	0x0232
   841a6:	3408      	adds	r4, #8
   841a8:	9b02      	ldr	r3, [sp, #8]
   841aa:	4433      	add	r3, r6
   841ac:	9302      	str	r3, [sp, #8]
   841ae:	e788      	b.n	840c2 <_vfiprintf_r+0xb2>
   841b0:	9801      	ldr	r0, [sp, #4]
   841b2:	9900      	ldr	r1, [sp, #0]
   841b4:	f000 fd72 	bl	84c9c <__swsetup_r>
   841b8:	b9a8      	cbnz	r0, 841e6 <_vfiprintf_r+0x1d6>
   841ba:	9b00      	ldr	r3, [sp, #0]
   841bc:	899a      	ldrh	r2, [r3, #12]
   841be:	f002 021a 	and.w	r2, r2, #26
   841c2:	2a0a      	cmp	r2, #10
   841c4:	f47f af4c 	bne.w	84060 <_vfiprintf_r+0x50>
   841c8:	9b00      	ldr	r3, [sp, #0]
   841ca:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
   841ce:	2b00      	cmp	r3, #0
   841d0:	f6ff af46 	blt.w	84060 <_vfiprintf_r+0x50>
   841d4:	9801      	ldr	r0, [sp, #4]
   841d6:	9900      	ldr	r1, [sp, #0]
   841d8:	465a      	mov	r2, fp
   841da:	4623      	mov	r3, r4
   841dc:	f000 fd20 	bl	84c20 <__sbprintf>
   841e0:	b02b      	add	sp, #172	; 0xac
   841e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   841e6:	f04f 30ff 	mov.w	r0, #4294967295
   841ea:	b02b      	add	sp, #172	; 0xac
   841ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   841f0:	f000 fefe 	bl	84ff0 <__sinit>
   841f4:	e719      	b.n	8402a <_vfiprintf_r+0x1a>
   841f6:	f018 0f20 	tst.w	r8, #32
   841fa:	9503      	str	r5, [sp, #12]
   841fc:	46b4      	mov	ip, r6
   841fe:	f000 810c 	beq.w	8441a <_vfiprintf_r+0x40a>
   84202:	9b04      	ldr	r3, [sp, #16]
   84204:	3307      	adds	r3, #7
   84206:	f023 0307 	bic.w	r3, r3, #7
   8420a:	f103 0208 	add.w	r2, r3, #8
   8420e:	e9d3 6700 	ldrd	r6, r7, [r3]
   84212:	9204      	str	r2, [sp, #16]
   84214:	2301      	movs	r3, #1
   84216:	f04f 0200 	mov.w	r2, #0
   8421a:	46e1      	mov	r9, ip
   8421c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   84220:	2500      	movs	r5, #0
   84222:	f1bc 0f00 	cmp.w	ip, #0
   84226:	bfa8      	it	ge
   84228:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   8422c:	ea56 0207 	orrs.w	r2, r6, r7
   84230:	f040 80c4 	bne.w	843bc <_vfiprintf_r+0x3ac>
   84234:	f1bc 0f00 	cmp.w	ip, #0
   84238:	f000 8380 	beq.w	8493c <_vfiprintf_r+0x92c>
   8423c:	2b01      	cmp	r3, #1
   8423e:	f000 80c5 	beq.w	843cc <_vfiprintf_r+0x3bc>
   84242:	2b02      	cmp	r3, #2
   84244:	f000 8386 	beq.w	84954 <_vfiprintf_r+0x944>
   84248:	4651      	mov	r1, sl
   8424a:	08f2      	lsrs	r2, r6, #3
   8424c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   84250:	08f8      	lsrs	r0, r7, #3
   84252:	f006 0307 	and.w	r3, r6, #7
   84256:	4607      	mov	r7, r0
   84258:	4616      	mov	r6, r2
   8425a:	3330      	adds	r3, #48	; 0x30
   8425c:	ea56 0207 	orrs.w	r2, r6, r7
   84260:	f801 3d01 	strb.w	r3, [r1, #-1]!
   84264:	d1f1      	bne.n	8424a <_vfiprintf_r+0x23a>
   84266:	f018 0f01 	tst.w	r8, #1
   8426a:	9107      	str	r1, [sp, #28]
   8426c:	f040 83fa 	bne.w	84a64 <_vfiprintf_r+0xa54>
   84270:	ebc1 090a 	rsb	r9, r1, sl
   84274:	45e1      	cmp	r9, ip
   84276:	464e      	mov	r6, r9
   84278:	bfb8      	it	lt
   8427a:	4666      	movlt	r6, ip
   8427c:	b105      	cbz	r5, 84280 <_vfiprintf_r+0x270>
   8427e:	3601      	adds	r6, #1
   84280:	f018 0302 	ands.w	r3, r8, #2
   84284:	9305      	str	r3, [sp, #20]
   84286:	bf18      	it	ne
   84288:	3602      	addne	r6, #2
   8428a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
   8428e:	9306      	str	r3, [sp, #24]
   84290:	f040 81f9 	bne.w	84686 <_vfiprintf_r+0x676>
   84294:	9b03      	ldr	r3, [sp, #12]
   84296:	1b9d      	subs	r5, r3, r6
   84298:	2d00      	cmp	r5, #0
   8429a:	f340 81f4 	ble.w	84686 <_vfiprintf_r+0x676>
   8429e:	2d10      	cmp	r5, #16
   842a0:	f340 848a 	ble.w	84bb8 <_vfiprintf_r+0xba8>
   842a4:	4620      	mov	r0, r4
   842a6:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   842aa:	4664      	mov	r4, ip
   842ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   842ae:	4fc4      	ldr	r7, [pc, #784]	; (845c0 <_vfiprintf_r+0x5b0>)
   842b0:	2310      	movs	r3, #16
   842b2:	4671      	mov	r1, lr
   842b4:	4684      	mov	ip, r0
   842b6:	e007      	b.n	842c8 <_vfiprintf_r+0x2b8>
   842b8:	f101 0e02 	add.w	lr, r1, #2
   842bc:	4601      	mov	r1, r0
   842be:	f10c 0c08 	add.w	ip, ip, #8
   842c2:	3d10      	subs	r5, #16
   842c4:	2d10      	cmp	r5, #16
   842c6:	dd13      	ble.n	842f0 <_vfiprintf_r+0x2e0>
   842c8:	1c48      	adds	r0, r1, #1
   842ca:	3210      	adds	r2, #16
   842cc:	2807      	cmp	r0, #7
   842ce:	920f      	str	r2, [sp, #60]	; 0x3c
   842d0:	f8cc 7000 	str.w	r7, [ip]
   842d4:	f8cc 3004 	str.w	r3, [ip, #4]
   842d8:	900e      	str	r0, [sp, #56]	; 0x38
   842da:	dded      	ble.n	842b8 <_vfiprintf_r+0x2a8>
   842dc:	2a00      	cmp	r2, #0
   842de:	f040 81c2 	bne.w	84666 <_vfiprintf_r+0x656>
   842e2:	3d10      	subs	r5, #16
   842e4:	2d10      	cmp	r5, #16
   842e6:	4611      	mov	r1, r2
   842e8:	f04f 0e01 	mov.w	lr, #1
   842ec:	46d4      	mov	ip, sl
   842ee:	dceb      	bgt.n	842c8 <_vfiprintf_r+0x2b8>
   842f0:	4663      	mov	r3, ip
   842f2:	4671      	mov	r1, lr
   842f4:	46a4      	mov	ip, r4
   842f6:	461c      	mov	r4, r3
   842f8:	442a      	add	r2, r5
   842fa:	2907      	cmp	r1, #7
   842fc:	920f      	str	r2, [sp, #60]	; 0x3c
   842fe:	6027      	str	r7, [r4, #0]
   84300:	6065      	str	r5, [r4, #4]
   84302:	910e      	str	r1, [sp, #56]	; 0x38
   84304:	f300 8346 	bgt.w	84994 <_vfiprintf_r+0x984>
   84308:	3408      	adds	r4, #8
   8430a:	1c48      	adds	r0, r1, #1
   8430c:	e1be      	b.n	8468c <_vfiprintf_r+0x67c>
   8430e:	4658      	mov	r0, fp
   84310:	f048 0804 	orr.w	r8, r8, #4
   84314:	f89b 3000 	ldrb.w	r3, [fp]
   84318:	e6e3      	b.n	840e2 <_vfiprintf_r+0xd2>
   8431a:	f018 0320 	ands.w	r3, r8, #32
   8431e:	9503      	str	r5, [sp, #12]
   84320:	46b4      	mov	ip, r6
   84322:	d062      	beq.n	843ea <_vfiprintf_r+0x3da>
   84324:	9b04      	ldr	r3, [sp, #16]
   84326:	3307      	adds	r3, #7
   84328:	f023 0307 	bic.w	r3, r3, #7
   8432c:	f103 0208 	add.w	r2, r3, #8
   84330:	e9d3 6700 	ldrd	r6, r7, [r3]
   84334:	9204      	str	r2, [sp, #16]
   84336:	2300      	movs	r3, #0
   84338:	e76d      	b.n	84216 <_vfiprintf_r+0x206>
   8433a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
   8433e:	f89b 3000 	ldrb.w	r3, [fp]
   84342:	4658      	mov	r0, fp
   84344:	e6cd      	b.n	840e2 <_vfiprintf_r+0xd2>
   84346:	f048 0880 	orr.w	r8, r8, #128	; 0x80
   8434a:	f89b 3000 	ldrb.w	r3, [fp]
   8434e:	4658      	mov	r0, fp
   84350:	e6c7      	b.n	840e2 <_vfiprintf_r+0xd2>
   84352:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84356:	2500      	movs	r5, #0
   84358:	f81b 3b01 	ldrb.w	r3, [fp], #1
   8435c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   84360:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84364:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84368:	2a09      	cmp	r2, #9
   8436a:	d9f5      	bls.n	84358 <_vfiprintf_r+0x348>
   8436c:	e6bb      	b.n	840e6 <_vfiprintf_r+0xd6>
   8436e:	f048 0810 	orr.w	r8, r8, #16
   84372:	f018 0f20 	tst.w	r8, #32
   84376:	9503      	str	r5, [sp, #12]
   84378:	46b4      	mov	ip, r6
   8437a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8437e:	f000 809b 	beq.w	844b8 <_vfiprintf_r+0x4a8>
   84382:	9904      	ldr	r1, [sp, #16]
   84384:	3107      	adds	r1, #7
   84386:	f021 0107 	bic.w	r1, r1, #7
   8438a:	e9d1 2300 	ldrd	r2, r3, [r1]
   8438e:	4616      	mov	r6, r2
   84390:	461f      	mov	r7, r3
   84392:	3108      	adds	r1, #8
   84394:	9104      	str	r1, [sp, #16]
   84396:	2a00      	cmp	r2, #0
   84398:	f173 0300 	sbcs.w	r3, r3, #0
   8439c:	f2c0 83a4 	blt.w	84ae8 <_vfiprintf_r+0xad8>
   843a0:	f1bc 0f00 	cmp.w	ip, #0
   843a4:	bfa8      	it	ge
   843a6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   843aa:	ea56 0207 	orrs.w	r2, r6, r7
   843ae:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   843b2:	46e1      	mov	r9, ip
   843b4:	f04f 0301 	mov.w	r3, #1
   843b8:	f43f af3c 	beq.w	84234 <_vfiprintf_r+0x224>
   843bc:	2b01      	cmp	r3, #1
   843be:	f47f af40 	bne.w	84242 <_vfiprintf_r+0x232>
   843c2:	2f00      	cmp	r7, #0
   843c4:	bf08      	it	eq
   843c6:	2e0a      	cmpeq	r6, #10
   843c8:	f080 8332 	bcs.w	84a30 <_vfiprintf_r+0xa20>
   843cc:	ab2a      	add	r3, sp, #168	; 0xa8
   843ce:	3630      	adds	r6, #48	; 0x30
   843d0:	f803 6d41 	strb.w	r6, [r3, #-65]!
   843d4:	ebc3 090a 	rsb	r9, r3, sl
   843d8:	9307      	str	r3, [sp, #28]
   843da:	e74b      	b.n	84274 <_vfiprintf_r+0x264>
   843dc:	f048 0810 	orr.w	r8, r8, #16
   843e0:	f018 0320 	ands.w	r3, r8, #32
   843e4:	9503      	str	r5, [sp, #12]
   843e6:	46b4      	mov	ip, r6
   843e8:	d19c      	bne.n	84324 <_vfiprintf_r+0x314>
   843ea:	f018 0210 	ands.w	r2, r8, #16
   843ee:	f040 82f7 	bne.w	849e0 <_vfiprintf_r+0x9d0>
   843f2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
   843f6:	f000 82f3 	beq.w	849e0 <_vfiprintf_r+0x9d0>
   843fa:	9904      	ldr	r1, [sp, #16]
   843fc:	4613      	mov	r3, r2
   843fe:	460a      	mov	r2, r1
   84400:	3204      	adds	r2, #4
   84402:	880e      	ldrh	r6, [r1, #0]
   84404:	2700      	movs	r7, #0
   84406:	9204      	str	r2, [sp, #16]
   84408:	e705      	b.n	84216 <_vfiprintf_r+0x206>
   8440a:	f048 0810 	orr.w	r8, r8, #16
   8440e:	f018 0f20 	tst.w	r8, #32
   84412:	9503      	str	r5, [sp, #12]
   84414:	46b4      	mov	ip, r6
   84416:	f47f aef4 	bne.w	84202 <_vfiprintf_r+0x1f2>
   8441a:	9a04      	ldr	r2, [sp, #16]
   8441c:	f018 0f10 	tst.w	r8, #16
   84420:	4613      	mov	r3, r2
   84422:	f040 82e4 	bne.w	849ee <_vfiprintf_r+0x9de>
   84426:	f018 0f40 	tst.w	r8, #64	; 0x40
   8442a:	f000 82e0 	beq.w	849ee <_vfiprintf_r+0x9de>
   8442e:	8816      	ldrh	r6, [r2, #0]
   84430:	3204      	adds	r2, #4
   84432:	2700      	movs	r7, #0
   84434:	2301      	movs	r3, #1
   84436:	9204      	str	r2, [sp, #16]
   84438:	e6ed      	b.n	84216 <_vfiprintf_r+0x206>
   8443a:	4a62      	ldr	r2, [pc, #392]	; (845c4 <_vfiprintf_r+0x5b4>)
   8443c:	f018 0f20 	tst.w	r8, #32
   84440:	9503      	str	r5, [sp, #12]
   84442:	46b4      	mov	ip, r6
   84444:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84448:	9209      	str	r2, [sp, #36]	; 0x24
   8444a:	f000 808f 	beq.w	8456c <_vfiprintf_r+0x55c>
   8444e:	9a04      	ldr	r2, [sp, #16]
   84450:	3207      	adds	r2, #7
   84452:	f022 0207 	bic.w	r2, r2, #7
   84456:	f102 0108 	add.w	r1, r2, #8
   8445a:	9104      	str	r1, [sp, #16]
   8445c:	e9d2 6700 	ldrd	r6, r7, [r2]
   84460:	f018 0f01 	tst.w	r8, #1
   84464:	f000 828f 	beq.w	84986 <_vfiprintf_r+0x976>
   84468:	ea56 0207 	orrs.w	r2, r6, r7
   8446c:	f000 828b 	beq.w	84986 <_vfiprintf_r+0x976>
   84470:	2230      	movs	r2, #48	; 0x30
   84472:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   84476:	f048 0802 	orr.w	r8, r8, #2
   8447a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   8447e:	2302      	movs	r3, #2
   84480:	e6c9      	b.n	84216 <_vfiprintf_r+0x206>
   84482:	9a04      	ldr	r2, [sp, #16]
   84484:	2601      	movs	r6, #1
   84486:	6813      	ldr	r3, [r2, #0]
   84488:	f04f 0100 	mov.w	r1, #0
   8448c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   84490:	4613      	mov	r3, r2
   84492:	46b1      	mov	r9, r6
   84494:	3304      	adds	r3, #4
   84496:	9304      	str	r3, [sp, #16]
   84498:	ab10      	add	r3, sp, #64	; 0x40
   8449a:	9503      	str	r5, [sp, #12]
   8449c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   844a0:	9307      	str	r3, [sp, #28]
   844a2:	f04f 0c00 	mov.w	ip, #0
   844a6:	e6eb      	b.n	84280 <_vfiprintf_r+0x270>
   844a8:	f018 0f20 	tst.w	r8, #32
   844ac:	9503      	str	r5, [sp, #12]
   844ae:	46b4      	mov	ip, r6
   844b0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   844b4:	f47f af65 	bne.w	84382 <_vfiprintf_r+0x372>
   844b8:	9a04      	ldr	r2, [sp, #16]
   844ba:	f018 0f10 	tst.w	r8, #16
   844be:	4613      	mov	r3, r2
   844c0:	f040 82a0 	bne.w	84a04 <_vfiprintf_r+0x9f4>
   844c4:	f018 0f40 	tst.w	r8, #64	; 0x40
   844c8:	f000 829c 	beq.w	84a04 <_vfiprintf_r+0x9f4>
   844cc:	f9b2 6000 	ldrsh.w	r6, [r2]
   844d0:	3304      	adds	r3, #4
   844d2:	17f7      	asrs	r7, r6, #31
   844d4:	9304      	str	r3, [sp, #16]
   844d6:	4632      	mov	r2, r6
   844d8:	463b      	mov	r3, r7
   844da:	e75c      	b.n	84396 <_vfiprintf_r+0x386>
   844dc:	9904      	ldr	r1, [sp, #16]
   844de:	2378      	movs	r3, #120	; 0x78
   844e0:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   844e4:	4b38      	ldr	r3, [pc, #224]	; (845c8 <_vfiprintf_r+0x5b8>)
   844e6:	46b4      	mov	ip, r6
   844e8:	2230      	movs	r2, #48	; 0x30
   844ea:	680e      	ldr	r6, [r1, #0]
   844ec:	3104      	adds	r1, #4
   844ee:	9309      	str	r3, [sp, #36]	; 0x24
   844f0:	9503      	str	r5, [sp, #12]
   844f2:	f048 0802 	orr.w	r8, r8, #2
   844f6:	9104      	str	r1, [sp, #16]
   844f8:	2700      	movs	r7, #0
   844fa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   844fe:	2302      	movs	r3, #2
   84500:	e689      	b.n	84216 <_vfiprintf_r+0x206>
   84502:	f048 0820 	orr.w	r8, r8, #32
   84506:	f89b 3000 	ldrb.w	r3, [fp]
   8450a:	4658      	mov	r0, fp
   8450c:	e5e9      	b.n	840e2 <_vfiprintf_r+0xd2>
   8450e:	f04f 0100 	mov.w	r1, #0
   84512:	9a04      	ldr	r2, [sp, #16]
   84514:	9503      	str	r5, [sp, #12]
   84516:	6813      	ldr	r3, [r2, #0]
   84518:	46b4      	mov	ip, r6
   8451a:	9307      	str	r3, [sp, #28]
   8451c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84520:	1d15      	adds	r5, r2, #4
   84522:	2b00      	cmp	r3, #0
   84524:	f000 834e 	beq.w	84bc4 <_vfiprintf_r+0xbb4>
   84528:	2e00      	cmp	r6, #0
   8452a:	f2c0 8329 	blt.w	84b80 <_vfiprintf_r+0xb70>
   8452e:	9e07      	ldr	r6, [sp, #28]
   84530:	4662      	mov	r2, ip
   84532:	4630      	mov	r0, r6
   84534:	2100      	movs	r1, #0
   84536:	f8cd c010 	str.w	ip, [sp, #16]
   8453a:	f001 fbc9 	bl	85cd0 <memchr>
   8453e:	f8dd c010 	ldr.w	ip, [sp, #16]
   84542:	2800      	cmp	r0, #0
   84544:	f000 834e 	beq.w	84be4 <_vfiprintf_r+0xbd4>
   84548:	9504      	str	r5, [sp, #16]
   8454a:	ebc6 0900 	rsb	r9, r6, r0
   8454e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   84552:	f04f 0c00 	mov.w	ip, #0
   84556:	e68d      	b.n	84274 <_vfiprintf_r+0x264>
   84558:	4a1b      	ldr	r2, [pc, #108]	; (845c8 <_vfiprintf_r+0x5b8>)
   8455a:	f018 0f20 	tst.w	r8, #32
   8455e:	9503      	str	r5, [sp, #12]
   84560:	46b4      	mov	ip, r6
   84562:	9209      	str	r2, [sp, #36]	; 0x24
   84564:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84568:	f47f af71 	bne.w	8444e <_vfiprintf_r+0x43e>
   8456c:	9904      	ldr	r1, [sp, #16]
   8456e:	f018 0f10 	tst.w	r8, #16
   84572:	460a      	mov	r2, r1
   84574:	f040 8241 	bne.w	849fa <_vfiprintf_r+0x9ea>
   84578:	f018 0f40 	tst.w	r8, #64	; 0x40
   8457c:	f000 823d 	beq.w	849fa <_vfiprintf_r+0x9ea>
   84580:	3204      	adds	r2, #4
   84582:	880e      	ldrh	r6, [r1, #0]
   84584:	2700      	movs	r7, #0
   84586:	9204      	str	r2, [sp, #16]
   84588:	e76a      	b.n	84460 <_vfiprintf_r+0x450>
   8458a:	f89b 3000 	ldrb.w	r3, [fp]
   8458e:	2b6c      	cmp	r3, #108	; 0x6c
   84590:	f000 82e9 	beq.w	84b66 <_vfiprintf_r+0xb56>
   84594:	f048 0810 	orr.w	r8, r8, #16
   84598:	4658      	mov	r0, fp
   8459a:	e5a2      	b.n	840e2 <_vfiprintf_r+0xd2>
   8459c:	9a04      	ldr	r2, [sp, #16]
   8459e:	4613      	mov	r3, r2
   845a0:	6815      	ldr	r5, [r2, #0]
   845a2:	3304      	adds	r3, #4
   845a4:	2d00      	cmp	r5, #0
   845a6:	f2c0 82e6 	blt.w	84b76 <_vfiprintf_r+0xb66>
   845aa:	9304      	str	r3, [sp, #16]
   845ac:	f89b 3000 	ldrb.w	r3, [fp]
   845b0:	4658      	mov	r0, fp
   845b2:	e596      	b.n	840e2 <_vfiprintf_r+0xd2>
   845b4:	f89b 3000 	ldrb.w	r3, [fp]
   845b8:	4658      	mov	r0, fp
   845ba:	212b      	movs	r1, #43	; 0x2b
   845bc:	e591      	b.n	840e2 <_vfiprintf_r+0xd2>
   845be:	bf00      	nop
   845c0:	00086d24 	.word	0x00086d24
   845c4:	00086cf4 	.word	0x00086cf4
   845c8:	00086d08 	.word	0x00086d08
   845cc:	f89b 3000 	ldrb.w	r3, [fp]
   845d0:	f10b 0001 	add.w	r0, fp, #1
   845d4:	2b2a      	cmp	r3, #42	; 0x2a
   845d6:	f000 830f 	beq.w	84bf8 <_vfiprintf_r+0xbe8>
   845da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   845de:	2a09      	cmp	r2, #9
   845e0:	4683      	mov	fp, r0
   845e2:	f04f 0600 	mov.w	r6, #0
   845e6:	f63f ad7e 	bhi.w	840e6 <_vfiprintf_r+0xd6>
   845ea:	f81b 3b01 	ldrb.w	r3, [fp], #1
   845ee:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   845f2:	eb02 0646 	add.w	r6, r2, r6, lsl #1
   845f6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   845fa:	2a09      	cmp	r2, #9
   845fc:	d9f5      	bls.n	845ea <_vfiprintf_r+0x5da>
   845fe:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
   84602:	e570      	b.n	840e6 <_vfiprintf_r+0xd6>
   84604:	f018 0f20 	tst.w	r8, #32
   84608:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8460c:	f000 8283 	beq.w	84b16 <_vfiprintf_r+0xb06>
   84610:	9a04      	ldr	r2, [sp, #16]
   84612:	4613      	mov	r3, r2
   84614:	3304      	adds	r3, #4
   84616:	9304      	str	r3, [sp, #16]
   84618:	9b02      	ldr	r3, [sp, #8]
   8461a:	6811      	ldr	r1, [r2, #0]
   8461c:	17df      	asrs	r7, r3, #31
   8461e:	461a      	mov	r2, r3
   84620:	463b      	mov	r3, r7
   84622:	e9c1 2300 	strd	r2, r3, [r1]
   84626:	e525      	b.n	84074 <_vfiprintf_r+0x64>
   84628:	4658      	mov	r0, fp
   8462a:	f89b 3000 	ldrb.w	r3, [fp]
   8462e:	2900      	cmp	r1, #0
   84630:	f47f ad57 	bne.w	840e2 <_vfiprintf_r+0xd2>
   84634:	2120      	movs	r1, #32
   84636:	e554      	b.n	840e2 <_vfiprintf_r+0xd2>
   84638:	f048 0801 	orr.w	r8, r8, #1
   8463c:	4658      	mov	r0, fp
   8463e:	f89b 3000 	ldrb.w	r3, [fp]
   84642:	e54e      	b.n	840e2 <_vfiprintf_r+0xd2>
   84644:	9503      	str	r5, [sp, #12]
   84646:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8464a:	2b00      	cmp	r3, #0
   8464c:	f000 809c 	beq.w	84788 <_vfiprintf_r+0x778>
   84650:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   84654:	f04f 0300 	mov.w	r3, #0
   84658:	2601      	movs	r6, #1
   8465a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8465e:	ab10      	add	r3, sp, #64	; 0x40
   84660:	46b1      	mov	r9, r6
   84662:	9307      	str	r3, [sp, #28]
   84664:	e71d      	b.n	844a2 <_vfiprintf_r+0x492>
   84666:	9801      	ldr	r0, [sp, #4]
   84668:	9900      	ldr	r1, [sp, #0]
   8466a:	aa0d      	add	r2, sp, #52	; 0x34
   8466c:	9308      	str	r3, [sp, #32]
   8466e:	f7ff fc93 	bl	83f98 <__sprint_r.part.0>
   84672:	2800      	cmp	r0, #0
   84674:	f040 808f 	bne.w	84796 <_vfiprintf_r+0x786>
   84678:	990e      	ldr	r1, [sp, #56]	; 0x38
   8467a:	46d4      	mov	ip, sl
   8467c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8467e:	f101 0e01 	add.w	lr, r1, #1
   84682:	9b08      	ldr	r3, [sp, #32]
   84684:	e61d      	b.n	842c2 <_vfiprintf_r+0x2b2>
   84686:	990e      	ldr	r1, [sp, #56]	; 0x38
   84688:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8468a:	1c48      	adds	r0, r1, #1
   8468c:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   84690:	b16b      	cbz	r3, 846ae <_vfiprintf_r+0x69e>
   84692:	3201      	adds	r2, #1
   84694:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
   84698:	2101      	movs	r1, #1
   8469a:	2807      	cmp	r0, #7
   8469c:	920f      	str	r2, [sp, #60]	; 0x3c
   8469e:	900e      	str	r0, [sp, #56]	; 0x38
   846a0:	6023      	str	r3, [r4, #0]
   846a2:	6061      	str	r1, [r4, #4]
   846a4:	f300 8134 	bgt.w	84910 <_vfiprintf_r+0x900>
   846a8:	4601      	mov	r1, r0
   846aa:	3408      	adds	r4, #8
   846ac:	3001      	adds	r0, #1
   846ae:	9b05      	ldr	r3, [sp, #20]
   846b0:	b163      	cbz	r3, 846cc <_vfiprintf_r+0x6bc>
   846b2:	3202      	adds	r2, #2
   846b4:	a90c      	add	r1, sp, #48	; 0x30
   846b6:	2302      	movs	r3, #2
   846b8:	2807      	cmp	r0, #7
   846ba:	920f      	str	r2, [sp, #60]	; 0x3c
   846bc:	900e      	str	r0, [sp, #56]	; 0x38
   846be:	e884 000a 	stmia.w	r4, {r1, r3}
   846c2:	f300 8134 	bgt.w	8492e <_vfiprintf_r+0x91e>
   846c6:	4601      	mov	r1, r0
   846c8:	3408      	adds	r4, #8
   846ca:	3001      	adds	r0, #1
   846cc:	9b06      	ldr	r3, [sp, #24]
   846ce:	2b80      	cmp	r3, #128	; 0x80
   846d0:	f000 80d4 	beq.w	8487c <_vfiprintf_r+0x86c>
   846d4:	ebc9 070c 	rsb	r7, r9, ip
   846d8:	2f00      	cmp	r7, #0
   846da:	dd2b      	ble.n	84734 <_vfiprintf_r+0x724>
   846dc:	2f10      	cmp	r7, #16
   846de:	4dab      	ldr	r5, [pc, #684]	; (8498c <_vfiprintf_r+0x97c>)
   846e0:	dd1f      	ble.n	84722 <_vfiprintf_r+0x712>
   846e2:	46a6      	mov	lr, r4
   846e4:	2310      	movs	r3, #16
   846e6:	9c01      	ldr	r4, [sp, #4]
   846e8:	e007      	b.n	846fa <_vfiprintf_r+0x6ea>
   846ea:	f101 0c02 	add.w	ip, r1, #2
   846ee:	4601      	mov	r1, r0
   846f0:	f10e 0e08 	add.w	lr, lr, #8
   846f4:	3f10      	subs	r7, #16
   846f6:	2f10      	cmp	r7, #16
   846f8:	dd11      	ble.n	8471e <_vfiprintf_r+0x70e>
   846fa:	1c48      	adds	r0, r1, #1
   846fc:	3210      	adds	r2, #16
   846fe:	2807      	cmp	r0, #7
   84700:	920f      	str	r2, [sp, #60]	; 0x3c
   84702:	f8ce 5000 	str.w	r5, [lr]
   84706:	f8ce 3004 	str.w	r3, [lr, #4]
   8470a:	900e      	str	r0, [sp, #56]	; 0x38
   8470c:	dded      	ble.n	846ea <_vfiprintf_r+0x6da>
   8470e:	bb6a      	cbnz	r2, 8476c <_vfiprintf_r+0x75c>
   84710:	3f10      	subs	r7, #16
   84712:	2f10      	cmp	r7, #16
   84714:	f04f 0c01 	mov.w	ip, #1
   84718:	4611      	mov	r1, r2
   8471a:	46d6      	mov	lr, sl
   8471c:	dced      	bgt.n	846fa <_vfiprintf_r+0x6ea>
   8471e:	4674      	mov	r4, lr
   84720:	4660      	mov	r0, ip
   84722:	443a      	add	r2, r7
   84724:	2807      	cmp	r0, #7
   84726:	920f      	str	r2, [sp, #60]	; 0x3c
   84728:	e884 00a0 	stmia.w	r4, {r5, r7}
   8472c:	900e      	str	r0, [sp, #56]	; 0x38
   8472e:	dc3b      	bgt.n	847a8 <_vfiprintf_r+0x798>
   84730:	3408      	adds	r4, #8
   84732:	3001      	adds	r0, #1
   84734:	eb02 0309 	add.w	r3, r2, r9
   84738:	9a07      	ldr	r2, [sp, #28]
   8473a:	2807      	cmp	r0, #7
   8473c:	930f      	str	r3, [sp, #60]	; 0x3c
   8473e:	e884 0204 	stmia.w	r4, {r2, r9}
   84742:	900e      	str	r0, [sp, #56]	; 0x38
   84744:	dd3d      	ble.n	847c2 <_vfiprintf_r+0x7b2>
   84746:	2b00      	cmp	r3, #0
   84748:	f040 813f 	bne.w	849ca <_vfiprintf_r+0x9ba>
   8474c:	f018 0f04 	tst.w	r8, #4
   84750:	930e      	str	r3, [sp, #56]	; 0x38
   84752:	f040 8130 	bne.w	849b6 <_vfiprintf_r+0x9a6>
   84756:	9b02      	ldr	r3, [sp, #8]
   84758:	9a03      	ldr	r2, [sp, #12]
   8475a:	4296      	cmp	r6, r2
   8475c:	bfac      	ite	ge
   8475e:	199b      	addge	r3, r3, r6
   84760:	189b      	addlt	r3, r3, r2
   84762:	9302      	str	r3, [sp, #8]
   84764:	2300      	movs	r3, #0
   84766:	930e      	str	r3, [sp, #56]	; 0x38
   84768:	4654      	mov	r4, sl
   8476a:	e483      	b.n	84074 <_vfiprintf_r+0x64>
   8476c:	4620      	mov	r0, r4
   8476e:	9900      	ldr	r1, [sp, #0]
   84770:	aa0d      	add	r2, sp, #52	; 0x34
   84772:	9305      	str	r3, [sp, #20]
   84774:	f7ff fc10 	bl	83f98 <__sprint_r.part.0>
   84778:	b968      	cbnz	r0, 84796 <_vfiprintf_r+0x786>
   8477a:	990e      	ldr	r1, [sp, #56]	; 0x38
   8477c:	46d6      	mov	lr, sl
   8477e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84780:	f101 0c01 	add.w	ip, r1, #1
   84784:	9b05      	ldr	r3, [sp, #20]
   84786:	e7b5      	b.n	846f4 <_vfiprintf_r+0x6e4>
   84788:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8478a:	b123      	cbz	r3, 84796 <_vfiprintf_r+0x786>
   8478c:	9801      	ldr	r0, [sp, #4]
   8478e:	9900      	ldr	r1, [sp, #0]
   84790:	aa0d      	add	r2, sp, #52	; 0x34
   84792:	f7ff fc01 	bl	83f98 <__sprint_r.part.0>
   84796:	9b00      	ldr	r3, [sp, #0]
   84798:	899b      	ldrh	r3, [r3, #12]
   8479a:	065b      	lsls	r3, r3, #25
   8479c:	f53f ad23 	bmi.w	841e6 <_vfiprintf_r+0x1d6>
   847a0:	9802      	ldr	r0, [sp, #8]
   847a2:	b02b      	add	sp, #172	; 0xac
   847a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   847a8:	2a00      	cmp	r2, #0
   847aa:	f040 8190 	bne.w	84ace <_vfiprintf_r+0xabe>
   847ae:	464b      	mov	r3, r9
   847b0:	4654      	mov	r4, sl
   847b2:	9907      	ldr	r1, [sp, #28]
   847b4:	2201      	movs	r2, #1
   847b6:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
   847ba:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   847be:	911a      	str	r1, [sp, #104]	; 0x68
   847c0:	920e      	str	r2, [sp, #56]	; 0x38
   847c2:	f104 0208 	add.w	r2, r4, #8
   847c6:	f018 0f04 	tst.w	r8, #4
   847ca:	d039      	beq.n	84840 <_vfiprintf_r+0x830>
   847cc:	9903      	ldr	r1, [sp, #12]
   847ce:	1b8d      	subs	r5, r1, r6
   847d0:	2d00      	cmp	r5, #0
   847d2:	dd35      	ble.n	84840 <_vfiprintf_r+0x830>
   847d4:	2d10      	cmp	r5, #16
   847d6:	f340 8200 	ble.w	84bda <_vfiprintf_r+0xbca>
   847da:	980e      	ldr	r0, [sp, #56]	; 0x38
   847dc:	4f6c      	ldr	r7, [pc, #432]	; (84990 <_vfiprintf_r+0x980>)
   847de:	2410      	movs	r4, #16
   847e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
   847e4:	f8dd 9000 	ldr.w	r9, [sp]
   847e8:	e006      	b.n	847f8 <_vfiprintf_r+0x7e8>
   847ea:	f100 0e02 	add.w	lr, r0, #2
   847ee:	4608      	mov	r0, r1
   847f0:	3208      	adds	r2, #8
   847f2:	3d10      	subs	r5, #16
   847f4:	2d10      	cmp	r5, #16
   847f6:	dd10      	ble.n	8481a <_vfiprintf_r+0x80a>
   847f8:	1c41      	adds	r1, r0, #1
   847fa:	3310      	adds	r3, #16
   847fc:	2907      	cmp	r1, #7
   847fe:	930f      	str	r3, [sp, #60]	; 0x3c
   84800:	6017      	str	r7, [r2, #0]
   84802:	6054      	str	r4, [r2, #4]
   84804:	910e      	str	r1, [sp, #56]	; 0x38
   84806:	ddf0      	ble.n	847ea <_vfiprintf_r+0x7da>
   84808:	2b00      	cmp	r3, #0
   8480a:	d12a      	bne.n	84862 <_vfiprintf_r+0x852>
   8480c:	3d10      	subs	r5, #16
   8480e:	2d10      	cmp	r5, #16
   84810:	f04f 0e01 	mov.w	lr, #1
   84814:	4618      	mov	r0, r3
   84816:	4652      	mov	r2, sl
   84818:	dcee      	bgt.n	847f8 <_vfiprintf_r+0x7e8>
   8481a:	442b      	add	r3, r5
   8481c:	f1be 0f07 	cmp.w	lr, #7
   84820:	930f      	str	r3, [sp, #60]	; 0x3c
   84822:	6017      	str	r7, [r2, #0]
   84824:	6055      	str	r5, [r2, #4]
   84826:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   8482a:	dd09      	ble.n	84840 <_vfiprintf_r+0x830>
   8482c:	2b00      	cmp	r3, #0
   8482e:	d092      	beq.n	84756 <_vfiprintf_r+0x746>
   84830:	9801      	ldr	r0, [sp, #4]
   84832:	9900      	ldr	r1, [sp, #0]
   84834:	aa0d      	add	r2, sp, #52	; 0x34
   84836:	f7ff fbaf 	bl	83f98 <__sprint_r.part.0>
   8483a:	2800      	cmp	r0, #0
   8483c:	d1ab      	bne.n	84796 <_vfiprintf_r+0x786>
   8483e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84840:	9a02      	ldr	r2, [sp, #8]
   84842:	9903      	ldr	r1, [sp, #12]
   84844:	428e      	cmp	r6, r1
   84846:	bfac      	ite	ge
   84848:	1992      	addge	r2, r2, r6
   8484a:	1852      	addlt	r2, r2, r1
   8484c:	9202      	str	r2, [sp, #8]
   8484e:	2b00      	cmp	r3, #0
   84850:	d088      	beq.n	84764 <_vfiprintf_r+0x754>
   84852:	9801      	ldr	r0, [sp, #4]
   84854:	9900      	ldr	r1, [sp, #0]
   84856:	aa0d      	add	r2, sp, #52	; 0x34
   84858:	f7ff fb9e 	bl	83f98 <__sprint_r.part.0>
   8485c:	2800      	cmp	r0, #0
   8485e:	d081      	beq.n	84764 <_vfiprintf_r+0x754>
   84860:	e799      	b.n	84796 <_vfiprintf_r+0x786>
   84862:	4640      	mov	r0, r8
   84864:	4649      	mov	r1, r9
   84866:	aa0d      	add	r2, sp, #52	; 0x34
   84868:	f7ff fb96 	bl	83f98 <__sprint_r.part.0>
   8486c:	2800      	cmp	r0, #0
   8486e:	d192      	bne.n	84796 <_vfiprintf_r+0x786>
   84870:	980e      	ldr	r0, [sp, #56]	; 0x38
   84872:	4652      	mov	r2, sl
   84874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84876:	f100 0e01 	add.w	lr, r0, #1
   8487a:	e7ba      	b.n	847f2 <_vfiprintf_r+0x7e2>
   8487c:	9b03      	ldr	r3, [sp, #12]
   8487e:	1b9f      	subs	r7, r3, r6
   84880:	2f00      	cmp	r7, #0
   84882:	f77f af27 	ble.w	846d4 <_vfiprintf_r+0x6c4>
   84886:	2f10      	cmp	r7, #16
   84888:	f340 81b3 	ble.w	84bf2 <_vfiprintf_r+0xbe2>
   8488c:	4620      	mov	r0, r4
   8488e:	4d3f      	ldr	r5, [pc, #252]	; (8498c <_vfiprintf_r+0x97c>)
   84890:	4664      	mov	r4, ip
   84892:	2310      	movs	r3, #16
   84894:	4684      	mov	ip, r0
   84896:	e007      	b.n	848a8 <_vfiprintf_r+0x898>
   84898:	f101 0e02 	add.w	lr, r1, #2
   8489c:	4601      	mov	r1, r0
   8489e:	f10c 0c08 	add.w	ip, ip, #8
   848a2:	3f10      	subs	r7, #16
   848a4:	2f10      	cmp	r7, #16
   848a6:	dd11      	ble.n	848cc <_vfiprintf_r+0x8bc>
   848a8:	1c48      	adds	r0, r1, #1
   848aa:	3210      	adds	r2, #16
   848ac:	2807      	cmp	r0, #7
   848ae:	920f      	str	r2, [sp, #60]	; 0x3c
   848b0:	f8cc 5000 	str.w	r5, [ip]
   848b4:	f8cc 3004 	str.w	r3, [ip, #4]
   848b8:	900e      	str	r0, [sp, #56]	; 0x38
   848ba:	dded      	ble.n	84898 <_vfiprintf_r+0x888>
   848bc:	b9c2      	cbnz	r2, 848f0 <_vfiprintf_r+0x8e0>
   848be:	3f10      	subs	r7, #16
   848c0:	2f10      	cmp	r7, #16
   848c2:	f04f 0e01 	mov.w	lr, #1
   848c6:	4611      	mov	r1, r2
   848c8:	46d4      	mov	ip, sl
   848ca:	dced      	bgt.n	848a8 <_vfiprintf_r+0x898>
   848cc:	4663      	mov	r3, ip
   848ce:	46a4      	mov	ip, r4
   848d0:	461c      	mov	r4, r3
   848d2:	443a      	add	r2, r7
   848d4:	f1be 0f07 	cmp.w	lr, #7
   848d8:	920f      	str	r2, [sp, #60]	; 0x3c
   848da:	e884 00a0 	stmia.w	r4, {r5, r7}
   848de:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   848e2:	f300 80ee 	bgt.w	84ac2 <_vfiprintf_r+0xab2>
   848e6:	3408      	adds	r4, #8
   848e8:	f10e 0001 	add.w	r0, lr, #1
   848ec:	4671      	mov	r1, lr
   848ee:	e6f1      	b.n	846d4 <_vfiprintf_r+0x6c4>
   848f0:	9801      	ldr	r0, [sp, #4]
   848f2:	9900      	ldr	r1, [sp, #0]
   848f4:	aa0d      	add	r2, sp, #52	; 0x34
   848f6:	9305      	str	r3, [sp, #20]
   848f8:	f7ff fb4e 	bl	83f98 <__sprint_r.part.0>
   848fc:	2800      	cmp	r0, #0
   848fe:	f47f af4a 	bne.w	84796 <_vfiprintf_r+0x786>
   84902:	990e      	ldr	r1, [sp, #56]	; 0x38
   84904:	46d4      	mov	ip, sl
   84906:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84908:	f101 0e01 	add.w	lr, r1, #1
   8490c:	9b05      	ldr	r3, [sp, #20]
   8490e:	e7c8      	b.n	848a2 <_vfiprintf_r+0x892>
   84910:	2a00      	cmp	r2, #0
   84912:	f040 80c5 	bne.w	84aa0 <_vfiprintf_r+0xa90>
   84916:	9b05      	ldr	r3, [sp, #20]
   84918:	2b00      	cmp	r3, #0
   8491a:	f000 8085 	beq.w	84a28 <_vfiprintf_r+0xa18>
   8491e:	aa0c      	add	r2, sp, #48	; 0x30
   84920:	2302      	movs	r3, #2
   84922:	921a      	str	r2, [sp, #104]	; 0x68
   84924:	4608      	mov	r0, r1
   84926:	931b      	str	r3, [sp, #108]	; 0x6c
   84928:	461a      	mov	r2, r3
   8492a:	4654      	mov	r4, sl
   8492c:	e6cb      	b.n	846c6 <_vfiprintf_r+0x6b6>
   8492e:	2a00      	cmp	r2, #0
   84930:	f040 80a5 	bne.w	84a7e <_vfiprintf_r+0xa6e>
   84934:	2001      	movs	r0, #1
   84936:	4611      	mov	r1, r2
   84938:	4654      	mov	r4, sl
   8493a:	e6c7      	b.n	846cc <_vfiprintf_r+0x6bc>
   8493c:	bb03      	cbnz	r3, 84980 <_vfiprintf_r+0x970>
   8493e:	f018 0f01 	tst.w	r8, #1
   84942:	d01d      	beq.n	84980 <_vfiprintf_r+0x970>
   84944:	ab2a      	add	r3, sp, #168	; 0xa8
   84946:	2230      	movs	r2, #48	; 0x30
   84948:	f803 2d41 	strb.w	r2, [r3, #-65]!
   8494c:	ebc3 090a 	rsb	r9, r3, sl
   84950:	9307      	str	r3, [sp, #28]
   84952:	e48f      	b.n	84274 <_vfiprintf_r+0x264>
   84954:	46d1      	mov	r9, sl
   84956:	9809      	ldr	r0, [sp, #36]	; 0x24
   84958:	0933      	lsrs	r3, r6, #4
   8495a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   8495e:	0939      	lsrs	r1, r7, #4
   84960:	f006 020f 	and.w	r2, r6, #15
   84964:	460f      	mov	r7, r1
   84966:	461e      	mov	r6, r3
   84968:	5c83      	ldrb	r3, [r0, r2]
   8496a:	f809 3d01 	strb.w	r3, [r9, #-1]!
   8496e:	ea56 0307 	orrs.w	r3, r6, r7
   84972:	d1f1      	bne.n	84958 <_vfiprintf_r+0x948>
   84974:	464b      	mov	r3, r9
   84976:	f8cd 901c 	str.w	r9, [sp, #28]
   8497a:	ebc3 090a 	rsb	r9, r3, sl
   8497e:	e479      	b.n	84274 <_vfiprintf_r+0x264>
   84980:	f8cd a01c 	str.w	sl, [sp, #28]
   84984:	e476      	b.n	84274 <_vfiprintf_r+0x264>
   84986:	2302      	movs	r3, #2
   84988:	e445      	b.n	84216 <_vfiprintf_r+0x206>
   8498a:	bf00      	nop
   8498c:	00086ce4 	.word	0x00086ce4
   84990:	00086d24 	.word	0x00086d24
   84994:	2a00      	cmp	r2, #0
   84996:	f040 80d5 	bne.w	84b44 <_vfiprintf_r+0xb34>
   8499a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8499e:	2b00      	cmp	r3, #0
   849a0:	f000 80ac 	beq.w	84afc <_vfiprintf_r+0xaec>
   849a4:	2301      	movs	r3, #1
   849a6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   849aa:	4618      	mov	r0, r3
   849ac:	931b      	str	r3, [sp, #108]	; 0x6c
   849ae:	461a      	mov	r2, r3
   849b0:	911a      	str	r1, [sp, #104]	; 0x68
   849b2:	4654      	mov	r4, sl
   849b4:	e678      	b.n	846a8 <_vfiprintf_r+0x698>
   849b6:	9a03      	ldr	r2, [sp, #12]
   849b8:	1b95      	subs	r5, r2, r6
   849ba:	2d00      	cmp	r5, #0
   849bc:	4652      	mov	r2, sl
   849be:	f73f af09 	bgt.w	847d4 <_vfiprintf_r+0x7c4>
   849c2:	e6c8      	b.n	84756 <_vfiprintf_r+0x746>
   849c4:	465d      	mov	r5, fp
   849c6:	f7ff bb7c 	b.w	840c2 <_vfiprintf_r+0xb2>
   849ca:	9801      	ldr	r0, [sp, #4]
   849cc:	9900      	ldr	r1, [sp, #0]
   849ce:	aa0d      	add	r2, sp, #52	; 0x34
   849d0:	f7ff fae2 	bl	83f98 <__sprint_r.part.0>
   849d4:	2800      	cmp	r0, #0
   849d6:	f47f aede 	bne.w	84796 <_vfiprintf_r+0x786>
   849da:	4652      	mov	r2, sl
   849dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   849de:	e6f2      	b.n	847c6 <_vfiprintf_r+0x7b6>
   849e0:	9904      	ldr	r1, [sp, #16]
   849e2:	2700      	movs	r7, #0
   849e4:	460a      	mov	r2, r1
   849e6:	3204      	adds	r2, #4
   849e8:	680e      	ldr	r6, [r1, #0]
   849ea:	9204      	str	r2, [sp, #16]
   849ec:	e413      	b.n	84216 <_vfiprintf_r+0x206>
   849ee:	3204      	adds	r2, #4
   849f0:	681e      	ldr	r6, [r3, #0]
   849f2:	2700      	movs	r7, #0
   849f4:	2301      	movs	r3, #1
   849f6:	9204      	str	r2, [sp, #16]
   849f8:	e40d      	b.n	84216 <_vfiprintf_r+0x206>
   849fa:	6816      	ldr	r6, [r2, #0]
   849fc:	3204      	adds	r2, #4
   849fe:	9204      	str	r2, [sp, #16]
   84a00:	2700      	movs	r7, #0
   84a02:	e52d      	b.n	84460 <_vfiprintf_r+0x450>
   84a04:	681e      	ldr	r6, [r3, #0]
   84a06:	3304      	adds	r3, #4
   84a08:	17f7      	asrs	r7, r6, #31
   84a0a:	9304      	str	r3, [sp, #16]
   84a0c:	4632      	mov	r2, r6
   84a0e:	463b      	mov	r3, r7
   84a10:	e4c1      	b.n	84396 <_vfiprintf_r+0x386>
   84a12:	9801      	ldr	r0, [sp, #4]
   84a14:	9900      	ldr	r1, [sp, #0]
   84a16:	aa0d      	add	r2, sp, #52	; 0x34
   84a18:	f7ff fabe 	bl	83f98 <__sprint_r.part.0>
   84a1c:	2800      	cmp	r0, #0
   84a1e:	f47f aeba 	bne.w	84796 <_vfiprintf_r+0x786>
   84a22:	4654      	mov	r4, sl
   84a24:	f7ff bbc0 	b.w	841a8 <_vfiprintf_r+0x198>
   84a28:	4608      	mov	r0, r1
   84a2a:	4654      	mov	r4, sl
   84a2c:	4611      	mov	r1, r2
   84a2e:	e64d      	b.n	846cc <_vfiprintf_r+0x6bc>
   84a30:	46d1      	mov	r9, sl
   84a32:	f8cd c014 	str.w	ip, [sp, #20]
   84a36:	4630      	mov	r0, r6
   84a38:	4639      	mov	r1, r7
   84a3a:	220a      	movs	r2, #10
   84a3c:	2300      	movs	r3, #0
   84a3e:	f001 fdd1 	bl	865e4 <__aeabi_uldivmod>
   84a42:	3230      	adds	r2, #48	; 0x30
   84a44:	4630      	mov	r0, r6
   84a46:	4639      	mov	r1, r7
   84a48:	f809 2d01 	strb.w	r2, [r9, #-1]!
   84a4c:	2300      	movs	r3, #0
   84a4e:	220a      	movs	r2, #10
   84a50:	f001 fdc8 	bl	865e4 <__aeabi_uldivmod>
   84a54:	4606      	mov	r6, r0
   84a56:	460f      	mov	r7, r1
   84a58:	ea56 0307 	orrs.w	r3, r6, r7
   84a5c:	d1eb      	bne.n	84a36 <_vfiprintf_r+0xa26>
   84a5e:	f8dd c014 	ldr.w	ip, [sp, #20]
   84a62:	e787      	b.n	84974 <_vfiprintf_r+0x964>
   84a64:	2b30      	cmp	r3, #48	; 0x30
   84a66:	9b07      	ldr	r3, [sp, #28]
   84a68:	d087      	beq.n	8497a <_vfiprintf_r+0x96a>
   84a6a:	3b01      	subs	r3, #1
   84a6c:	461a      	mov	r2, r3
   84a6e:	9307      	str	r3, [sp, #28]
   84a70:	2330      	movs	r3, #48	; 0x30
   84a72:	ebc2 090a 	rsb	r9, r2, sl
   84a76:	f801 3c01 	strb.w	r3, [r1, #-1]
   84a7a:	f7ff bbfb 	b.w	84274 <_vfiprintf_r+0x264>
   84a7e:	9801      	ldr	r0, [sp, #4]
   84a80:	9900      	ldr	r1, [sp, #0]
   84a82:	aa0d      	add	r2, sp, #52	; 0x34
   84a84:	f8cd c014 	str.w	ip, [sp, #20]
   84a88:	f7ff fa86 	bl	83f98 <__sprint_r.part.0>
   84a8c:	2800      	cmp	r0, #0
   84a8e:	f47f ae82 	bne.w	84796 <_vfiprintf_r+0x786>
   84a92:	990e      	ldr	r1, [sp, #56]	; 0x38
   84a94:	4654      	mov	r4, sl
   84a96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84a98:	1c48      	adds	r0, r1, #1
   84a9a:	f8dd c014 	ldr.w	ip, [sp, #20]
   84a9e:	e615      	b.n	846cc <_vfiprintf_r+0x6bc>
   84aa0:	9801      	ldr	r0, [sp, #4]
   84aa2:	9900      	ldr	r1, [sp, #0]
   84aa4:	aa0d      	add	r2, sp, #52	; 0x34
   84aa6:	f8cd c020 	str.w	ip, [sp, #32]
   84aaa:	f7ff fa75 	bl	83f98 <__sprint_r.part.0>
   84aae:	2800      	cmp	r0, #0
   84ab0:	f47f ae71 	bne.w	84796 <_vfiprintf_r+0x786>
   84ab4:	990e      	ldr	r1, [sp, #56]	; 0x38
   84ab6:	4654      	mov	r4, sl
   84ab8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84aba:	1c48      	adds	r0, r1, #1
   84abc:	f8dd c020 	ldr.w	ip, [sp, #32]
   84ac0:	e5f5      	b.n	846ae <_vfiprintf_r+0x69e>
   84ac2:	2a00      	cmp	r2, #0
   84ac4:	d167      	bne.n	84b96 <_vfiprintf_r+0xb86>
   84ac6:	2001      	movs	r0, #1
   84ac8:	4611      	mov	r1, r2
   84aca:	4654      	mov	r4, sl
   84acc:	e602      	b.n	846d4 <_vfiprintf_r+0x6c4>
   84ace:	9801      	ldr	r0, [sp, #4]
   84ad0:	9900      	ldr	r1, [sp, #0]
   84ad2:	aa0d      	add	r2, sp, #52	; 0x34
   84ad4:	f7ff fa60 	bl	83f98 <__sprint_r.part.0>
   84ad8:	2800      	cmp	r0, #0
   84ada:	f47f ae5c 	bne.w	84796 <_vfiprintf_r+0x786>
   84ade:	980e      	ldr	r0, [sp, #56]	; 0x38
   84ae0:	4654      	mov	r4, sl
   84ae2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84ae4:	3001      	adds	r0, #1
   84ae6:	e625      	b.n	84734 <_vfiprintf_r+0x724>
   84ae8:	252d      	movs	r5, #45	; 0x2d
   84aea:	4276      	negs	r6, r6
   84aec:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   84af0:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
   84af4:	46e1      	mov	r9, ip
   84af6:	2301      	movs	r3, #1
   84af8:	f7ff bb93 	b.w	84222 <_vfiprintf_r+0x212>
   84afc:	9b05      	ldr	r3, [sp, #20]
   84afe:	4611      	mov	r1, r2
   84b00:	2001      	movs	r0, #1
   84b02:	4654      	mov	r4, sl
   84b04:	2b00      	cmp	r3, #0
   84b06:	f43f ade5 	beq.w	846d4 <_vfiprintf_r+0x6c4>
   84b0a:	aa0c      	add	r2, sp, #48	; 0x30
   84b0c:	2302      	movs	r3, #2
   84b0e:	e88a 000c 	stmia.w	sl, {r2, r3}
   84b12:	461a      	mov	r2, r3
   84b14:	e5d7      	b.n	846c6 <_vfiprintf_r+0x6b6>
   84b16:	f018 0f10 	tst.w	r8, #16
   84b1a:	d10b      	bne.n	84b34 <_vfiprintf_r+0xb24>
   84b1c:	f018 0f40 	tst.w	r8, #64	; 0x40
   84b20:	d008      	beq.n	84b34 <_vfiprintf_r+0xb24>
   84b22:	9a04      	ldr	r2, [sp, #16]
   84b24:	6813      	ldr	r3, [r2, #0]
   84b26:	3204      	adds	r2, #4
   84b28:	9204      	str	r2, [sp, #16]
   84b2a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   84b2e:	801a      	strh	r2, [r3, #0]
   84b30:	f7ff baa0 	b.w	84074 <_vfiprintf_r+0x64>
   84b34:	9a04      	ldr	r2, [sp, #16]
   84b36:	6813      	ldr	r3, [r2, #0]
   84b38:	3204      	adds	r2, #4
   84b3a:	9204      	str	r2, [sp, #16]
   84b3c:	9a02      	ldr	r2, [sp, #8]
   84b3e:	601a      	str	r2, [r3, #0]
   84b40:	f7ff ba98 	b.w	84074 <_vfiprintf_r+0x64>
   84b44:	9801      	ldr	r0, [sp, #4]
   84b46:	9900      	ldr	r1, [sp, #0]
   84b48:	aa0d      	add	r2, sp, #52	; 0x34
   84b4a:	f8cd c020 	str.w	ip, [sp, #32]
   84b4e:	f7ff fa23 	bl	83f98 <__sprint_r.part.0>
   84b52:	2800      	cmp	r0, #0
   84b54:	f47f ae1f 	bne.w	84796 <_vfiprintf_r+0x786>
   84b58:	990e      	ldr	r1, [sp, #56]	; 0x38
   84b5a:	4654      	mov	r4, sl
   84b5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84b5e:	1c48      	adds	r0, r1, #1
   84b60:	f8dd c020 	ldr.w	ip, [sp, #32]
   84b64:	e592      	b.n	8468c <_vfiprintf_r+0x67c>
   84b66:	f048 0820 	orr.w	r8, r8, #32
   84b6a:	f10b 0001 	add.w	r0, fp, #1
   84b6e:	f89b 3001 	ldrb.w	r3, [fp, #1]
   84b72:	f7ff bab6 	b.w	840e2 <_vfiprintf_r+0xd2>
   84b76:	426d      	negs	r5, r5
   84b78:	9304      	str	r3, [sp, #16]
   84b7a:	4658      	mov	r0, fp
   84b7c:	f7ff bbc8 	b.w	84310 <_vfiprintf_r+0x300>
   84b80:	9807      	ldr	r0, [sp, #28]
   84b82:	9504      	str	r5, [sp, #16]
   84b84:	f7ff f9a6 	bl	83ed4 <strlen>
   84b88:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   84b8c:	4681      	mov	r9, r0
   84b8e:	f04f 0c00 	mov.w	ip, #0
   84b92:	f7ff bb6f 	b.w	84274 <_vfiprintf_r+0x264>
   84b96:	9801      	ldr	r0, [sp, #4]
   84b98:	9900      	ldr	r1, [sp, #0]
   84b9a:	aa0d      	add	r2, sp, #52	; 0x34
   84b9c:	f8cd c014 	str.w	ip, [sp, #20]
   84ba0:	f7ff f9fa 	bl	83f98 <__sprint_r.part.0>
   84ba4:	2800      	cmp	r0, #0
   84ba6:	f47f adf6 	bne.w	84796 <_vfiprintf_r+0x786>
   84baa:	990e      	ldr	r1, [sp, #56]	; 0x38
   84bac:	4654      	mov	r4, sl
   84bae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84bb0:	1c48      	adds	r0, r1, #1
   84bb2:	f8dd c014 	ldr.w	ip, [sp, #20]
   84bb6:	e58d      	b.n	846d4 <_vfiprintf_r+0x6c4>
   84bb8:	990e      	ldr	r1, [sp, #56]	; 0x38
   84bba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84bbc:	3101      	adds	r1, #1
   84bbe:	4f15      	ldr	r7, [pc, #84]	; (84c14 <_vfiprintf_r+0xc04>)
   84bc0:	f7ff bb9a 	b.w	842f8 <_vfiprintf_r+0x2e8>
   84bc4:	2e06      	cmp	r6, #6
   84bc6:	4b14      	ldr	r3, [pc, #80]	; (84c18 <_vfiprintf_r+0xc08>)
   84bc8:	bf28      	it	cs
   84bca:	f04f 0c06 	movcs.w	ip, #6
   84bce:	46e1      	mov	r9, ip
   84bd0:	9504      	str	r5, [sp, #16]
   84bd2:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
   84bd6:	9307      	str	r3, [sp, #28]
   84bd8:	e463      	b.n	844a2 <_vfiprintf_r+0x492>
   84bda:	990e      	ldr	r1, [sp, #56]	; 0x38
   84bdc:	4f0d      	ldr	r7, [pc, #52]	; (84c14 <_vfiprintf_r+0xc04>)
   84bde:	f101 0e01 	add.w	lr, r1, #1
   84be2:	e61a      	b.n	8481a <_vfiprintf_r+0x80a>
   84be4:	46e1      	mov	r9, ip
   84be6:	9504      	str	r5, [sp, #16]
   84be8:	4684      	mov	ip, r0
   84bea:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   84bee:	f7ff bb41 	b.w	84274 <_vfiprintf_r+0x264>
   84bf2:	4686      	mov	lr, r0
   84bf4:	4d09      	ldr	r5, [pc, #36]	; (84c1c <_vfiprintf_r+0xc0c>)
   84bf6:	e66c      	b.n	848d2 <_vfiprintf_r+0x8c2>
   84bf8:	9a04      	ldr	r2, [sp, #16]
   84bfa:	f89b 3001 	ldrb.w	r3, [fp, #1]
   84bfe:	6816      	ldr	r6, [r2, #0]
   84c00:	3204      	adds	r2, #4
   84c02:	2e00      	cmp	r6, #0
   84c04:	9204      	str	r2, [sp, #16]
   84c06:	f6bf aa6c 	bge.w	840e2 <_vfiprintf_r+0xd2>
   84c0a:	f04f 36ff 	mov.w	r6, #4294967295
   84c0e:	f7ff ba68 	b.w	840e2 <_vfiprintf_r+0xd2>
   84c12:	bf00      	nop
   84c14:	00086d24 	.word	0x00086d24
   84c18:	00086d1c 	.word	0x00086d1c
   84c1c:	00086ce4 	.word	0x00086ce4

00084c20 <__sbprintf>:
   84c20:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   84c24:	4688      	mov	r8, r1
   84c26:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   84c28:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   84c2c:	9719      	str	r7, [sp, #100]	; 0x64
   84c2e:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84c32:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   84c36:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
   84c3a:	9707      	str	r7, [sp, #28]
   84c3c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84c40:	ac1a      	add	r4, sp, #104	; 0x68
   84c42:	f44f 6580 	mov.w	r5, #1024	; 0x400
   84c46:	f02e 0e02 	bic.w	lr, lr, #2
   84c4a:	2600      	movs	r6, #0
   84c4c:	4669      	mov	r1, sp
   84c4e:	9400      	str	r4, [sp, #0]
   84c50:	9404      	str	r4, [sp, #16]
   84c52:	9502      	str	r5, [sp, #8]
   84c54:	9505      	str	r5, [sp, #20]
   84c56:	f8ad e00c 	strh.w	lr, [sp, #12]
   84c5a:	f8ad a00e 	strh.w	sl, [sp, #14]
   84c5e:	9709      	str	r7, [sp, #36]	; 0x24
   84c60:	9606      	str	r6, [sp, #24]
   84c62:	4605      	mov	r5, r0
   84c64:	f7ff f9d4 	bl	84010 <_vfiprintf_r>
   84c68:	1e04      	subs	r4, r0, #0
   84c6a:	db07      	blt.n	84c7c <__sbprintf+0x5c>
   84c6c:	4628      	mov	r0, r5
   84c6e:	4669      	mov	r1, sp
   84c70:	f000 f92a 	bl	84ec8 <_fflush_r>
   84c74:	42b0      	cmp	r0, r6
   84c76:	bf18      	it	ne
   84c78:	f04f 34ff 	movne.w	r4, #4294967295
   84c7c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84c80:	065b      	lsls	r3, r3, #25
   84c82:	d505      	bpl.n	84c90 <__sbprintf+0x70>
   84c84:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84c8c:	f8a8 300c 	strh.w	r3, [r8, #12]
   84c90:	4620      	mov	r0, r4
   84c92:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   84c96:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   84c9a:	bf00      	nop

00084c9c <__swsetup_r>:
   84c9c:	b538      	push	{r3, r4, r5, lr}
   84c9e:	4b2f      	ldr	r3, [pc, #188]	; (84d5c <__swsetup_r+0xc0>)
   84ca0:	4605      	mov	r5, r0
   84ca2:	6818      	ldr	r0, [r3, #0]
   84ca4:	460c      	mov	r4, r1
   84ca6:	b110      	cbz	r0, 84cae <__swsetup_r+0x12>
   84ca8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84caa:	2b00      	cmp	r3, #0
   84cac:	d036      	beq.n	84d1c <__swsetup_r+0x80>
   84cae:	89a2      	ldrh	r2, [r4, #12]
   84cb0:	b293      	uxth	r3, r2
   84cb2:	0718      	lsls	r0, r3, #28
   84cb4:	d50c      	bpl.n	84cd0 <__swsetup_r+0x34>
   84cb6:	6920      	ldr	r0, [r4, #16]
   84cb8:	b1a8      	cbz	r0, 84ce6 <__swsetup_r+0x4a>
   84cba:	f013 0201 	ands.w	r2, r3, #1
   84cbe:	d01e      	beq.n	84cfe <__swsetup_r+0x62>
   84cc0:	6963      	ldr	r3, [r4, #20]
   84cc2:	2200      	movs	r2, #0
   84cc4:	425b      	negs	r3, r3
   84cc6:	61a3      	str	r3, [r4, #24]
   84cc8:	60a2      	str	r2, [r4, #8]
   84cca:	b1f0      	cbz	r0, 84d0a <__swsetup_r+0x6e>
   84ccc:	2000      	movs	r0, #0
   84cce:	bd38      	pop	{r3, r4, r5, pc}
   84cd0:	06d9      	lsls	r1, r3, #27
   84cd2:	d53a      	bpl.n	84d4a <__swsetup_r+0xae>
   84cd4:	0758      	lsls	r0, r3, #29
   84cd6:	d424      	bmi.n	84d22 <__swsetup_r+0x86>
   84cd8:	6920      	ldr	r0, [r4, #16]
   84cda:	f042 0308 	orr.w	r3, r2, #8
   84cde:	81a3      	strh	r3, [r4, #12]
   84ce0:	b29b      	uxth	r3, r3
   84ce2:	2800      	cmp	r0, #0
   84ce4:	d1e9      	bne.n	84cba <__swsetup_r+0x1e>
   84ce6:	f403 7220 	and.w	r2, r3, #640	; 0x280
   84cea:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84cee:	d0e4      	beq.n	84cba <__swsetup_r+0x1e>
   84cf0:	4628      	mov	r0, r5
   84cf2:	4621      	mov	r1, r4
   84cf4:	f000 fcee 	bl	856d4 <__smakebuf_r>
   84cf8:	89a3      	ldrh	r3, [r4, #12]
   84cfa:	6920      	ldr	r0, [r4, #16]
   84cfc:	e7dd      	b.n	84cba <__swsetup_r+0x1e>
   84cfe:	0799      	lsls	r1, r3, #30
   84d00:	bf58      	it	pl
   84d02:	6962      	ldrpl	r2, [r4, #20]
   84d04:	60a2      	str	r2, [r4, #8]
   84d06:	2800      	cmp	r0, #0
   84d08:	d1e0      	bne.n	84ccc <__swsetup_r+0x30>
   84d0a:	89a3      	ldrh	r3, [r4, #12]
   84d0c:	061a      	lsls	r2, r3, #24
   84d0e:	d5de      	bpl.n	84cce <__swsetup_r+0x32>
   84d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84d14:	81a3      	strh	r3, [r4, #12]
   84d16:	f04f 30ff 	mov.w	r0, #4294967295
   84d1a:	bd38      	pop	{r3, r4, r5, pc}
   84d1c:	f000 f968 	bl	84ff0 <__sinit>
   84d20:	e7c5      	b.n	84cae <__swsetup_r+0x12>
   84d22:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84d24:	b149      	cbz	r1, 84d3a <__swsetup_r+0x9e>
   84d26:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84d2a:	4299      	cmp	r1, r3
   84d2c:	d003      	beq.n	84d36 <__swsetup_r+0x9a>
   84d2e:	4628      	mov	r0, r5
   84d30:	f000 fa36 	bl	851a0 <_free_r>
   84d34:	89a2      	ldrh	r2, [r4, #12]
   84d36:	2300      	movs	r3, #0
   84d38:	6323      	str	r3, [r4, #48]	; 0x30
   84d3a:	6920      	ldr	r0, [r4, #16]
   84d3c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   84d40:	2300      	movs	r3, #0
   84d42:	b292      	uxth	r2, r2
   84d44:	e884 0009 	stmia.w	r4, {r0, r3}
   84d48:	e7c7      	b.n	84cda <__swsetup_r+0x3e>
   84d4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84d4e:	2309      	movs	r3, #9
   84d50:	602b      	str	r3, [r5, #0]
   84d52:	f04f 30ff 	mov.w	r0, #4294967295
   84d56:	81a2      	strh	r2, [r4, #12]
   84d58:	bd38      	pop	{r3, r4, r5, pc}
   84d5a:	bf00      	nop
   84d5c:	20070568 	.word	0x20070568

00084d60 <register_fini>:
   84d60:	4b02      	ldr	r3, [pc, #8]	; (84d6c <register_fini+0xc>)
   84d62:	b113      	cbz	r3, 84d6a <register_fini+0xa>
   84d64:	4802      	ldr	r0, [pc, #8]	; (84d70 <register_fini+0x10>)
   84d66:	f000 b805 	b.w	84d74 <atexit>
   84d6a:	4770      	bx	lr
   84d6c:	00000000 	.word	0x00000000
   84d70:	00085005 	.word	0x00085005

00084d74 <atexit>:
   84d74:	4601      	mov	r1, r0
   84d76:	2000      	movs	r0, #0
   84d78:	4602      	mov	r2, r0
   84d7a:	4603      	mov	r3, r0
   84d7c:	f001 bb3e 	b.w	863fc <__register_exitproc>

00084d80 <__sflush_r>:
   84d80:	898b      	ldrh	r3, [r1, #12]
   84d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84d86:	b29a      	uxth	r2, r3
   84d88:	460d      	mov	r5, r1
   84d8a:	0711      	lsls	r1, r2, #28
   84d8c:	4680      	mov	r8, r0
   84d8e:	d43c      	bmi.n	84e0a <__sflush_r+0x8a>
   84d90:	686a      	ldr	r2, [r5, #4]
   84d92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84d96:	2a00      	cmp	r2, #0
   84d98:	81ab      	strh	r3, [r5, #12]
   84d9a:	dd65      	ble.n	84e68 <__sflush_r+0xe8>
   84d9c:	6aae      	ldr	r6, [r5, #40]	; 0x28
   84d9e:	2e00      	cmp	r6, #0
   84da0:	d04b      	beq.n	84e3a <__sflush_r+0xba>
   84da2:	b29b      	uxth	r3, r3
   84da4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84da8:	2100      	movs	r1, #0
   84daa:	b292      	uxth	r2, r2
   84dac:	f8d8 4000 	ldr.w	r4, [r8]
   84db0:	f8c8 1000 	str.w	r1, [r8]
   84db4:	2a00      	cmp	r2, #0
   84db6:	d05b      	beq.n	84e70 <__sflush_r+0xf0>
   84db8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84dba:	075f      	lsls	r7, r3, #29
   84dbc:	d505      	bpl.n	84dca <__sflush_r+0x4a>
   84dbe:	6869      	ldr	r1, [r5, #4]
   84dc0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   84dc2:	1a52      	subs	r2, r2, r1
   84dc4:	b10b      	cbz	r3, 84dca <__sflush_r+0x4a>
   84dc6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84dc8:	1ad2      	subs	r2, r2, r3
   84dca:	4640      	mov	r0, r8
   84dcc:	69e9      	ldr	r1, [r5, #28]
   84dce:	2300      	movs	r3, #0
   84dd0:	47b0      	blx	r6
   84dd2:	1c46      	adds	r6, r0, #1
   84dd4:	d056      	beq.n	84e84 <__sflush_r+0x104>
   84dd6:	89ab      	ldrh	r3, [r5, #12]
   84dd8:	692a      	ldr	r2, [r5, #16]
   84dda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84dde:	b29b      	uxth	r3, r3
   84de0:	2100      	movs	r1, #0
   84de2:	602a      	str	r2, [r5, #0]
   84de4:	04da      	lsls	r2, r3, #19
   84de6:	81ab      	strh	r3, [r5, #12]
   84de8:	6069      	str	r1, [r5, #4]
   84dea:	d43b      	bmi.n	84e64 <__sflush_r+0xe4>
   84dec:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84dee:	f8c8 4000 	str.w	r4, [r8]
   84df2:	b311      	cbz	r1, 84e3a <__sflush_r+0xba>
   84df4:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84df8:	4299      	cmp	r1, r3
   84dfa:	d002      	beq.n	84e02 <__sflush_r+0x82>
   84dfc:	4640      	mov	r0, r8
   84dfe:	f000 f9cf 	bl	851a0 <_free_r>
   84e02:	2000      	movs	r0, #0
   84e04:	6328      	str	r0, [r5, #48]	; 0x30
   84e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e0a:	692e      	ldr	r6, [r5, #16]
   84e0c:	b1ae      	cbz	r6, 84e3a <__sflush_r+0xba>
   84e0e:	0791      	lsls	r1, r2, #30
   84e10:	682c      	ldr	r4, [r5, #0]
   84e12:	bf0c      	ite	eq
   84e14:	696b      	ldreq	r3, [r5, #20]
   84e16:	2300      	movne	r3, #0
   84e18:	602e      	str	r6, [r5, #0]
   84e1a:	1ba4      	subs	r4, r4, r6
   84e1c:	60ab      	str	r3, [r5, #8]
   84e1e:	e00a      	b.n	84e36 <__sflush_r+0xb6>
   84e20:	4632      	mov	r2, r6
   84e22:	4623      	mov	r3, r4
   84e24:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   84e26:	4640      	mov	r0, r8
   84e28:	69e9      	ldr	r1, [r5, #28]
   84e2a:	47b8      	blx	r7
   84e2c:	2800      	cmp	r0, #0
   84e2e:	eba4 0400 	sub.w	r4, r4, r0
   84e32:	4406      	add	r6, r0
   84e34:	dd04      	ble.n	84e40 <__sflush_r+0xc0>
   84e36:	2c00      	cmp	r4, #0
   84e38:	dcf2      	bgt.n	84e20 <__sflush_r+0xa0>
   84e3a:	2000      	movs	r0, #0
   84e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e40:	89ab      	ldrh	r3, [r5, #12]
   84e42:	f04f 30ff 	mov.w	r0, #4294967295
   84e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84e4a:	81ab      	strh	r3, [r5, #12]
   84e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e50:	89ab      	ldrh	r3, [r5, #12]
   84e52:	692a      	ldr	r2, [r5, #16]
   84e54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84e58:	b29b      	uxth	r3, r3
   84e5a:	81ab      	strh	r3, [r5, #12]
   84e5c:	04db      	lsls	r3, r3, #19
   84e5e:	6069      	str	r1, [r5, #4]
   84e60:	602a      	str	r2, [r5, #0]
   84e62:	d5c3      	bpl.n	84dec <__sflush_r+0x6c>
   84e64:	6528      	str	r0, [r5, #80]	; 0x50
   84e66:	e7c1      	b.n	84dec <__sflush_r+0x6c>
   84e68:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84e6a:	2a00      	cmp	r2, #0
   84e6c:	dc96      	bgt.n	84d9c <__sflush_r+0x1c>
   84e6e:	e7e4      	b.n	84e3a <__sflush_r+0xba>
   84e70:	2301      	movs	r3, #1
   84e72:	4640      	mov	r0, r8
   84e74:	69e9      	ldr	r1, [r5, #28]
   84e76:	47b0      	blx	r6
   84e78:	1c43      	adds	r3, r0, #1
   84e7a:	4602      	mov	r2, r0
   84e7c:	d019      	beq.n	84eb2 <__sflush_r+0x132>
   84e7e:	89ab      	ldrh	r3, [r5, #12]
   84e80:	6aae      	ldr	r6, [r5, #40]	; 0x28
   84e82:	e79a      	b.n	84dba <__sflush_r+0x3a>
   84e84:	f8d8 1000 	ldr.w	r1, [r8]
   84e88:	2900      	cmp	r1, #0
   84e8a:	d0e1      	beq.n	84e50 <__sflush_r+0xd0>
   84e8c:	291d      	cmp	r1, #29
   84e8e:	d007      	beq.n	84ea0 <__sflush_r+0x120>
   84e90:	2916      	cmp	r1, #22
   84e92:	d005      	beq.n	84ea0 <__sflush_r+0x120>
   84e94:	89ab      	ldrh	r3, [r5, #12]
   84e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84e9a:	81ab      	strh	r3, [r5, #12]
   84e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ea0:	89ab      	ldrh	r3, [r5, #12]
   84ea2:	6929      	ldr	r1, [r5, #16]
   84ea4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84ea8:	2200      	movs	r2, #0
   84eaa:	81ab      	strh	r3, [r5, #12]
   84eac:	e885 0006 	stmia.w	r5, {r1, r2}
   84eb0:	e79c      	b.n	84dec <__sflush_r+0x6c>
   84eb2:	f8d8 3000 	ldr.w	r3, [r8]
   84eb6:	2b00      	cmp	r3, #0
   84eb8:	d0e1      	beq.n	84e7e <__sflush_r+0xfe>
   84eba:	2b1d      	cmp	r3, #29
   84ebc:	d001      	beq.n	84ec2 <__sflush_r+0x142>
   84ebe:	2b16      	cmp	r3, #22
   84ec0:	d1be      	bne.n	84e40 <__sflush_r+0xc0>
   84ec2:	f8c8 4000 	str.w	r4, [r8]
   84ec6:	e7b8      	b.n	84e3a <__sflush_r+0xba>

00084ec8 <_fflush_r>:
   84ec8:	b510      	push	{r4, lr}
   84eca:	4604      	mov	r4, r0
   84ecc:	b082      	sub	sp, #8
   84ece:	b108      	cbz	r0, 84ed4 <_fflush_r+0xc>
   84ed0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84ed2:	b153      	cbz	r3, 84eea <_fflush_r+0x22>
   84ed4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84ed8:	b908      	cbnz	r0, 84ede <_fflush_r+0x16>
   84eda:	b002      	add	sp, #8
   84edc:	bd10      	pop	{r4, pc}
   84ede:	4620      	mov	r0, r4
   84ee0:	b002      	add	sp, #8
   84ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84ee6:	f7ff bf4b 	b.w	84d80 <__sflush_r>
   84eea:	9101      	str	r1, [sp, #4]
   84eec:	f000 f880 	bl	84ff0 <__sinit>
   84ef0:	9901      	ldr	r1, [sp, #4]
   84ef2:	e7ef      	b.n	84ed4 <_fflush_r+0xc>

00084ef4 <_cleanup_r>:
   84ef4:	4901      	ldr	r1, [pc, #4]	; (84efc <_cleanup_r+0x8>)
   84ef6:	f000 bbbb 	b.w	85670 <_fwalk_reent>
   84efa:	bf00      	nop
   84efc:	000864c5 	.word	0x000864c5

00084f00 <__sinit.part.1>:
   84f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84f04:	4607      	mov	r7, r0
   84f06:	4835      	ldr	r0, [pc, #212]	; (84fdc <__sinit.part.1+0xdc>)
   84f08:	687d      	ldr	r5, [r7, #4]
   84f0a:	2400      	movs	r4, #0
   84f0c:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84f10:	2304      	movs	r3, #4
   84f12:	2103      	movs	r1, #3
   84f14:	63f8      	str	r0, [r7, #60]	; 0x3c
   84f16:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84f1a:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84f1e:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84f22:	b083      	sub	sp, #12
   84f24:	602c      	str	r4, [r5, #0]
   84f26:	606c      	str	r4, [r5, #4]
   84f28:	60ac      	str	r4, [r5, #8]
   84f2a:	666c      	str	r4, [r5, #100]	; 0x64
   84f2c:	81ec      	strh	r4, [r5, #14]
   84f2e:	612c      	str	r4, [r5, #16]
   84f30:	616c      	str	r4, [r5, #20]
   84f32:	61ac      	str	r4, [r5, #24]
   84f34:	81ab      	strh	r3, [r5, #12]
   84f36:	4621      	mov	r1, r4
   84f38:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84f3c:	2208      	movs	r2, #8
   84f3e:	f7fe fef7 	bl	83d30 <memset>
   84f42:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84fe0 <__sinit.part.1+0xe0>
   84f46:	68be      	ldr	r6, [r7, #8]
   84f48:	f8df a098 	ldr.w	sl, [pc, #152]	; 84fe4 <__sinit.part.1+0xe4>
   84f4c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84fe8 <__sinit.part.1+0xe8>
   84f50:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84fec <__sinit.part.1+0xec>
   84f54:	2301      	movs	r3, #1
   84f56:	2209      	movs	r2, #9
   84f58:	f8c5 b020 	str.w	fp, [r5, #32]
   84f5c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84f60:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84f64:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84f68:	61ed      	str	r5, [r5, #28]
   84f6a:	4621      	mov	r1, r4
   84f6c:	81f3      	strh	r3, [r6, #14]
   84f6e:	81b2      	strh	r2, [r6, #12]
   84f70:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84f74:	6034      	str	r4, [r6, #0]
   84f76:	6074      	str	r4, [r6, #4]
   84f78:	60b4      	str	r4, [r6, #8]
   84f7a:	6674      	str	r4, [r6, #100]	; 0x64
   84f7c:	6134      	str	r4, [r6, #16]
   84f7e:	6174      	str	r4, [r6, #20]
   84f80:	61b4      	str	r4, [r6, #24]
   84f82:	2208      	movs	r2, #8
   84f84:	9301      	str	r3, [sp, #4]
   84f86:	f7fe fed3 	bl	83d30 <memset>
   84f8a:	68fd      	ldr	r5, [r7, #12]
   84f8c:	2012      	movs	r0, #18
   84f8e:	2202      	movs	r2, #2
   84f90:	61f6      	str	r6, [r6, #28]
   84f92:	f8c6 b020 	str.w	fp, [r6, #32]
   84f96:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84f9a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84f9e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84fa2:	4621      	mov	r1, r4
   84fa4:	81a8      	strh	r0, [r5, #12]
   84fa6:	81ea      	strh	r2, [r5, #14]
   84fa8:	602c      	str	r4, [r5, #0]
   84faa:	606c      	str	r4, [r5, #4]
   84fac:	60ac      	str	r4, [r5, #8]
   84fae:	666c      	str	r4, [r5, #100]	; 0x64
   84fb0:	612c      	str	r4, [r5, #16]
   84fb2:	616c      	str	r4, [r5, #20]
   84fb4:	61ac      	str	r4, [r5, #24]
   84fb6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84fba:	2208      	movs	r2, #8
   84fbc:	f7fe feb8 	bl	83d30 <memset>
   84fc0:	9b01      	ldr	r3, [sp, #4]
   84fc2:	61ed      	str	r5, [r5, #28]
   84fc4:	f8c5 b020 	str.w	fp, [r5, #32]
   84fc8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84fcc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84fd0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84fd4:	63bb      	str	r3, [r7, #56]	; 0x38
   84fd6:	b003      	add	sp, #12
   84fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fdc:	00084ef5 	.word	0x00084ef5
   84fe0:	00086239 	.word	0x00086239
   84fe4:	0008625d 	.word	0x0008625d
   84fe8:	00086295 	.word	0x00086295
   84fec:	000862b5 	.word	0x000862b5

00084ff0 <__sinit>:
   84ff0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84ff2:	b103      	cbz	r3, 84ff6 <__sinit+0x6>
   84ff4:	4770      	bx	lr
   84ff6:	f7ff bf83 	b.w	84f00 <__sinit.part.1>
   84ffa:	bf00      	nop

00084ffc <__sfp_lock_acquire>:
   84ffc:	4770      	bx	lr
   84ffe:	bf00      	nop

00085000 <__sfp_lock_release>:
   85000:	4770      	bx	lr
   85002:	bf00      	nop

00085004 <__libc_fini_array>:
   85004:	b538      	push	{r3, r4, r5, lr}
   85006:	4b08      	ldr	r3, [pc, #32]	; (85028 <__libc_fini_array+0x24>)
   85008:	4d08      	ldr	r5, [pc, #32]	; (8502c <__libc_fini_array+0x28>)
   8500a:	1aed      	subs	r5, r5, r3
   8500c:	10ac      	asrs	r4, r5, #2
   8500e:	bf18      	it	ne
   85010:	18ed      	addne	r5, r5, r3
   85012:	d005      	beq.n	85020 <__libc_fini_array+0x1c>
   85014:	3c01      	subs	r4, #1
   85016:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8501a:	4798      	blx	r3
   8501c:	2c00      	cmp	r4, #0
   8501e:	d1f9      	bne.n	85014 <__libc_fini_array+0x10>
   85020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85024:	f001 be90 	b.w	86d48 <_fini>
   85028:	00086d54 	.word	0x00086d54
   8502c:	00086d58 	.word	0x00086d58

00085030 <__fputwc>:
   85030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85034:	b082      	sub	sp, #8
   85036:	4607      	mov	r7, r0
   85038:	460e      	mov	r6, r1
   8503a:	4614      	mov	r4, r2
   8503c:	f000 fb44 	bl	856c8 <__locale_mb_cur_max>
   85040:	2801      	cmp	r0, #1
   85042:	d040      	beq.n	850c6 <__fputwc+0x96>
   85044:	4638      	mov	r0, r7
   85046:	a901      	add	r1, sp, #4
   85048:	4632      	mov	r2, r6
   8504a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8504e:	f001 f989 	bl	86364 <_wcrtomb_r>
   85052:	f1b0 3fff 	cmp.w	r0, #4294967295
   85056:	4680      	mov	r8, r0
   85058:	d02e      	beq.n	850b8 <__fputwc+0x88>
   8505a:	2800      	cmp	r0, #0
   8505c:	d03b      	beq.n	850d6 <__fputwc+0xa6>
   8505e:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85062:	2500      	movs	r5, #0
   85064:	e009      	b.n	8507a <__fputwc+0x4a>
   85066:	6823      	ldr	r3, [r4, #0]
   85068:	7019      	strb	r1, [r3, #0]
   8506a:	6823      	ldr	r3, [r4, #0]
   8506c:	3301      	adds	r3, #1
   8506e:	6023      	str	r3, [r4, #0]
   85070:	3501      	adds	r5, #1
   85072:	45a8      	cmp	r8, r5
   85074:	d92f      	bls.n	850d6 <__fputwc+0xa6>
   85076:	ab01      	add	r3, sp, #4
   85078:	5d59      	ldrb	r1, [r3, r5]
   8507a:	68a3      	ldr	r3, [r4, #8]
   8507c:	3b01      	subs	r3, #1
   8507e:	2b00      	cmp	r3, #0
   85080:	60a3      	str	r3, [r4, #8]
   85082:	daf0      	bge.n	85066 <__fputwc+0x36>
   85084:	69a2      	ldr	r2, [r4, #24]
   85086:	4293      	cmp	r3, r2
   85088:	db06      	blt.n	85098 <__fputwc+0x68>
   8508a:	6823      	ldr	r3, [r4, #0]
   8508c:	7019      	strb	r1, [r3, #0]
   8508e:	6823      	ldr	r3, [r4, #0]
   85090:	7819      	ldrb	r1, [r3, #0]
   85092:	3301      	adds	r3, #1
   85094:	290a      	cmp	r1, #10
   85096:	d1ea      	bne.n	8506e <__fputwc+0x3e>
   85098:	4638      	mov	r0, r7
   8509a:	4622      	mov	r2, r4
   8509c:	f001 f90e 	bl	862bc <__swbuf_r>
   850a0:	f1a0 30ff 	sub.w	r0, r0, #4294967295
   850a4:	fab0 f080 	clz	r0, r0
   850a8:	0940      	lsrs	r0, r0, #5
   850aa:	2800      	cmp	r0, #0
   850ac:	d0e0      	beq.n	85070 <__fputwc+0x40>
   850ae:	f04f 30ff 	mov.w	r0, #4294967295
   850b2:	b002      	add	sp, #8
   850b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   850b8:	89a3      	ldrh	r3, [r4, #12]
   850ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   850be:	81a3      	strh	r3, [r4, #12]
   850c0:	b002      	add	sp, #8
   850c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   850c6:	1e73      	subs	r3, r6, #1
   850c8:	2bfe      	cmp	r3, #254	; 0xfe
   850ca:	d8bb      	bhi.n	85044 <__fputwc+0x14>
   850cc:	b2f1      	uxtb	r1, r6
   850ce:	4680      	mov	r8, r0
   850d0:	f88d 1004 	strb.w	r1, [sp, #4]
   850d4:	e7c5      	b.n	85062 <__fputwc+0x32>
   850d6:	4630      	mov	r0, r6
   850d8:	b002      	add	sp, #8
   850da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   850de:	bf00      	nop

000850e0 <_fputwc_r>:
   850e0:	8993      	ldrh	r3, [r2, #12]
   850e2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   850e6:	d10b      	bne.n	85100 <_fputwc_r+0x20>
   850e8:	b410      	push	{r4}
   850ea:	6e54      	ldr	r4, [r2, #100]	; 0x64
   850ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   850f0:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   850f4:	6654      	str	r4, [r2, #100]	; 0x64
   850f6:	8193      	strh	r3, [r2, #12]
   850f8:	f85d 4b04 	ldr.w	r4, [sp], #4
   850fc:	f7ff bf98 	b.w	85030 <__fputwc>
   85100:	f7ff bf96 	b.w	85030 <__fputwc>

00085104 <_malloc_trim_r>:
   85104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85106:	460c      	mov	r4, r1
   85108:	4f22      	ldr	r7, [pc, #136]	; (85194 <_malloc_trim_r+0x90>)
   8510a:	4606      	mov	r6, r0
   8510c:	f000 fe8e 	bl	85e2c <__malloc_lock>
   85110:	68bb      	ldr	r3, [r7, #8]
   85112:	685d      	ldr	r5, [r3, #4]
   85114:	f025 0503 	bic.w	r5, r5, #3
   85118:	1b29      	subs	r1, r5, r4
   8511a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8511e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   85122:	f021 010f 	bic.w	r1, r1, #15
   85126:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   8512a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8512e:	db07      	blt.n	85140 <_malloc_trim_r+0x3c>
   85130:	4630      	mov	r0, r6
   85132:	2100      	movs	r1, #0
   85134:	f001 f86e 	bl	86214 <_sbrk_r>
   85138:	68bb      	ldr	r3, [r7, #8]
   8513a:	442b      	add	r3, r5
   8513c:	4298      	cmp	r0, r3
   8513e:	d004      	beq.n	8514a <_malloc_trim_r+0x46>
   85140:	4630      	mov	r0, r6
   85142:	f000 fe75 	bl	85e30 <__malloc_unlock>
   85146:	2000      	movs	r0, #0
   85148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8514a:	4630      	mov	r0, r6
   8514c:	4261      	negs	r1, r4
   8514e:	f001 f861 	bl	86214 <_sbrk_r>
   85152:	3001      	adds	r0, #1
   85154:	d00d      	beq.n	85172 <_malloc_trim_r+0x6e>
   85156:	4b10      	ldr	r3, [pc, #64]	; (85198 <_malloc_trim_r+0x94>)
   85158:	68ba      	ldr	r2, [r7, #8]
   8515a:	6819      	ldr	r1, [r3, #0]
   8515c:	1b2d      	subs	r5, r5, r4
   8515e:	f045 0501 	orr.w	r5, r5, #1
   85162:	4630      	mov	r0, r6
   85164:	1b09      	subs	r1, r1, r4
   85166:	6055      	str	r5, [r2, #4]
   85168:	6019      	str	r1, [r3, #0]
   8516a:	f000 fe61 	bl	85e30 <__malloc_unlock>
   8516e:	2001      	movs	r0, #1
   85170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85172:	4630      	mov	r0, r6
   85174:	2100      	movs	r1, #0
   85176:	f001 f84d 	bl	86214 <_sbrk_r>
   8517a:	68ba      	ldr	r2, [r7, #8]
   8517c:	1a83      	subs	r3, r0, r2
   8517e:	2b0f      	cmp	r3, #15
   85180:	ddde      	ble.n	85140 <_malloc_trim_r+0x3c>
   85182:	4c06      	ldr	r4, [pc, #24]	; (8519c <_malloc_trim_r+0x98>)
   85184:	4904      	ldr	r1, [pc, #16]	; (85198 <_malloc_trim_r+0x94>)
   85186:	6824      	ldr	r4, [r4, #0]
   85188:	f043 0301 	orr.w	r3, r3, #1
   8518c:	1b00      	subs	r0, r0, r4
   8518e:	6053      	str	r3, [r2, #4]
   85190:	6008      	str	r0, [r1, #0]
   85192:	e7d5      	b.n	85140 <_malloc_trim_r+0x3c>
   85194:	20070590 	.word	0x20070590
   85198:	20078c40 	.word	0x20078c40
   8519c:	2007099c 	.word	0x2007099c

000851a0 <_free_r>:
   851a0:	2900      	cmp	r1, #0
   851a2:	d04e      	beq.n	85242 <_free_r+0xa2>
   851a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   851a8:	460c      	mov	r4, r1
   851aa:	4680      	mov	r8, r0
   851ac:	f000 fe3e 	bl	85e2c <__malloc_lock>
   851b0:	f854 7c04 	ldr.w	r7, [r4, #-4]
   851b4:	4962      	ldr	r1, [pc, #392]	; (85340 <_free_r+0x1a0>)
   851b6:	f1a4 0508 	sub.w	r5, r4, #8
   851ba:	f027 0201 	bic.w	r2, r7, #1
   851be:	18ab      	adds	r3, r5, r2
   851c0:	688e      	ldr	r6, [r1, #8]
   851c2:	6858      	ldr	r0, [r3, #4]
   851c4:	429e      	cmp	r6, r3
   851c6:	f020 0003 	bic.w	r0, r0, #3
   851ca:	d05a      	beq.n	85282 <_free_r+0xe2>
   851cc:	07fe      	lsls	r6, r7, #31
   851ce:	6058      	str	r0, [r3, #4]
   851d0:	d40b      	bmi.n	851ea <_free_r+0x4a>
   851d2:	f854 7c08 	ldr.w	r7, [r4, #-8]
   851d6:	f101 0e08 	add.w	lr, r1, #8
   851da:	1bed      	subs	r5, r5, r7
   851dc:	68ac      	ldr	r4, [r5, #8]
   851de:	443a      	add	r2, r7
   851e0:	4574      	cmp	r4, lr
   851e2:	d067      	beq.n	852b4 <_free_r+0x114>
   851e4:	68ef      	ldr	r7, [r5, #12]
   851e6:	60e7      	str	r7, [r4, #12]
   851e8:	60bc      	str	r4, [r7, #8]
   851ea:	181c      	adds	r4, r3, r0
   851ec:	6864      	ldr	r4, [r4, #4]
   851ee:	07e4      	lsls	r4, r4, #31
   851f0:	d40c      	bmi.n	8520c <_free_r+0x6c>
   851f2:	4f54      	ldr	r7, [pc, #336]	; (85344 <_free_r+0x1a4>)
   851f4:	689c      	ldr	r4, [r3, #8]
   851f6:	4402      	add	r2, r0
   851f8:	42bc      	cmp	r4, r7
   851fa:	d07c      	beq.n	852f6 <_free_r+0x156>
   851fc:	68d8      	ldr	r0, [r3, #12]
   851fe:	f042 0301 	orr.w	r3, r2, #1
   85202:	60e0      	str	r0, [r4, #12]
   85204:	6084      	str	r4, [r0, #8]
   85206:	606b      	str	r3, [r5, #4]
   85208:	50aa      	str	r2, [r5, r2]
   8520a:	e003      	b.n	85214 <_free_r+0x74>
   8520c:	f042 0301 	orr.w	r3, r2, #1
   85210:	606b      	str	r3, [r5, #4]
   85212:	50aa      	str	r2, [r5, r2]
   85214:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   85218:	d214      	bcs.n	85244 <_free_r+0xa4>
   8521a:	08d2      	lsrs	r2, r2, #3
   8521c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
   85220:	2401      	movs	r4, #1
   85222:	6848      	ldr	r0, [r1, #4]
   85224:	1092      	asrs	r2, r2, #2
   85226:	fa04 f202 	lsl.w	r2, r4, r2
   8522a:	689c      	ldr	r4, [r3, #8]
   8522c:	4310      	orrs	r0, r2
   8522e:	60ac      	str	r4, [r5, #8]
   85230:	60eb      	str	r3, [r5, #12]
   85232:	6048      	str	r0, [r1, #4]
   85234:	609d      	str	r5, [r3, #8]
   85236:	60e5      	str	r5, [r4, #12]
   85238:	4640      	mov	r0, r8
   8523a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8523e:	f000 bdf7 	b.w	85e30 <__malloc_unlock>
   85242:	4770      	bx	lr
   85244:	0a53      	lsrs	r3, r2, #9
   85246:	2b04      	cmp	r3, #4
   85248:	d847      	bhi.n	852da <_free_r+0x13a>
   8524a:	0993      	lsrs	r3, r2, #6
   8524c:	f103 0438 	add.w	r4, r3, #56	; 0x38
   85250:	0060      	lsls	r0, r4, #1
   85252:	eb01 0080 	add.w	r0, r1, r0, lsl #2
   85256:	6883      	ldr	r3, [r0, #8]
   85258:	4939      	ldr	r1, [pc, #228]	; (85340 <_free_r+0x1a0>)
   8525a:	4283      	cmp	r3, r0
   8525c:	d043      	beq.n	852e6 <_free_r+0x146>
   8525e:	6859      	ldr	r1, [r3, #4]
   85260:	f021 0103 	bic.w	r1, r1, #3
   85264:	4291      	cmp	r1, r2
   85266:	d902      	bls.n	8526e <_free_r+0xce>
   85268:	689b      	ldr	r3, [r3, #8]
   8526a:	4298      	cmp	r0, r3
   8526c:	d1f7      	bne.n	8525e <_free_r+0xbe>
   8526e:	68da      	ldr	r2, [r3, #12]
   85270:	60ea      	str	r2, [r5, #12]
   85272:	60ab      	str	r3, [r5, #8]
   85274:	4640      	mov	r0, r8
   85276:	6095      	str	r5, [r2, #8]
   85278:	60dd      	str	r5, [r3, #12]
   8527a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8527e:	f000 bdd7 	b.w	85e30 <__malloc_unlock>
   85282:	07ff      	lsls	r7, r7, #31
   85284:	4402      	add	r2, r0
   85286:	d407      	bmi.n	85298 <_free_r+0xf8>
   85288:	f854 4c08 	ldr.w	r4, [r4, #-8]
   8528c:	1b2d      	subs	r5, r5, r4
   8528e:	68eb      	ldr	r3, [r5, #12]
   85290:	68a8      	ldr	r0, [r5, #8]
   85292:	4422      	add	r2, r4
   85294:	60c3      	str	r3, [r0, #12]
   85296:	6098      	str	r0, [r3, #8]
   85298:	4b2b      	ldr	r3, [pc, #172]	; (85348 <_free_r+0x1a8>)
   8529a:	f042 0001 	orr.w	r0, r2, #1
   8529e:	681b      	ldr	r3, [r3, #0]
   852a0:	6068      	str	r0, [r5, #4]
   852a2:	429a      	cmp	r2, r3
   852a4:	608d      	str	r5, [r1, #8]
   852a6:	d3c7      	bcc.n	85238 <_free_r+0x98>
   852a8:	4b28      	ldr	r3, [pc, #160]	; (8534c <_free_r+0x1ac>)
   852aa:	4640      	mov	r0, r8
   852ac:	6819      	ldr	r1, [r3, #0]
   852ae:	f7ff ff29 	bl	85104 <_malloc_trim_r>
   852b2:	e7c1      	b.n	85238 <_free_r+0x98>
   852b4:	1819      	adds	r1, r3, r0
   852b6:	6849      	ldr	r1, [r1, #4]
   852b8:	07c9      	lsls	r1, r1, #31
   852ba:	d409      	bmi.n	852d0 <_free_r+0x130>
   852bc:	68d9      	ldr	r1, [r3, #12]
   852be:	4402      	add	r2, r0
   852c0:	689b      	ldr	r3, [r3, #8]
   852c2:	f042 0001 	orr.w	r0, r2, #1
   852c6:	60d9      	str	r1, [r3, #12]
   852c8:	608b      	str	r3, [r1, #8]
   852ca:	6068      	str	r0, [r5, #4]
   852cc:	50aa      	str	r2, [r5, r2]
   852ce:	e7b3      	b.n	85238 <_free_r+0x98>
   852d0:	f042 0301 	orr.w	r3, r2, #1
   852d4:	606b      	str	r3, [r5, #4]
   852d6:	50aa      	str	r2, [r5, r2]
   852d8:	e7ae      	b.n	85238 <_free_r+0x98>
   852da:	2b14      	cmp	r3, #20
   852dc:	d814      	bhi.n	85308 <_free_r+0x168>
   852de:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   852e2:	0060      	lsls	r0, r4, #1
   852e4:	e7b5      	b.n	85252 <_free_r+0xb2>
   852e6:	684a      	ldr	r2, [r1, #4]
   852e8:	10a4      	asrs	r4, r4, #2
   852ea:	2001      	movs	r0, #1
   852ec:	40a0      	lsls	r0, r4
   852ee:	4302      	orrs	r2, r0
   852f0:	604a      	str	r2, [r1, #4]
   852f2:	461a      	mov	r2, r3
   852f4:	e7bc      	b.n	85270 <_free_r+0xd0>
   852f6:	f042 0301 	orr.w	r3, r2, #1
   852fa:	614d      	str	r5, [r1, #20]
   852fc:	610d      	str	r5, [r1, #16]
   852fe:	60ec      	str	r4, [r5, #12]
   85300:	60ac      	str	r4, [r5, #8]
   85302:	606b      	str	r3, [r5, #4]
   85304:	50aa      	str	r2, [r5, r2]
   85306:	e797      	b.n	85238 <_free_r+0x98>
   85308:	2b54      	cmp	r3, #84	; 0x54
   8530a:	d804      	bhi.n	85316 <_free_r+0x176>
   8530c:	0b13      	lsrs	r3, r2, #12
   8530e:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   85312:	0060      	lsls	r0, r4, #1
   85314:	e79d      	b.n	85252 <_free_r+0xb2>
   85316:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8531a:	d804      	bhi.n	85326 <_free_r+0x186>
   8531c:	0bd3      	lsrs	r3, r2, #15
   8531e:	f103 0477 	add.w	r4, r3, #119	; 0x77
   85322:	0060      	lsls	r0, r4, #1
   85324:	e795      	b.n	85252 <_free_r+0xb2>
   85326:	f240 5054 	movw	r0, #1364	; 0x554
   8532a:	4283      	cmp	r3, r0
   8532c:	d804      	bhi.n	85338 <_free_r+0x198>
   8532e:	0c93      	lsrs	r3, r2, #18
   85330:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   85334:	0060      	lsls	r0, r4, #1
   85336:	e78c      	b.n	85252 <_free_r+0xb2>
   85338:	20fc      	movs	r0, #252	; 0xfc
   8533a:	247e      	movs	r4, #126	; 0x7e
   8533c:	e789      	b.n	85252 <_free_r+0xb2>
   8533e:	bf00      	nop
   85340:	20070590 	.word	0x20070590
   85344:	20070598 	.word	0x20070598
   85348:	20070998 	.word	0x20070998
   8534c:	20078c3c 	.word	0x20078c3c

00085350 <__sfvwrite_r>:
   85350:	6893      	ldr	r3, [r2, #8]
   85352:	2b00      	cmp	r3, #0
   85354:	f000 80b1 	beq.w	854ba <__sfvwrite_r+0x16a>
   85358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8535c:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   85360:	b083      	sub	sp, #12
   85362:	f01e 0f08 	tst.w	lr, #8
   85366:	460c      	mov	r4, r1
   85368:	4681      	mov	r9, r0
   8536a:	4616      	mov	r6, r2
   8536c:	d028      	beq.n	853c0 <__sfvwrite_r+0x70>
   8536e:	690b      	ldr	r3, [r1, #16]
   85370:	b333      	cbz	r3, 853c0 <__sfvwrite_r+0x70>
   85372:	f00e 0802 	and.w	r8, lr, #2
   85376:	fa1f f088 	uxth.w	r0, r8
   8537a:	6835      	ldr	r5, [r6, #0]
   8537c:	b380      	cbz	r0, 853e0 <__sfvwrite_r+0x90>
   8537e:	f04f 0b00 	mov.w	fp, #0
   85382:	46d8      	mov	r8, fp
   85384:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 8566c <__sfvwrite_r+0x31c>
   85388:	f1b8 0f00 	cmp.w	r8, #0
   8538c:	f000 808f 	beq.w	854ae <__sfvwrite_r+0x15e>
   85390:	45d0      	cmp	r8, sl
   85392:	4643      	mov	r3, r8
   85394:	4648      	mov	r0, r9
   85396:	bf28      	it	cs
   85398:	4653      	movcs	r3, sl
   8539a:	69e1      	ldr	r1, [r4, #28]
   8539c:	465a      	mov	r2, fp
   8539e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   853a0:	47b8      	blx	r7
   853a2:	2800      	cmp	r0, #0
   853a4:	f340 80a8 	ble.w	854f8 <__sfvwrite_r+0x1a8>
   853a8:	68b3      	ldr	r3, [r6, #8]
   853aa:	4483      	add	fp, r0
   853ac:	1a1b      	subs	r3, r3, r0
   853ae:	ebc0 0808 	rsb	r8, r0, r8
   853b2:	60b3      	str	r3, [r6, #8]
   853b4:	2b00      	cmp	r3, #0
   853b6:	d1e7      	bne.n	85388 <__sfvwrite_r+0x38>
   853b8:	2000      	movs	r0, #0
   853ba:	b003      	add	sp, #12
   853bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   853c0:	4648      	mov	r0, r9
   853c2:	4621      	mov	r1, r4
   853c4:	f7ff fc6a 	bl	84c9c <__swsetup_r>
   853c8:	2800      	cmp	r0, #0
   853ca:	f040 8146 	bne.w	8565a <__sfvwrite_r+0x30a>
   853ce:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   853d2:	6835      	ldr	r5, [r6, #0]
   853d4:	f00e 0802 	and.w	r8, lr, #2
   853d8:	fa1f f088 	uxth.w	r0, r8
   853dc:	2800      	cmp	r0, #0
   853de:	d1ce      	bne.n	8537e <__sfvwrite_r+0x2e>
   853e0:	f01e 0b01 	ands.w	fp, lr, #1
   853e4:	f040 8091 	bne.w	8550a <__sfvwrite_r+0x1ba>
   853e8:	46d8      	mov	r8, fp
   853ea:	f1b8 0f00 	cmp.w	r8, #0
   853ee:	d058      	beq.n	854a2 <__sfvwrite_r+0x152>
   853f0:	f41e 7f00 	tst.w	lr, #512	; 0x200
   853f4:	68a7      	ldr	r7, [r4, #8]
   853f6:	d062      	beq.n	854be <__sfvwrite_r+0x16e>
   853f8:	45b8      	cmp	r8, r7
   853fa:	46ba      	mov	sl, r7
   853fc:	f0c0 80c2 	bcc.w	85584 <__sfvwrite_r+0x234>
   85400:	f41e 6f90 	tst.w	lr, #1152	; 0x480
   85404:	f000 80c0 	beq.w	85588 <__sfvwrite_r+0x238>
   85408:	6967      	ldr	r7, [r4, #20]
   8540a:	6921      	ldr	r1, [r4, #16]
   8540c:	6823      	ldr	r3, [r4, #0]
   8540e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85412:	1a5b      	subs	r3, r3, r1
   85414:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85418:	1c58      	adds	r0, r3, #1
   8541a:	107f      	asrs	r7, r7, #1
   8541c:	4440      	add	r0, r8
   8541e:	4287      	cmp	r7, r0
   85420:	463a      	mov	r2, r7
   85422:	bf3c      	itt	cc
   85424:	4607      	movcc	r7, r0
   85426:	463a      	movcc	r2, r7
   85428:	f41e 6f80 	tst.w	lr, #1024	; 0x400
   8542c:	9300      	str	r3, [sp, #0]
   8542e:	f000 80fb 	beq.w	85628 <__sfvwrite_r+0x2d8>
   85432:	4611      	mov	r1, r2
   85434:	4648      	mov	r0, r9
   85436:	f000 f9c5 	bl	857c4 <_malloc_r>
   8543a:	9b00      	ldr	r3, [sp, #0]
   8543c:	4682      	mov	sl, r0
   8543e:	2800      	cmp	r0, #0
   85440:	f000 810e 	beq.w	85660 <__sfvwrite_r+0x310>
   85444:	461a      	mov	r2, r3
   85446:	6921      	ldr	r1, [r4, #16]
   85448:	9300      	str	r3, [sp, #0]
   8544a:	f7fe fbfb 	bl	83c44 <memcpy>
   8544e:	89a2      	ldrh	r2, [r4, #12]
   85450:	9b00      	ldr	r3, [sp, #0]
   85452:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85456:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8545a:	81a2      	strh	r2, [r4, #12]
   8545c:	eb0a 0003 	add.w	r0, sl, r3
   85460:	f8c4 a010 	str.w	sl, [r4, #16]
   85464:	1afb      	subs	r3, r7, r3
   85466:	6167      	str	r7, [r4, #20]
   85468:	46c2      	mov	sl, r8
   8546a:	4647      	mov	r7, r8
   8546c:	6020      	str	r0, [r4, #0]
   8546e:	60a3      	str	r3, [r4, #8]
   85470:	4652      	mov	r2, sl
   85472:	4659      	mov	r1, fp
   85474:	f000 fc76 	bl	85d64 <memmove>
   85478:	68a0      	ldr	r0, [r4, #8]
   8547a:	6822      	ldr	r2, [r4, #0]
   8547c:	1bc0      	subs	r0, r0, r7
   8547e:	60a0      	str	r0, [r4, #8]
   85480:	4640      	mov	r0, r8
   85482:	eb02 030a 	add.w	r3, r2, sl
   85486:	6023      	str	r3, [r4, #0]
   85488:	68b3      	ldr	r3, [r6, #8]
   8548a:	4483      	add	fp, r0
   8548c:	1a1b      	subs	r3, r3, r0
   8548e:	ebc0 0808 	rsb	r8, r0, r8
   85492:	60b3      	str	r3, [r6, #8]
   85494:	2b00      	cmp	r3, #0
   85496:	d08f      	beq.n	853b8 <__sfvwrite_r+0x68>
   85498:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   8549c:	f1b8 0f00 	cmp.w	r8, #0
   854a0:	d1a6      	bne.n	853f0 <__sfvwrite_r+0xa0>
   854a2:	f8d5 b000 	ldr.w	fp, [r5]
   854a6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   854aa:	3508      	adds	r5, #8
   854ac:	e79d      	b.n	853ea <__sfvwrite_r+0x9a>
   854ae:	f8d5 b000 	ldr.w	fp, [r5]
   854b2:	f8d5 8004 	ldr.w	r8, [r5, #4]
   854b6:	3508      	adds	r5, #8
   854b8:	e766      	b.n	85388 <__sfvwrite_r+0x38>
   854ba:	2000      	movs	r0, #0
   854bc:	4770      	bx	lr
   854be:	6820      	ldr	r0, [r4, #0]
   854c0:	6923      	ldr	r3, [r4, #16]
   854c2:	4298      	cmp	r0, r3
   854c4:	d803      	bhi.n	854ce <__sfvwrite_r+0x17e>
   854c6:	6962      	ldr	r2, [r4, #20]
   854c8:	4590      	cmp	r8, r2
   854ca:	f080 8085 	bcs.w	855d8 <__sfvwrite_r+0x288>
   854ce:	4547      	cmp	r7, r8
   854d0:	bf28      	it	cs
   854d2:	4647      	movcs	r7, r8
   854d4:	4659      	mov	r1, fp
   854d6:	463a      	mov	r2, r7
   854d8:	f000 fc44 	bl	85d64 <memmove>
   854dc:	68a3      	ldr	r3, [r4, #8]
   854de:	6822      	ldr	r2, [r4, #0]
   854e0:	1bdb      	subs	r3, r3, r7
   854e2:	443a      	add	r2, r7
   854e4:	60a3      	str	r3, [r4, #8]
   854e6:	6022      	str	r2, [r4, #0]
   854e8:	2b00      	cmp	r3, #0
   854ea:	d149      	bne.n	85580 <__sfvwrite_r+0x230>
   854ec:	4648      	mov	r0, r9
   854ee:	4621      	mov	r1, r4
   854f0:	f7ff fcea 	bl	84ec8 <_fflush_r>
   854f4:	2800      	cmp	r0, #0
   854f6:	d043      	beq.n	85580 <__sfvwrite_r+0x230>
   854f8:	89a3      	ldrh	r3, [r4, #12]
   854fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   854fe:	f04f 30ff 	mov.w	r0, #4294967295
   85502:	81a3      	strh	r3, [r4, #12]
   85504:	b003      	add	sp, #12
   85506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8550a:	4680      	mov	r8, r0
   8550c:	4683      	mov	fp, r0
   8550e:	4682      	mov	sl, r0
   85510:	9000      	str	r0, [sp, #0]
   85512:	f1ba 0f00 	cmp.w	sl, #0
   85516:	d02b      	beq.n	85570 <__sfvwrite_r+0x220>
   85518:	9b00      	ldr	r3, [sp, #0]
   8551a:	2b00      	cmp	r3, #0
   8551c:	d04f      	beq.n	855be <__sfvwrite_r+0x26e>
   8551e:	45d0      	cmp	r8, sl
   85520:	4643      	mov	r3, r8
   85522:	bf28      	it	cs
   85524:	4653      	movcs	r3, sl
   85526:	6820      	ldr	r0, [r4, #0]
   85528:	6921      	ldr	r1, [r4, #16]
   8552a:	461f      	mov	r7, r3
   8552c:	4288      	cmp	r0, r1
   8552e:	f8d4 e008 	ldr.w	lr, [r4, #8]
   85532:	6962      	ldr	r2, [r4, #20]
   85534:	d903      	bls.n	8553e <__sfvwrite_r+0x1ee>
   85536:	eb0e 0c02 	add.w	ip, lr, r2
   8553a:	4563      	cmp	r3, ip
   8553c:	dc5e      	bgt.n	855fc <__sfvwrite_r+0x2ac>
   8553e:	4293      	cmp	r3, r2
   85540:	db24      	blt.n	8558c <__sfvwrite_r+0x23c>
   85542:	4613      	mov	r3, r2
   85544:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85546:	4648      	mov	r0, r9
   85548:	69e1      	ldr	r1, [r4, #28]
   8554a:	465a      	mov	r2, fp
   8554c:	47b8      	blx	r7
   8554e:	1e07      	subs	r7, r0, #0
   85550:	ddd2      	ble.n	854f8 <__sfvwrite_r+0x1a8>
   85552:	ebb8 0807 	subs.w	r8, r8, r7
   85556:	d029      	beq.n	855ac <__sfvwrite_r+0x25c>
   85558:	68b3      	ldr	r3, [r6, #8]
   8555a:	44bb      	add	fp, r7
   8555c:	1bdb      	subs	r3, r3, r7
   8555e:	ebc7 0a0a 	rsb	sl, r7, sl
   85562:	60b3      	str	r3, [r6, #8]
   85564:	2b00      	cmp	r3, #0
   85566:	f43f af27 	beq.w	853b8 <__sfvwrite_r+0x68>
   8556a:	f1ba 0f00 	cmp.w	sl, #0
   8556e:	d1d3      	bne.n	85518 <__sfvwrite_r+0x1c8>
   85570:	2300      	movs	r3, #0
   85572:	f8d5 b000 	ldr.w	fp, [r5]
   85576:	f8d5 a004 	ldr.w	sl, [r5, #4]
   8557a:	9300      	str	r3, [sp, #0]
   8557c:	3508      	adds	r5, #8
   8557e:	e7c8      	b.n	85512 <__sfvwrite_r+0x1c2>
   85580:	4638      	mov	r0, r7
   85582:	e781      	b.n	85488 <__sfvwrite_r+0x138>
   85584:	4647      	mov	r7, r8
   85586:	46c2      	mov	sl, r8
   85588:	6820      	ldr	r0, [r4, #0]
   8558a:	e771      	b.n	85470 <__sfvwrite_r+0x120>
   8558c:	461a      	mov	r2, r3
   8558e:	4659      	mov	r1, fp
   85590:	9301      	str	r3, [sp, #4]
   85592:	f000 fbe7 	bl	85d64 <memmove>
   85596:	68a2      	ldr	r2, [r4, #8]
   85598:	6821      	ldr	r1, [r4, #0]
   8559a:	9b01      	ldr	r3, [sp, #4]
   8559c:	ebb8 0807 	subs.w	r8, r8, r7
   855a0:	eba2 0203 	sub.w	r2, r2, r3
   855a4:	440b      	add	r3, r1
   855a6:	60a2      	str	r2, [r4, #8]
   855a8:	6023      	str	r3, [r4, #0]
   855aa:	d1d5      	bne.n	85558 <__sfvwrite_r+0x208>
   855ac:	4648      	mov	r0, r9
   855ae:	4621      	mov	r1, r4
   855b0:	f7ff fc8a 	bl	84ec8 <_fflush_r>
   855b4:	2800      	cmp	r0, #0
   855b6:	d19f      	bne.n	854f8 <__sfvwrite_r+0x1a8>
   855b8:	f8cd 8000 	str.w	r8, [sp]
   855bc:	e7cc      	b.n	85558 <__sfvwrite_r+0x208>
   855be:	4658      	mov	r0, fp
   855c0:	210a      	movs	r1, #10
   855c2:	4652      	mov	r2, sl
   855c4:	f000 fb84 	bl	85cd0 <memchr>
   855c8:	2800      	cmp	r0, #0
   855ca:	d041      	beq.n	85650 <__sfvwrite_r+0x300>
   855cc:	3001      	adds	r0, #1
   855ce:	2301      	movs	r3, #1
   855d0:	ebcb 0800 	rsb	r8, fp, r0
   855d4:	9300      	str	r3, [sp, #0]
   855d6:	e7a2      	b.n	8551e <__sfvwrite_r+0x1ce>
   855d8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   855dc:	4543      	cmp	r3, r8
   855de:	bf28      	it	cs
   855e0:	4643      	movcs	r3, r8
   855e2:	fb93 f3f2 	sdiv	r3, r3, r2
   855e6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   855e8:	fb03 f302 	mul.w	r3, r3, r2
   855ec:	4648      	mov	r0, r9
   855ee:	69e1      	ldr	r1, [r4, #28]
   855f0:	465a      	mov	r2, fp
   855f2:	47b8      	blx	r7
   855f4:	2800      	cmp	r0, #0
   855f6:	f73f af47 	bgt.w	85488 <__sfvwrite_r+0x138>
   855fa:	e77d      	b.n	854f8 <__sfvwrite_r+0x1a8>
   855fc:	4662      	mov	r2, ip
   855fe:	4659      	mov	r1, fp
   85600:	f8cd c004 	str.w	ip, [sp, #4]
   85604:	f000 fbae 	bl	85d64 <memmove>
   85608:	6823      	ldr	r3, [r4, #0]
   8560a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8560e:	4648      	mov	r0, r9
   85610:	4463      	add	r3, ip
   85612:	6023      	str	r3, [r4, #0]
   85614:	4621      	mov	r1, r4
   85616:	f7ff fc57 	bl	84ec8 <_fflush_r>
   8561a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8561e:	2800      	cmp	r0, #0
   85620:	f47f af6a 	bne.w	854f8 <__sfvwrite_r+0x1a8>
   85624:	4667      	mov	r7, ip
   85626:	e794      	b.n	85552 <__sfvwrite_r+0x202>
   85628:	4648      	mov	r0, r9
   8562a:	f000 fc03 	bl	85e34 <_realloc_r>
   8562e:	9b00      	ldr	r3, [sp, #0]
   85630:	4682      	mov	sl, r0
   85632:	2800      	cmp	r0, #0
   85634:	f47f af12 	bne.w	8545c <__sfvwrite_r+0x10c>
   85638:	4648      	mov	r0, r9
   8563a:	6921      	ldr	r1, [r4, #16]
   8563c:	f7ff fdb0 	bl	851a0 <_free_r>
   85640:	89a3      	ldrh	r3, [r4, #12]
   85642:	220c      	movs	r2, #12
   85644:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85648:	b29b      	uxth	r3, r3
   8564a:	f8c9 2000 	str.w	r2, [r9]
   8564e:	e754      	b.n	854fa <__sfvwrite_r+0x1aa>
   85650:	2301      	movs	r3, #1
   85652:	f10a 0801 	add.w	r8, sl, #1
   85656:	9300      	str	r3, [sp, #0]
   85658:	e761      	b.n	8551e <__sfvwrite_r+0x1ce>
   8565a:	f04f 30ff 	mov.w	r0, #4294967295
   8565e:	e6ac      	b.n	853ba <__sfvwrite_r+0x6a>
   85660:	230c      	movs	r3, #12
   85662:	f8c9 3000 	str.w	r3, [r9]
   85666:	89a3      	ldrh	r3, [r4, #12]
   85668:	e747      	b.n	854fa <__sfvwrite_r+0x1aa>
   8566a:	bf00      	nop
   8566c:	7ffffc00 	.word	0x7ffffc00

00085670 <_fwalk_reent>:
   85670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85674:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   85678:	d01e      	beq.n	856b8 <_fwalk_reent+0x48>
   8567a:	4688      	mov	r8, r1
   8567c:	4607      	mov	r7, r0
   8567e:	f04f 0900 	mov.w	r9, #0
   85682:	6875      	ldr	r5, [r6, #4]
   85684:	68b4      	ldr	r4, [r6, #8]
   85686:	3d01      	subs	r5, #1
   85688:	d410      	bmi.n	856ac <_fwalk_reent+0x3c>
   8568a:	89a3      	ldrh	r3, [r4, #12]
   8568c:	3d01      	subs	r5, #1
   8568e:	2b01      	cmp	r3, #1
   85690:	d908      	bls.n	856a4 <_fwalk_reent+0x34>
   85692:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85696:	3301      	adds	r3, #1
   85698:	d004      	beq.n	856a4 <_fwalk_reent+0x34>
   8569a:	4638      	mov	r0, r7
   8569c:	4621      	mov	r1, r4
   8569e:	47c0      	blx	r8
   856a0:	ea49 0900 	orr.w	r9, r9, r0
   856a4:	1c6b      	adds	r3, r5, #1
   856a6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   856aa:	d1ee      	bne.n	8568a <_fwalk_reent+0x1a>
   856ac:	6836      	ldr	r6, [r6, #0]
   856ae:	2e00      	cmp	r6, #0
   856b0:	d1e7      	bne.n	85682 <_fwalk_reent+0x12>
   856b2:	4648      	mov	r0, r9
   856b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   856b8:	46b1      	mov	r9, r6
   856ba:	4648      	mov	r0, r9
   856bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000856c0 <__locale_charset>:
   856c0:	4800      	ldr	r0, [pc, #0]	; (856c4 <__locale_charset+0x4>)
   856c2:	4770      	bx	lr
   856c4:	2007056c 	.word	0x2007056c

000856c8 <__locale_mb_cur_max>:
   856c8:	4b01      	ldr	r3, [pc, #4]	; (856d0 <__locale_mb_cur_max+0x8>)
   856ca:	6818      	ldr	r0, [r3, #0]
   856cc:	4770      	bx	lr
   856ce:	bf00      	nop
   856d0:	2007058c 	.word	0x2007058c

000856d4 <__smakebuf_r>:
   856d4:	898b      	ldrh	r3, [r1, #12]
   856d6:	b29a      	uxth	r2, r3
   856d8:	f012 0f02 	tst.w	r2, #2
   856dc:	d13c      	bne.n	85758 <__smakebuf_r+0x84>
   856de:	b5f0      	push	{r4, r5, r6, r7, lr}
   856e0:	460c      	mov	r4, r1
   856e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   856e6:	b091      	sub	sp, #68	; 0x44
   856e8:	2900      	cmp	r1, #0
   856ea:	4605      	mov	r5, r0
   856ec:	db19      	blt.n	85722 <__smakebuf_r+0x4e>
   856ee:	aa01      	add	r2, sp, #4
   856f0:	f000 ff2a 	bl	86548 <_fstat_r>
   856f4:	2800      	cmp	r0, #0
   856f6:	db12      	blt.n	8571e <__smakebuf_r+0x4a>
   856f8:	9b02      	ldr	r3, [sp, #8]
   856fa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   856fe:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
   85702:	fab7 f787 	clz	r7, r7
   85706:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   8570a:	ea4f 1757 	mov.w	r7, r7, lsr #5
   8570e:	d02a      	beq.n	85766 <__smakebuf_r+0x92>
   85710:	89a3      	ldrh	r3, [r4, #12]
   85712:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85716:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8571a:	81a3      	strh	r3, [r4, #12]
   8571c:	e00b      	b.n	85736 <__smakebuf_r+0x62>
   8571e:	89a3      	ldrh	r3, [r4, #12]
   85720:	b29a      	uxth	r2, r3
   85722:	f012 0f80 	tst.w	r2, #128	; 0x80
   85726:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8572a:	81a3      	strh	r3, [r4, #12]
   8572c:	bf0c      	ite	eq
   8572e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   85732:	2640      	movne	r6, #64	; 0x40
   85734:	2700      	movs	r7, #0
   85736:	4628      	mov	r0, r5
   85738:	4631      	mov	r1, r6
   8573a:	f000 f843 	bl	857c4 <_malloc_r>
   8573e:	89a3      	ldrh	r3, [r4, #12]
   85740:	b340      	cbz	r0, 85794 <__smakebuf_r+0xc0>
   85742:	4a1a      	ldr	r2, [pc, #104]	; (857ac <__smakebuf_r+0xd8>)
   85744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85748:	63ea      	str	r2, [r5, #60]	; 0x3c
   8574a:	81a3      	strh	r3, [r4, #12]
   8574c:	6020      	str	r0, [r4, #0]
   8574e:	6120      	str	r0, [r4, #16]
   85750:	6166      	str	r6, [r4, #20]
   85752:	b99f      	cbnz	r7, 8577c <__smakebuf_r+0xa8>
   85754:	b011      	add	sp, #68	; 0x44
   85756:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85758:	f101 0343 	add.w	r3, r1, #67	; 0x43
   8575c:	2201      	movs	r2, #1
   8575e:	600b      	str	r3, [r1, #0]
   85760:	610b      	str	r3, [r1, #16]
   85762:	614a      	str	r2, [r1, #20]
   85764:	4770      	bx	lr
   85766:	4b12      	ldr	r3, [pc, #72]	; (857b0 <__smakebuf_r+0xdc>)
   85768:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   8576a:	429a      	cmp	r2, r3
   8576c:	d1d0      	bne.n	85710 <__smakebuf_r+0x3c>
   8576e:	89a3      	ldrh	r3, [r4, #12]
   85770:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85774:	4333      	orrs	r3, r6
   85776:	81a3      	strh	r3, [r4, #12]
   85778:	64e6      	str	r6, [r4, #76]	; 0x4c
   8577a:	e7dc      	b.n	85736 <__smakebuf_r+0x62>
   8577c:	4628      	mov	r0, r5
   8577e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85782:	f000 fef5 	bl	86570 <_isatty_r>
   85786:	2800      	cmp	r0, #0
   85788:	d0e4      	beq.n	85754 <__smakebuf_r+0x80>
   8578a:	89a3      	ldrh	r3, [r4, #12]
   8578c:	f043 0301 	orr.w	r3, r3, #1
   85790:	81a3      	strh	r3, [r4, #12]
   85792:	e7df      	b.n	85754 <__smakebuf_r+0x80>
   85794:	059a      	lsls	r2, r3, #22
   85796:	d4dd      	bmi.n	85754 <__smakebuf_r+0x80>
   85798:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8579c:	f043 0302 	orr.w	r3, r3, #2
   857a0:	2101      	movs	r1, #1
   857a2:	81a3      	strh	r3, [r4, #12]
   857a4:	6022      	str	r2, [r4, #0]
   857a6:	6122      	str	r2, [r4, #16]
   857a8:	6161      	str	r1, [r4, #20]
   857aa:	e7d3      	b.n	85754 <__smakebuf_r+0x80>
   857ac:	00084ef5 	.word	0x00084ef5
   857b0:	00086295 	.word	0x00086295

000857b4 <malloc>:
   857b4:	4b02      	ldr	r3, [pc, #8]	; (857c0 <malloc+0xc>)
   857b6:	4601      	mov	r1, r0
   857b8:	6818      	ldr	r0, [r3, #0]
   857ba:	f000 b803 	b.w	857c4 <_malloc_r>
   857be:	bf00      	nop
   857c0:	20070568 	.word	0x20070568

000857c4 <_malloc_r>:
   857c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   857c8:	f101 050b 	add.w	r5, r1, #11
   857cc:	2d16      	cmp	r5, #22
   857ce:	b083      	sub	sp, #12
   857d0:	4606      	mov	r6, r0
   857d2:	d927      	bls.n	85824 <_malloc_r+0x60>
   857d4:	f035 0507 	bics.w	r5, r5, #7
   857d8:	f100 80b6 	bmi.w	85948 <_malloc_r+0x184>
   857dc:	42a9      	cmp	r1, r5
   857de:	f200 80b3 	bhi.w	85948 <_malloc_r+0x184>
   857e2:	f000 fb23 	bl	85e2c <__malloc_lock>
   857e6:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   857ea:	d222      	bcs.n	85832 <_malloc_r+0x6e>
   857ec:	4fbc      	ldr	r7, [pc, #752]	; (85ae0 <_malloc_r+0x31c>)
   857ee:	08e8      	lsrs	r0, r5, #3
   857f0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
   857f4:	68dc      	ldr	r4, [r3, #12]
   857f6:	429c      	cmp	r4, r3
   857f8:	f000 81bc 	beq.w	85b74 <_malloc_r+0x3b0>
   857fc:	6863      	ldr	r3, [r4, #4]
   857fe:	68e1      	ldr	r1, [r4, #12]
   85800:	f023 0303 	bic.w	r3, r3, #3
   85804:	4423      	add	r3, r4
   85806:	685a      	ldr	r2, [r3, #4]
   85808:	68a5      	ldr	r5, [r4, #8]
   8580a:	f042 0201 	orr.w	r2, r2, #1
   8580e:	60e9      	str	r1, [r5, #12]
   85810:	4630      	mov	r0, r6
   85812:	608d      	str	r5, [r1, #8]
   85814:	605a      	str	r2, [r3, #4]
   85816:	f000 fb0b 	bl	85e30 <__malloc_unlock>
   8581a:	3408      	adds	r4, #8
   8581c:	4620      	mov	r0, r4
   8581e:	b003      	add	sp, #12
   85820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85824:	2910      	cmp	r1, #16
   85826:	f200 808f 	bhi.w	85948 <_malloc_r+0x184>
   8582a:	f000 faff 	bl	85e2c <__malloc_lock>
   8582e:	2510      	movs	r5, #16
   85830:	e7dc      	b.n	857ec <_malloc_r+0x28>
   85832:	0a68      	lsrs	r0, r5, #9
   85834:	f000 808f 	beq.w	85956 <_malloc_r+0x192>
   85838:	2804      	cmp	r0, #4
   8583a:	f200 8147 	bhi.w	85acc <_malloc_r+0x308>
   8583e:	09a8      	lsrs	r0, r5, #6
   85840:	3038      	adds	r0, #56	; 0x38
   85842:	0041      	lsls	r1, r0, #1
   85844:	4fa6      	ldr	r7, [pc, #664]	; (85ae0 <_malloc_r+0x31c>)
   85846:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8584a:	68cc      	ldr	r4, [r1, #12]
   8584c:	42a1      	cmp	r1, r4
   8584e:	d106      	bne.n	8585e <_malloc_r+0x9a>
   85850:	e00c      	b.n	8586c <_malloc_r+0xa8>
   85852:	2a00      	cmp	r2, #0
   85854:	f280 8082 	bge.w	8595c <_malloc_r+0x198>
   85858:	68e4      	ldr	r4, [r4, #12]
   8585a:	42a1      	cmp	r1, r4
   8585c:	d006      	beq.n	8586c <_malloc_r+0xa8>
   8585e:	6863      	ldr	r3, [r4, #4]
   85860:	f023 0303 	bic.w	r3, r3, #3
   85864:	1b5a      	subs	r2, r3, r5
   85866:	2a0f      	cmp	r2, #15
   85868:	ddf3      	ble.n	85852 <_malloc_r+0x8e>
   8586a:	3801      	subs	r0, #1
   8586c:	3001      	adds	r0, #1
   8586e:	499c      	ldr	r1, [pc, #624]	; (85ae0 <_malloc_r+0x31c>)
   85870:	693c      	ldr	r4, [r7, #16]
   85872:	f101 0e08 	add.w	lr, r1, #8
   85876:	4574      	cmp	r4, lr
   85878:	f000 8171 	beq.w	85b5e <_malloc_r+0x39a>
   8587c:	6863      	ldr	r3, [r4, #4]
   8587e:	f023 0303 	bic.w	r3, r3, #3
   85882:	1b5a      	subs	r2, r3, r5
   85884:	2a0f      	cmp	r2, #15
   85886:	f300 8157 	bgt.w	85b38 <_malloc_r+0x374>
   8588a:	2a00      	cmp	r2, #0
   8588c:	f8c1 e014 	str.w	lr, [r1, #20]
   85890:	f8c1 e010 	str.w	lr, [r1, #16]
   85894:	da66      	bge.n	85964 <_malloc_r+0x1a0>
   85896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8589a:	f080 812d 	bcs.w	85af8 <_malloc_r+0x334>
   8589e:	08db      	lsrs	r3, r3, #3
   858a0:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
   858a4:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   858a8:	684a      	ldr	r2, [r1, #4]
   858aa:	2301      	movs	r3, #1
   858ac:	fa03 f30c 	lsl.w	r3, r3, ip
   858b0:	f8d8 c008 	ldr.w	ip, [r8, #8]
   858b4:	4313      	orrs	r3, r2
   858b6:	f8c4 c008 	str.w	ip, [r4, #8]
   858ba:	f8c4 800c 	str.w	r8, [r4, #12]
   858be:	604b      	str	r3, [r1, #4]
   858c0:	f8c8 4008 	str.w	r4, [r8, #8]
   858c4:	f8cc 400c 	str.w	r4, [ip, #12]
   858c8:	1082      	asrs	r2, r0, #2
   858ca:	2401      	movs	r4, #1
   858cc:	4094      	lsls	r4, r2
   858ce:	429c      	cmp	r4, r3
   858d0:	d855      	bhi.n	8597e <_malloc_r+0x1ba>
   858d2:	4223      	tst	r3, r4
   858d4:	d106      	bne.n	858e4 <_malloc_r+0x120>
   858d6:	f020 0003 	bic.w	r0, r0, #3
   858da:	0064      	lsls	r4, r4, #1
   858dc:	4223      	tst	r3, r4
   858de:	f100 0004 	add.w	r0, r0, #4
   858e2:	d0fa      	beq.n	858da <_malloc_r+0x116>
   858e4:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
   858e8:	46c4      	mov	ip, r8
   858ea:	4681      	mov	r9, r0
   858ec:	f8dc 300c 	ldr.w	r3, [ip, #12]
   858f0:	459c      	cmp	ip, r3
   858f2:	d107      	bne.n	85904 <_malloc_r+0x140>
   858f4:	e135      	b.n	85b62 <_malloc_r+0x39e>
   858f6:	2900      	cmp	r1, #0
   858f8:	f280 8145 	bge.w	85b86 <_malloc_r+0x3c2>
   858fc:	68db      	ldr	r3, [r3, #12]
   858fe:	459c      	cmp	ip, r3
   85900:	f000 812f 	beq.w	85b62 <_malloc_r+0x39e>
   85904:	685a      	ldr	r2, [r3, #4]
   85906:	f022 0203 	bic.w	r2, r2, #3
   8590a:	1b51      	subs	r1, r2, r5
   8590c:	290f      	cmp	r1, #15
   8590e:	ddf2      	ble.n	858f6 <_malloc_r+0x132>
   85910:	461c      	mov	r4, r3
   85912:	68da      	ldr	r2, [r3, #12]
   85914:	f854 cf08 	ldr.w	ip, [r4, #8]!
   85918:	f045 0901 	orr.w	r9, r5, #1
   8591c:	f041 0801 	orr.w	r8, r1, #1
   85920:	441d      	add	r5, r3
   85922:	f8c3 9004 	str.w	r9, [r3, #4]
   85926:	4630      	mov	r0, r6
   85928:	f8cc 200c 	str.w	r2, [ip, #12]
   8592c:	f8c2 c008 	str.w	ip, [r2, #8]
   85930:	617d      	str	r5, [r7, #20]
   85932:	613d      	str	r5, [r7, #16]
   85934:	f8c5 e00c 	str.w	lr, [r5, #12]
   85938:	f8c5 e008 	str.w	lr, [r5, #8]
   8593c:	f8c5 8004 	str.w	r8, [r5, #4]
   85940:	5069      	str	r1, [r5, r1]
   85942:	f000 fa75 	bl	85e30 <__malloc_unlock>
   85946:	e769      	b.n	8581c <_malloc_r+0x58>
   85948:	2400      	movs	r4, #0
   8594a:	4620      	mov	r0, r4
   8594c:	230c      	movs	r3, #12
   8594e:	6033      	str	r3, [r6, #0]
   85950:	b003      	add	sp, #12
   85952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85956:	217e      	movs	r1, #126	; 0x7e
   85958:	203f      	movs	r0, #63	; 0x3f
   8595a:	e773      	b.n	85844 <_malloc_r+0x80>
   8595c:	4423      	add	r3, r4
   8595e:	685a      	ldr	r2, [r3, #4]
   85960:	68e1      	ldr	r1, [r4, #12]
   85962:	e751      	b.n	85808 <_malloc_r+0x44>
   85964:	4423      	add	r3, r4
   85966:	685a      	ldr	r2, [r3, #4]
   85968:	4630      	mov	r0, r6
   8596a:	f042 0201 	orr.w	r2, r2, #1
   8596e:	605a      	str	r2, [r3, #4]
   85970:	3408      	adds	r4, #8
   85972:	f000 fa5d 	bl	85e30 <__malloc_unlock>
   85976:	4620      	mov	r0, r4
   85978:	b003      	add	sp, #12
   8597a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8597e:	68bc      	ldr	r4, [r7, #8]
   85980:	6863      	ldr	r3, [r4, #4]
   85982:	f023 0803 	bic.w	r8, r3, #3
   85986:	4545      	cmp	r5, r8
   85988:	d804      	bhi.n	85994 <_malloc_r+0x1d0>
   8598a:	ebc5 0308 	rsb	r3, r5, r8
   8598e:	2b0f      	cmp	r3, #15
   85990:	f300 808c 	bgt.w	85aac <_malloc_r+0x2e8>
   85994:	4b53      	ldr	r3, [pc, #332]	; (85ae4 <_malloc_r+0x320>)
   85996:	f8df a15c 	ldr.w	sl, [pc, #348]	; 85af4 <_malloc_r+0x330>
   8599a:	681a      	ldr	r2, [r3, #0]
   8599c:	f8da 3000 	ldr.w	r3, [sl]
   859a0:	442a      	add	r2, r5
   859a2:	3301      	adds	r3, #1
   859a4:	eb04 0b08 	add.w	fp, r4, r8
   859a8:	f000 8151 	beq.w	85c4e <_malloc_r+0x48a>
   859ac:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   859b0:	320f      	adds	r2, #15
   859b2:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   859b6:	f022 020f 	bic.w	r2, r2, #15
   859ba:	4611      	mov	r1, r2
   859bc:	4630      	mov	r0, r6
   859be:	9201      	str	r2, [sp, #4]
   859c0:	f000 fc28 	bl	86214 <_sbrk_r>
   859c4:	f1b0 3fff 	cmp.w	r0, #4294967295
   859c8:	4681      	mov	r9, r0
   859ca:	9a01      	ldr	r2, [sp, #4]
   859cc:	f000 8148 	beq.w	85c60 <_malloc_r+0x49c>
   859d0:	4583      	cmp	fp, r0
   859d2:	f200 80ef 	bhi.w	85bb4 <_malloc_r+0x3f0>
   859d6:	4b44      	ldr	r3, [pc, #272]	; (85ae8 <_malloc_r+0x324>)
   859d8:	45cb      	cmp	fp, r9
   859da:	6819      	ldr	r1, [r3, #0]
   859dc:	4411      	add	r1, r2
   859de:	6019      	str	r1, [r3, #0]
   859e0:	f000 8143 	beq.w	85c6a <_malloc_r+0x4a6>
   859e4:	f8da 0000 	ldr.w	r0, [sl]
   859e8:	f8df e108 	ldr.w	lr, [pc, #264]	; 85af4 <_malloc_r+0x330>
   859ec:	3001      	adds	r0, #1
   859ee:	bf1b      	ittet	ne
   859f0:	ebcb 0b09 	rsbne	fp, fp, r9
   859f4:	4459      	addne	r1, fp
   859f6:	f8ce 9000 	streq.w	r9, [lr]
   859fa:	6019      	strne	r1, [r3, #0]
   859fc:	f019 0107 	ands.w	r1, r9, #7
   85a00:	f000 8108 	beq.w	85c14 <_malloc_r+0x450>
   85a04:	f1c1 0008 	rsb	r0, r1, #8
   85a08:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   85a0c:	4481      	add	r9, r0
   85a0e:	3108      	adds	r1, #8
   85a10:	444a      	add	r2, r9
   85a12:	f3c2 020b 	ubfx	r2, r2, #0, #12
   85a16:	ebc2 0a01 	rsb	sl, r2, r1
   85a1a:	4651      	mov	r1, sl
   85a1c:	4630      	mov	r0, r6
   85a1e:	9301      	str	r3, [sp, #4]
   85a20:	f000 fbf8 	bl	86214 <_sbrk_r>
   85a24:	1c43      	adds	r3, r0, #1
   85a26:	9b01      	ldr	r3, [sp, #4]
   85a28:	f000 812d 	beq.w	85c86 <_malloc_r+0x4c2>
   85a2c:	ebc9 0200 	rsb	r2, r9, r0
   85a30:	4452      	add	r2, sl
   85a32:	f042 0201 	orr.w	r2, r2, #1
   85a36:	6819      	ldr	r1, [r3, #0]
   85a38:	42bc      	cmp	r4, r7
   85a3a:	4451      	add	r1, sl
   85a3c:	f8c7 9008 	str.w	r9, [r7, #8]
   85a40:	6019      	str	r1, [r3, #0]
   85a42:	f8c9 2004 	str.w	r2, [r9, #4]
   85a46:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 85ae8 <_malloc_r+0x324>
   85a4a:	d016      	beq.n	85a7a <_malloc_r+0x2b6>
   85a4c:	f1b8 0f0f 	cmp.w	r8, #15
   85a50:	f240 80ef 	bls.w	85c32 <_malloc_r+0x46e>
   85a54:	6862      	ldr	r2, [r4, #4]
   85a56:	f1a8 030c 	sub.w	r3, r8, #12
   85a5a:	f023 0307 	bic.w	r3, r3, #7
   85a5e:	f002 0201 	and.w	r2, r2, #1
   85a62:	18e0      	adds	r0, r4, r3
   85a64:	f04f 0e05 	mov.w	lr, #5
   85a68:	431a      	orrs	r2, r3
   85a6a:	2b0f      	cmp	r3, #15
   85a6c:	6062      	str	r2, [r4, #4]
   85a6e:	f8c0 e004 	str.w	lr, [r0, #4]
   85a72:	f8c0 e008 	str.w	lr, [r0, #8]
   85a76:	f200 810a 	bhi.w	85c8e <_malloc_r+0x4ca>
   85a7a:	4b1c      	ldr	r3, [pc, #112]	; (85aec <_malloc_r+0x328>)
   85a7c:	68bc      	ldr	r4, [r7, #8]
   85a7e:	681a      	ldr	r2, [r3, #0]
   85a80:	4291      	cmp	r1, r2
   85a82:	bf88      	it	hi
   85a84:	6019      	strhi	r1, [r3, #0]
   85a86:	4b1a      	ldr	r3, [pc, #104]	; (85af0 <_malloc_r+0x32c>)
   85a88:	681a      	ldr	r2, [r3, #0]
   85a8a:	4291      	cmp	r1, r2
   85a8c:	6862      	ldr	r2, [r4, #4]
   85a8e:	bf88      	it	hi
   85a90:	6019      	strhi	r1, [r3, #0]
   85a92:	f022 0203 	bic.w	r2, r2, #3
   85a96:	4295      	cmp	r5, r2
   85a98:	eba2 0305 	sub.w	r3, r2, r5
   85a9c:	d801      	bhi.n	85aa2 <_malloc_r+0x2de>
   85a9e:	2b0f      	cmp	r3, #15
   85aa0:	dc04      	bgt.n	85aac <_malloc_r+0x2e8>
   85aa2:	4630      	mov	r0, r6
   85aa4:	f000 f9c4 	bl	85e30 <__malloc_unlock>
   85aa8:	2400      	movs	r4, #0
   85aaa:	e6b7      	b.n	8581c <_malloc_r+0x58>
   85aac:	f045 0201 	orr.w	r2, r5, #1
   85ab0:	f043 0301 	orr.w	r3, r3, #1
   85ab4:	4425      	add	r5, r4
   85ab6:	6062      	str	r2, [r4, #4]
   85ab8:	4630      	mov	r0, r6
   85aba:	60bd      	str	r5, [r7, #8]
   85abc:	3408      	adds	r4, #8
   85abe:	606b      	str	r3, [r5, #4]
   85ac0:	f000 f9b6 	bl	85e30 <__malloc_unlock>
   85ac4:	4620      	mov	r0, r4
   85ac6:	b003      	add	sp, #12
   85ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85acc:	2814      	cmp	r0, #20
   85ace:	d969      	bls.n	85ba4 <_malloc_r+0x3e0>
   85ad0:	2854      	cmp	r0, #84	; 0x54
   85ad2:	f200 8098 	bhi.w	85c06 <_malloc_r+0x442>
   85ad6:	0b28      	lsrs	r0, r5, #12
   85ad8:	306e      	adds	r0, #110	; 0x6e
   85ada:	0041      	lsls	r1, r0, #1
   85adc:	e6b2      	b.n	85844 <_malloc_r+0x80>
   85ade:	bf00      	nop
   85ae0:	20070590 	.word	0x20070590
   85ae4:	20078c3c 	.word	0x20078c3c
   85ae8:	20078c40 	.word	0x20078c40
   85aec:	20078c38 	.word	0x20078c38
   85af0:	20078c34 	.word	0x20078c34
   85af4:	2007099c 	.word	0x2007099c
   85af8:	0a5a      	lsrs	r2, r3, #9
   85afa:	2a04      	cmp	r2, #4
   85afc:	d955      	bls.n	85baa <_malloc_r+0x3e6>
   85afe:	2a14      	cmp	r2, #20
   85b00:	f200 80a7 	bhi.w	85c52 <_malloc_r+0x48e>
   85b04:	325b      	adds	r2, #91	; 0x5b
   85b06:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85b0a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
   85b0e:	f8dc 1008 	ldr.w	r1, [ip, #8]
   85b12:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 85ccc <_malloc_r+0x508>
   85b16:	4561      	cmp	r1, ip
   85b18:	d07f      	beq.n	85c1a <_malloc_r+0x456>
   85b1a:	684a      	ldr	r2, [r1, #4]
   85b1c:	f022 0203 	bic.w	r2, r2, #3
   85b20:	4293      	cmp	r3, r2
   85b22:	d202      	bcs.n	85b2a <_malloc_r+0x366>
   85b24:	6889      	ldr	r1, [r1, #8]
   85b26:	458c      	cmp	ip, r1
   85b28:	d1f7      	bne.n	85b1a <_malloc_r+0x356>
   85b2a:	68ca      	ldr	r2, [r1, #12]
   85b2c:	687b      	ldr	r3, [r7, #4]
   85b2e:	60e2      	str	r2, [r4, #12]
   85b30:	60a1      	str	r1, [r4, #8]
   85b32:	6094      	str	r4, [r2, #8]
   85b34:	60cc      	str	r4, [r1, #12]
   85b36:	e6c7      	b.n	858c8 <_malloc_r+0x104>
   85b38:	f045 0701 	orr.w	r7, r5, #1
   85b3c:	f042 0301 	orr.w	r3, r2, #1
   85b40:	4425      	add	r5, r4
   85b42:	6067      	str	r7, [r4, #4]
   85b44:	4630      	mov	r0, r6
   85b46:	614d      	str	r5, [r1, #20]
   85b48:	610d      	str	r5, [r1, #16]
   85b4a:	f8c5 e00c 	str.w	lr, [r5, #12]
   85b4e:	f8c5 e008 	str.w	lr, [r5, #8]
   85b52:	606b      	str	r3, [r5, #4]
   85b54:	50aa      	str	r2, [r5, r2]
   85b56:	3408      	adds	r4, #8
   85b58:	f000 f96a 	bl	85e30 <__malloc_unlock>
   85b5c:	e65e      	b.n	8581c <_malloc_r+0x58>
   85b5e:	684b      	ldr	r3, [r1, #4]
   85b60:	e6b2      	b.n	858c8 <_malloc_r+0x104>
   85b62:	f109 0901 	add.w	r9, r9, #1
   85b66:	f019 0f03 	tst.w	r9, #3
   85b6a:	f10c 0c08 	add.w	ip, ip, #8
   85b6e:	f47f aebd 	bne.w	858ec <_malloc_r+0x128>
   85b72:	e02c      	b.n	85bce <_malloc_r+0x40a>
   85b74:	f104 0308 	add.w	r3, r4, #8
   85b78:	6964      	ldr	r4, [r4, #20]
   85b7a:	42a3      	cmp	r3, r4
   85b7c:	bf08      	it	eq
   85b7e:	3002      	addeq	r0, #2
   85b80:	f43f ae75 	beq.w	8586e <_malloc_r+0xaa>
   85b84:	e63a      	b.n	857fc <_malloc_r+0x38>
   85b86:	461c      	mov	r4, r3
   85b88:	441a      	add	r2, r3
   85b8a:	6851      	ldr	r1, [r2, #4]
   85b8c:	68db      	ldr	r3, [r3, #12]
   85b8e:	f854 5f08 	ldr.w	r5, [r4, #8]!
   85b92:	f041 0101 	orr.w	r1, r1, #1
   85b96:	6051      	str	r1, [r2, #4]
   85b98:	4630      	mov	r0, r6
   85b9a:	60eb      	str	r3, [r5, #12]
   85b9c:	609d      	str	r5, [r3, #8]
   85b9e:	f000 f947 	bl	85e30 <__malloc_unlock>
   85ba2:	e63b      	b.n	8581c <_malloc_r+0x58>
   85ba4:	305b      	adds	r0, #91	; 0x5b
   85ba6:	0041      	lsls	r1, r0, #1
   85ba8:	e64c      	b.n	85844 <_malloc_r+0x80>
   85baa:	099a      	lsrs	r2, r3, #6
   85bac:	3238      	adds	r2, #56	; 0x38
   85bae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85bb2:	e7aa      	b.n	85b0a <_malloc_r+0x346>
   85bb4:	42bc      	cmp	r4, r7
   85bb6:	4b45      	ldr	r3, [pc, #276]	; (85ccc <_malloc_r+0x508>)
   85bb8:	f43f af0d 	beq.w	859d6 <_malloc_r+0x212>
   85bbc:	689c      	ldr	r4, [r3, #8]
   85bbe:	6862      	ldr	r2, [r4, #4]
   85bc0:	f022 0203 	bic.w	r2, r2, #3
   85bc4:	e767      	b.n	85a96 <_malloc_r+0x2d2>
   85bc6:	f8d8 8000 	ldr.w	r8, [r8]
   85bca:	4598      	cmp	r8, r3
   85bcc:	d17c      	bne.n	85cc8 <_malloc_r+0x504>
   85bce:	f010 0f03 	tst.w	r0, #3
   85bd2:	f1a8 0308 	sub.w	r3, r8, #8
   85bd6:	f100 30ff 	add.w	r0, r0, #4294967295
   85bda:	d1f4      	bne.n	85bc6 <_malloc_r+0x402>
   85bdc:	687b      	ldr	r3, [r7, #4]
   85bde:	ea23 0304 	bic.w	r3, r3, r4
   85be2:	607b      	str	r3, [r7, #4]
   85be4:	0064      	lsls	r4, r4, #1
   85be6:	429c      	cmp	r4, r3
   85be8:	f63f aec9 	bhi.w	8597e <_malloc_r+0x1ba>
   85bec:	2c00      	cmp	r4, #0
   85bee:	f43f aec6 	beq.w	8597e <_malloc_r+0x1ba>
   85bf2:	4223      	tst	r3, r4
   85bf4:	4648      	mov	r0, r9
   85bf6:	f47f ae75 	bne.w	858e4 <_malloc_r+0x120>
   85bfa:	0064      	lsls	r4, r4, #1
   85bfc:	4223      	tst	r3, r4
   85bfe:	f100 0004 	add.w	r0, r0, #4
   85c02:	d0fa      	beq.n	85bfa <_malloc_r+0x436>
   85c04:	e66e      	b.n	858e4 <_malloc_r+0x120>
   85c06:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   85c0a:	d818      	bhi.n	85c3e <_malloc_r+0x47a>
   85c0c:	0be8      	lsrs	r0, r5, #15
   85c0e:	3077      	adds	r0, #119	; 0x77
   85c10:	0041      	lsls	r1, r0, #1
   85c12:	e617      	b.n	85844 <_malloc_r+0x80>
   85c14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   85c18:	e6fa      	b.n	85a10 <_malloc_r+0x24c>
   85c1a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   85c1e:	1092      	asrs	r2, r2, #2
   85c20:	f04f 0c01 	mov.w	ip, #1
   85c24:	fa0c f202 	lsl.w	r2, ip, r2
   85c28:	4313      	orrs	r3, r2
   85c2a:	f8c8 3004 	str.w	r3, [r8, #4]
   85c2e:	460a      	mov	r2, r1
   85c30:	e77d      	b.n	85b2e <_malloc_r+0x36a>
   85c32:	2301      	movs	r3, #1
   85c34:	f8c9 3004 	str.w	r3, [r9, #4]
   85c38:	464c      	mov	r4, r9
   85c3a:	2200      	movs	r2, #0
   85c3c:	e72b      	b.n	85a96 <_malloc_r+0x2d2>
   85c3e:	f240 5354 	movw	r3, #1364	; 0x554
   85c42:	4298      	cmp	r0, r3
   85c44:	d81c      	bhi.n	85c80 <_malloc_r+0x4bc>
   85c46:	0ca8      	lsrs	r0, r5, #18
   85c48:	307c      	adds	r0, #124	; 0x7c
   85c4a:	0041      	lsls	r1, r0, #1
   85c4c:	e5fa      	b.n	85844 <_malloc_r+0x80>
   85c4e:	3210      	adds	r2, #16
   85c50:	e6b3      	b.n	859ba <_malloc_r+0x1f6>
   85c52:	2a54      	cmp	r2, #84	; 0x54
   85c54:	d823      	bhi.n	85c9e <_malloc_r+0x4da>
   85c56:	0b1a      	lsrs	r2, r3, #12
   85c58:	326e      	adds	r2, #110	; 0x6e
   85c5a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85c5e:	e754      	b.n	85b0a <_malloc_r+0x346>
   85c60:	68bc      	ldr	r4, [r7, #8]
   85c62:	6862      	ldr	r2, [r4, #4]
   85c64:	f022 0203 	bic.w	r2, r2, #3
   85c68:	e715      	b.n	85a96 <_malloc_r+0x2d2>
   85c6a:	f3cb 000b 	ubfx	r0, fp, #0, #12
   85c6e:	2800      	cmp	r0, #0
   85c70:	f47f aeb8 	bne.w	859e4 <_malloc_r+0x220>
   85c74:	4442      	add	r2, r8
   85c76:	68bb      	ldr	r3, [r7, #8]
   85c78:	f042 0201 	orr.w	r2, r2, #1
   85c7c:	605a      	str	r2, [r3, #4]
   85c7e:	e6fc      	b.n	85a7a <_malloc_r+0x2b6>
   85c80:	21fc      	movs	r1, #252	; 0xfc
   85c82:	207e      	movs	r0, #126	; 0x7e
   85c84:	e5de      	b.n	85844 <_malloc_r+0x80>
   85c86:	2201      	movs	r2, #1
   85c88:	f04f 0a00 	mov.w	sl, #0
   85c8c:	e6d3      	b.n	85a36 <_malloc_r+0x272>
   85c8e:	f104 0108 	add.w	r1, r4, #8
   85c92:	4630      	mov	r0, r6
   85c94:	f7ff fa84 	bl	851a0 <_free_r>
   85c98:	f8da 1000 	ldr.w	r1, [sl]
   85c9c:	e6ed      	b.n	85a7a <_malloc_r+0x2b6>
   85c9e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85ca2:	d804      	bhi.n	85cae <_malloc_r+0x4ea>
   85ca4:	0bda      	lsrs	r2, r3, #15
   85ca6:	3277      	adds	r2, #119	; 0x77
   85ca8:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85cac:	e72d      	b.n	85b0a <_malloc_r+0x346>
   85cae:	f240 5154 	movw	r1, #1364	; 0x554
   85cb2:	428a      	cmp	r2, r1
   85cb4:	d804      	bhi.n	85cc0 <_malloc_r+0x4fc>
   85cb6:	0c9a      	lsrs	r2, r3, #18
   85cb8:	327c      	adds	r2, #124	; 0x7c
   85cba:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85cbe:	e724      	b.n	85b0a <_malloc_r+0x346>
   85cc0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
   85cc4:	227e      	movs	r2, #126	; 0x7e
   85cc6:	e720      	b.n	85b0a <_malloc_r+0x346>
   85cc8:	687b      	ldr	r3, [r7, #4]
   85cca:	e78b      	b.n	85be4 <_malloc_r+0x420>
   85ccc:	20070590 	.word	0x20070590

00085cd0 <memchr>:
   85cd0:	0783      	lsls	r3, r0, #30
   85cd2:	b470      	push	{r4, r5, r6}
   85cd4:	b2c9      	uxtb	r1, r1
   85cd6:	d040      	beq.n	85d5a <memchr+0x8a>
   85cd8:	1e54      	subs	r4, r2, #1
   85cda:	2a00      	cmp	r2, #0
   85cdc:	d03f      	beq.n	85d5e <memchr+0x8e>
   85cde:	7803      	ldrb	r3, [r0, #0]
   85ce0:	428b      	cmp	r3, r1
   85ce2:	bf18      	it	ne
   85ce4:	1c43      	addne	r3, r0, #1
   85ce6:	d105      	bne.n	85cf4 <memchr+0x24>
   85ce8:	e01c      	b.n	85d24 <memchr+0x54>
   85cea:	b1ec      	cbz	r4, 85d28 <memchr+0x58>
   85cec:	7802      	ldrb	r2, [r0, #0]
   85cee:	3c01      	subs	r4, #1
   85cf0:	428a      	cmp	r2, r1
   85cf2:	d017      	beq.n	85d24 <memchr+0x54>
   85cf4:	f013 0f03 	tst.w	r3, #3
   85cf8:	4618      	mov	r0, r3
   85cfa:	f103 0301 	add.w	r3, r3, #1
   85cfe:	d1f4      	bne.n	85cea <memchr+0x1a>
   85d00:	2c03      	cmp	r4, #3
   85d02:	d814      	bhi.n	85d2e <memchr+0x5e>
   85d04:	b184      	cbz	r4, 85d28 <memchr+0x58>
   85d06:	7803      	ldrb	r3, [r0, #0]
   85d08:	428b      	cmp	r3, r1
   85d0a:	d00b      	beq.n	85d24 <memchr+0x54>
   85d0c:	1905      	adds	r5, r0, r4
   85d0e:	1c43      	adds	r3, r0, #1
   85d10:	e002      	b.n	85d18 <memchr+0x48>
   85d12:	7802      	ldrb	r2, [r0, #0]
   85d14:	428a      	cmp	r2, r1
   85d16:	d005      	beq.n	85d24 <memchr+0x54>
   85d18:	42ab      	cmp	r3, r5
   85d1a:	4618      	mov	r0, r3
   85d1c:	f103 0301 	add.w	r3, r3, #1
   85d20:	d1f7      	bne.n	85d12 <memchr+0x42>
   85d22:	2000      	movs	r0, #0
   85d24:	bc70      	pop	{r4, r5, r6}
   85d26:	4770      	bx	lr
   85d28:	4620      	mov	r0, r4
   85d2a:	bc70      	pop	{r4, r5, r6}
   85d2c:	4770      	bx	lr
   85d2e:	4602      	mov	r2, r0
   85d30:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85d34:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85d38:	6813      	ldr	r3, [r2, #0]
   85d3a:	4610      	mov	r0, r2
   85d3c:	4073      	eors	r3, r6
   85d3e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
   85d42:	ea25 0303 	bic.w	r3, r5, r3
   85d46:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   85d4a:	f102 0204 	add.w	r2, r2, #4
   85d4e:	d1d9      	bne.n	85d04 <memchr+0x34>
   85d50:	3c04      	subs	r4, #4
   85d52:	2c03      	cmp	r4, #3
   85d54:	4610      	mov	r0, r2
   85d56:	d8ef      	bhi.n	85d38 <memchr+0x68>
   85d58:	e7d4      	b.n	85d04 <memchr+0x34>
   85d5a:	4614      	mov	r4, r2
   85d5c:	e7d0      	b.n	85d00 <memchr+0x30>
   85d5e:	4610      	mov	r0, r2
   85d60:	e7e0      	b.n	85d24 <memchr+0x54>
   85d62:	bf00      	nop

00085d64 <memmove>:
   85d64:	4288      	cmp	r0, r1
   85d66:	b5f0      	push	{r4, r5, r6, r7, lr}
   85d68:	d90d      	bls.n	85d86 <memmove+0x22>
   85d6a:	188b      	adds	r3, r1, r2
   85d6c:	4298      	cmp	r0, r3
   85d6e:	d20a      	bcs.n	85d86 <memmove+0x22>
   85d70:	1881      	adds	r1, r0, r2
   85d72:	2a00      	cmp	r2, #0
   85d74:	d054      	beq.n	85e20 <memmove+0xbc>
   85d76:	1a9a      	subs	r2, r3, r2
   85d78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   85d7c:	4293      	cmp	r3, r2
   85d7e:	f801 4d01 	strb.w	r4, [r1, #-1]!
   85d82:	d1f9      	bne.n	85d78 <memmove+0x14>
   85d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85d86:	2a0f      	cmp	r2, #15
   85d88:	d948      	bls.n	85e1c <memmove+0xb8>
   85d8a:	ea40 0301 	orr.w	r3, r0, r1
   85d8e:	079b      	lsls	r3, r3, #30
   85d90:	d147      	bne.n	85e22 <memmove+0xbe>
   85d92:	4615      	mov	r5, r2
   85d94:	f100 0410 	add.w	r4, r0, #16
   85d98:	f101 0310 	add.w	r3, r1, #16
   85d9c:	f853 6c10 	ldr.w	r6, [r3, #-16]
   85da0:	3d10      	subs	r5, #16
   85da2:	f844 6c10 	str.w	r6, [r4, #-16]
   85da6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   85daa:	2d0f      	cmp	r5, #15
   85dac:	f844 6c0c 	str.w	r6, [r4, #-12]
   85db0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   85db4:	f104 0410 	add.w	r4, r4, #16
   85db8:	f844 6c18 	str.w	r6, [r4, #-24]
   85dbc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   85dc0:	f103 0310 	add.w	r3, r3, #16
   85dc4:	f844 6c14 	str.w	r6, [r4, #-20]
   85dc8:	d8e8      	bhi.n	85d9c <memmove+0x38>
   85dca:	f1a2 0310 	sub.w	r3, r2, #16
   85dce:	f023 030f 	bic.w	r3, r3, #15
   85dd2:	f002 0e0f 	and.w	lr, r2, #15
   85dd6:	3310      	adds	r3, #16
   85dd8:	f1be 0f03 	cmp.w	lr, #3
   85ddc:	4419      	add	r1, r3
   85dde:	4403      	add	r3, r0
   85de0:	d921      	bls.n	85e26 <memmove+0xc2>
   85de2:	460e      	mov	r6, r1
   85de4:	4674      	mov	r4, lr
   85de6:	1f1d      	subs	r5, r3, #4
   85de8:	f856 7b04 	ldr.w	r7, [r6], #4
   85dec:	3c04      	subs	r4, #4
   85dee:	2c03      	cmp	r4, #3
   85df0:	f845 7f04 	str.w	r7, [r5, #4]!
   85df4:	d8f8      	bhi.n	85de8 <memmove+0x84>
   85df6:	f1ae 0404 	sub.w	r4, lr, #4
   85dfa:	f024 0403 	bic.w	r4, r4, #3
   85dfe:	3404      	adds	r4, #4
   85e00:	4423      	add	r3, r4
   85e02:	4421      	add	r1, r4
   85e04:	f002 0203 	and.w	r2, r2, #3
   85e08:	b152      	cbz	r2, 85e20 <memmove+0xbc>
   85e0a:	3b01      	subs	r3, #1
   85e0c:	440a      	add	r2, r1
   85e0e:	f811 4b01 	ldrb.w	r4, [r1], #1
   85e12:	4291      	cmp	r1, r2
   85e14:	f803 4f01 	strb.w	r4, [r3, #1]!
   85e18:	d1f9      	bne.n	85e0e <memmove+0xaa>
   85e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85e1c:	4603      	mov	r3, r0
   85e1e:	e7f3      	b.n	85e08 <memmove+0xa4>
   85e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85e22:	4603      	mov	r3, r0
   85e24:	e7f1      	b.n	85e0a <memmove+0xa6>
   85e26:	4672      	mov	r2, lr
   85e28:	e7ee      	b.n	85e08 <memmove+0xa4>
   85e2a:	bf00      	nop

00085e2c <__malloc_lock>:
   85e2c:	4770      	bx	lr
   85e2e:	bf00      	nop

00085e30 <__malloc_unlock>:
   85e30:	4770      	bx	lr
   85e32:	bf00      	nop

00085e34 <_realloc_r>:
   85e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85e38:	4617      	mov	r7, r2
   85e3a:	b083      	sub	sp, #12
   85e3c:	460d      	mov	r5, r1
   85e3e:	2900      	cmp	r1, #0
   85e40:	f000 80e2 	beq.w	86008 <_realloc_r+0x1d4>
   85e44:	4681      	mov	r9, r0
   85e46:	f107 040b 	add.w	r4, r7, #11
   85e4a:	f7ff ffef 	bl	85e2c <__malloc_lock>
   85e4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85e52:	2c16      	cmp	r4, #22
   85e54:	f023 0603 	bic.w	r6, r3, #3
   85e58:	f1a5 0808 	sub.w	r8, r5, #8
   85e5c:	d84b      	bhi.n	85ef6 <_realloc_r+0xc2>
   85e5e:	2210      	movs	r2, #16
   85e60:	4614      	mov	r4, r2
   85e62:	42a7      	cmp	r7, r4
   85e64:	d84c      	bhi.n	85f00 <_realloc_r+0xcc>
   85e66:	4296      	cmp	r6, r2
   85e68:	da51      	bge.n	85f0e <_realloc_r+0xda>
   85e6a:	f8df b3a4 	ldr.w	fp, [pc, #932]	; 86210 <_realloc_r+0x3dc>
   85e6e:	eb08 0106 	add.w	r1, r8, r6
   85e72:	f8db 0008 	ldr.w	r0, [fp, #8]
   85e76:	4288      	cmp	r0, r1
   85e78:	f000 80d3 	beq.w	86022 <_realloc_r+0x1ee>
   85e7c:	6848      	ldr	r0, [r1, #4]
   85e7e:	f020 0e01 	bic.w	lr, r0, #1
   85e82:	448e      	add	lr, r1
   85e84:	f8de e004 	ldr.w	lr, [lr, #4]
   85e88:	f01e 0f01 	tst.w	lr, #1
   85e8c:	d154      	bne.n	85f38 <_realloc_r+0x104>
   85e8e:	f020 0003 	bic.w	r0, r0, #3
   85e92:	4430      	add	r0, r6
   85e94:	4290      	cmp	r0, r2
   85e96:	f280 80bd 	bge.w	86014 <_realloc_r+0x1e0>
   85e9a:	07db      	lsls	r3, r3, #31
   85e9c:	f100 8090 	bmi.w	85fc0 <_realloc_r+0x18c>
   85ea0:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85ea4:	ebc3 0a08 	rsb	sl, r3, r8
   85ea8:	f8da 3004 	ldr.w	r3, [sl, #4]
   85eac:	f023 0303 	bic.w	r3, r3, #3
   85eb0:	eb00 0e03 	add.w	lr, r0, r3
   85eb4:	4596      	cmp	lr, r2
   85eb6:	db49      	blt.n	85f4c <_realloc_r+0x118>
   85eb8:	4657      	mov	r7, sl
   85eba:	68cb      	ldr	r3, [r1, #12]
   85ebc:	6889      	ldr	r1, [r1, #8]
   85ebe:	1f32      	subs	r2, r6, #4
   85ec0:	60cb      	str	r3, [r1, #12]
   85ec2:	6099      	str	r1, [r3, #8]
   85ec4:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85ec8:	f8da 300c 	ldr.w	r3, [sl, #12]
   85ecc:	2a24      	cmp	r2, #36	; 0x24
   85ece:	60cb      	str	r3, [r1, #12]
   85ed0:	6099      	str	r1, [r3, #8]
   85ed2:	f200 8133 	bhi.w	8613c <_realloc_r+0x308>
   85ed6:	2a13      	cmp	r2, #19
   85ed8:	f240 80fa 	bls.w	860d0 <_realloc_r+0x29c>
   85edc:	682b      	ldr	r3, [r5, #0]
   85ede:	2a1b      	cmp	r2, #27
   85ee0:	f8ca 3008 	str.w	r3, [sl, #8]
   85ee4:	686b      	ldr	r3, [r5, #4]
   85ee6:	f8ca 300c 	str.w	r3, [sl, #12]
   85eea:	f200 813b 	bhi.w	86164 <_realloc_r+0x330>
   85eee:	3508      	adds	r5, #8
   85ef0:	f10a 0310 	add.w	r3, sl, #16
   85ef4:	e0ed      	b.n	860d2 <_realloc_r+0x29e>
   85ef6:	f024 0407 	bic.w	r4, r4, #7
   85efa:	2c00      	cmp	r4, #0
   85efc:	4622      	mov	r2, r4
   85efe:	dab0      	bge.n	85e62 <_realloc_r+0x2e>
   85f00:	230c      	movs	r3, #12
   85f02:	2000      	movs	r0, #0
   85f04:	f8c9 3000 	str.w	r3, [r9]
   85f08:	b003      	add	sp, #12
   85f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f0e:	462f      	mov	r7, r5
   85f10:	1b32      	subs	r2, r6, r4
   85f12:	2a0f      	cmp	r2, #15
   85f14:	f003 0301 	and.w	r3, r3, #1
   85f18:	d840      	bhi.n	85f9c <_realloc_r+0x168>
   85f1a:	4333      	orrs	r3, r6
   85f1c:	f8c8 3004 	str.w	r3, [r8, #4]
   85f20:	4446      	add	r6, r8
   85f22:	6873      	ldr	r3, [r6, #4]
   85f24:	f043 0301 	orr.w	r3, r3, #1
   85f28:	6073      	str	r3, [r6, #4]
   85f2a:	4648      	mov	r0, r9
   85f2c:	f7ff ff80 	bl	85e30 <__malloc_unlock>
   85f30:	4638      	mov	r0, r7
   85f32:	b003      	add	sp, #12
   85f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f38:	07d9      	lsls	r1, r3, #31
   85f3a:	d441      	bmi.n	85fc0 <_realloc_r+0x18c>
   85f3c:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85f40:	ebc3 0a08 	rsb	sl, r3, r8
   85f44:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f48:	f023 0303 	bic.w	r3, r3, #3
   85f4c:	4433      	add	r3, r6
   85f4e:	4293      	cmp	r3, r2
   85f50:	db36      	blt.n	85fc0 <_realloc_r+0x18c>
   85f52:	4657      	mov	r7, sl
   85f54:	f8da 100c 	ldr.w	r1, [sl, #12]
   85f58:	f857 0f08 	ldr.w	r0, [r7, #8]!
   85f5c:	1f32      	subs	r2, r6, #4
   85f5e:	2a24      	cmp	r2, #36	; 0x24
   85f60:	60c1      	str	r1, [r0, #12]
   85f62:	6088      	str	r0, [r1, #8]
   85f64:	f200 80f5 	bhi.w	86152 <_realloc_r+0x31e>
   85f68:	2a13      	cmp	r2, #19
   85f6a:	f240 80f0 	bls.w	8614e <_realloc_r+0x31a>
   85f6e:	6829      	ldr	r1, [r5, #0]
   85f70:	2a1b      	cmp	r2, #27
   85f72:	f8ca 1008 	str.w	r1, [sl, #8]
   85f76:	6869      	ldr	r1, [r5, #4]
   85f78:	f8ca 100c 	str.w	r1, [sl, #12]
   85f7c:	f200 8107 	bhi.w	8618e <_realloc_r+0x35a>
   85f80:	3508      	adds	r5, #8
   85f82:	f10a 0210 	add.w	r2, sl, #16
   85f86:	6829      	ldr	r1, [r5, #0]
   85f88:	461e      	mov	r6, r3
   85f8a:	6011      	str	r1, [r2, #0]
   85f8c:	6869      	ldr	r1, [r5, #4]
   85f8e:	46d0      	mov	r8, sl
   85f90:	6051      	str	r1, [r2, #4]
   85f92:	68ab      	ldr	r3, [r5, #8]
   85f94:	6093      	str	r3, [r2, #8]
   85f96:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f9a:	e7b9      	b.n	85f10 <_realloc_r+0xdc>
   85f9c:	eb08 0104 	add.w	r1, r8, r4
   85fa0:	4323      	orrs	r3, r4
   85fa2:	f042 0001 	orr.w	r0, r2, #1
   85fa6:	f8c8 3004 	str.w	r3, [r8, #4]
   85faa:	440a      	add	r2, r1
   85fac:	6048      	str	r0, [r1, #4]
   85fae:	6853      	ldr	r3, [r2, #4]
   85fb0:	3108      	adds	r1, #8
   85fb2:	f043 0301 	orr.w	r3, r3, #1
   85fb6:	6053      	str	r3, [r2, #4]
   85fb8:	4648      	mov	r0, r9
   85fba:	f7ff f8f1 	bl	851a0 <_free_r>
   85fbe:	e7b4      	b.n	85f2a <_realloc_r+0xf6>
   85fc0:	4639      	mov	r1, r7
   85fc2:	4648      	mov	r0, r9
   85fc4:	f7ff fbfe 	bl	857c4 <_malloc_r>
   85fc8:	4607      	mov	r7, r0
   85fca:	2800      	cmp	r0, #0
   85fcc:	d0ad      	beq.n	85f2a <_realloc_r+0xf6>
   85fce:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85fd2:	f1a0 0108 	sub.w	r1, r0, #8
   85fd6:	f023 0201 	bic.w	r2, r3, #1
   85fda:	4442      	add	r2, r8
   85fdc:	4291      	cmp	r1, r2
   85fde:	f000 80a6 	beq.w	8612e <_realloc_r+0x2fa>
   85fe2:	1f32      	subs	r2, r6, #4
   85fe4:	2a24      	cmp	r2, #36	; 0x24
   85fe6:	f200 8093 	bhi.w	86110 <_realloc_r+0x2dc>
   85fea:	2a13      	cmp	r2, #19
   85fec:	d865      	bhi.n	860ba <_realloc_r+0x286>
   85fee:	4603      	mov	r3, r0
   85ff0:	462a      	mov	r2, r5
   85ff2:	6811      	ldr	r1, [r2, #0]
   85ff4:	6019      	str	r1, [r3, #0]
   85ff6:	6851      	ldr	r1, [r2, #4]
   85ff8:	6059      	str	r1, [r3, #4]
   85ffa:	6892      	ldr	r2, [r2, #8]
   85ffc:	609a      	str	r2, [r3, #8]
   85ffe:	4629      	mov	r1, r5
   86000:	4648      	mov	r0, r9
   86002:	f7ff f8cd 	bl	851a0 <_free_r>
   86006:	e790      	b.n	85f2a <_realloc_r+0xf6>
   86008:	4611      	mov	r1, r2
   8600a:	b003      	add	sp, #12
   8600c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86010:	f7ff bbd8 	b.w	857c4 <_malloc_r>
   86014:	68ca      	ldr	r2, [r1, #12]
   86016:	6889      	ldr	r1, [r1, #8]
   86018:	462f      	mov	r7, r5
   8601a:	60ca      	str	r2, [r1, #12]
   8601c:	4606      	mov	r6, r0
   8601e:	6091      	str	r1, [r2, #8]
   86020:	e776      	b.n	85f10 <_realloc_r+0xdc>
   86022:	6841      	ldr	r1, [r0, #4]
   86024:	f104 0010 	add.w	r0, r4, #16
   86028:	f021 0103 	bic.w	r1, r1, #3
   8602c:	4431      	add	r1, r6
   8602e:	4281      	cmp	r1, r0
   86030:	da5a      	bge.n	860e8 <_realloc_r+0x2b4>
   86032:	07db      	lsls	r3, r3, #31
   86034:	d4c4      	bmi.n	85fc0 <_realloc_r+0x18c>
   86036:	f855 3c08 	ldr.w	r3, [r5, #-8]
   8603a:	ebc3 0a08 	rsb	sl, r3, r8
   8603e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86042:	f023 0303 	bic.w	r3, r3, #3
   86046:	eb01 0c03 	add.w	ip, r1, r3
   8604a:	4560      	cmp	r0, ip
   8604c:	f73f af7e 	bgt.w	85f4c <_realloc_r+0x118>
   86050:	4657      	mov	r7, sl
   86052:	f8da 300c 	ldr.w	r3, [sl, #12]
   86056:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8605a:	1f32      	subs	r2, r6, #4
   8605c:	2a24      	cmp	r2, #36	; 0x24
   8605e:	60cb      	str	r3, [r1, #12]
   86060:	6099      	str	r1, [r3, #8]
   86062:	f200 80b6 	bhi.w	861d2 <_realloc_r+0x39e>
   86066:	2a13      	cmp	r2, #19
   86068:	f240 80a7 	bls.w	861ba <_realloc_r+0x386>
   8606c:	682b      	ldr	r3, [r5, #0]
   8606e:	2a1b      	cmp	r2, #27
   86070:	f8ca 3008 	str.w	r3, [sl, #8]
   86074:	686b      	ldr	r3, [r5, #4]
   86076:	f8ca 300c 	str.w	r3, [sl, #12]
   8607a:	f200 80b3 	bhi.w	861e4 <_realloc_r+0x3b0>
   8607e:	3508      	adds	r5, #8
   86080:	f10a 0310 	add.w	r3, sl, #16
   86084:	682a      	ldr	r2, [r5, #0]
   86086:	601a      	str	r2, [r3, #0]
   86088:	686a      	ldr	r2, [r5, #4]
   8608a:	605a      	str	r2, [r3, #4]
   8608c:	68aa      	ldr	r2, [r5, #8]
   8608e:	609a      	str	r2, [r3, #8]
   86090:	ebc4 030c 	rsb	r3, r4, ip
   86094:	eb0a 0204 	add.w	r2, sl, r4
   86098:	f043 0301 	orr.w	r3, r3, #1
   8609c:	f8cb 2008 	str.w	r2, [fp, #8]
   860a0:	6053      	str	r3, [r2, #4]
   860a2:	f8da 3004 	ldr.w	r3, [sl, #4]
   860a6:	4648      	mov	r0, r9
   860a8:	f003 0301 	and.w	r3, r3, #1
   860ac:	431c      	orrs	r4, r3
   860ae:	f8ca 4004 	str.w	r4, [sl, #4]
   860b2:	f7ff febd 	bl	85e30 <__malloc_unlock>
   860b6:	4638      	mov	r0, r7
   860b8:	e73b      	b.n	85f32 <_realloc_r+0xfe>
   860ba:	682b      	ldr	r3, [r5, #0]
   860bc:	2a1b      	cmp	r2, #27
   860be:	6003      	str	r3, [r0, #0]
   860c0:	686b      	ldr	r3, [r5, #4]
   860c2:	6043      	str	r3, [r0, #4]
   860c4:	d828      	bhi.n	86118 <_realloc_r+0x2e4>
   860c6:	f100 0308 	add.w	r3, r0, #8
   860ca:	f105 0208 	add.w	r2, r5, #8
   860ce:	e790      	b.n	85ff2 <_realloc_r+0x1be>
   860d0:	463b      	mov	r3, r7
   860d2:	682a      	ldr	r2, [r5, #0]
   860d4:	4676      	mov	r6, lr
   860d6:	601a      	str	r2, [r3, #0]
   860d8:	686a      	ldr	r2, [r5, #4]
   860da:	46d0      	mov	r8, sl
   860dc:	605a      	str	r2, [r3, #4]
   860de:	68aa      	ldr	r2, [r5, #8]
   860e0:	609a      	str	r2, [r3, #8]
   860e2:	f8da 3004 	ldr.w	r3, [sl, #4]
   860e6:	e713      	b.n	85f10 <_realloc_r+0xdc>
   860e8:	1b0b      	subs	r3, r1, r4
   860ea:	eb08 0204 	add.w	r2, r8, r4
   860ee:	f043 0301 	orr.w	r3, r3, #1
   860f2:	f8cb 2008 	str.w	r2, [fp, #8]
   860f6:	6053      	str	r3, [r2, #4]
   860f8:	f855 3c04 	ldr.w	r3, [r5, #-4]
   860fc:	4648      	mov	r0, r9
   860fe:	f003 0301 	and.w	r3, r3, #1
   86102:	431c      	orrs	r4, r3
   86104:	f845 4c04 	str.w	r4, [r5, #-4]
   86108:	f7ff fe92 	bl	85e30 <__malloc_unlock>
   8610c:	4628      	mov	r0, r5
   8610e:	e710      	b.n	85f32 <_realloc_r+0xfe>
   86110:	4629      	mov	r1, r5
   86112:	f7ff fe27 	bl	85d64 <memmove>
   86116:	e772      	b.n	85ffe <_realloc_r+0x1ca>
   86118:	68ab      	ldr	r3, [r5, #8]
   8611a:	2a24      	cmp	r2, #36	; 0x24
   8611c:	6083      	str	r3, [r0, #8]
   8611e:	68eb      	ldr	r3, [r5, #12]
   86120:	60c3      	str	r3, [r0, #12]
   86122:	d02b      	beq.n	8617c <_realloc_r+0x348>
   86124:	f100 0310 	add.w	r3, r0, #16
   86128:	f105 0210 	add.w	r2, r5, #16
   8612c:	e761      	b.n	85ff2 <_realloc_r+0x1be>
   8612e:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86132:	462f      	mov	r7, r5
   86134:	f022 0203 	bic.w	r2, r2, #3
   86138:	4416      	add	r6, r2
   8613a:	e6e9      	b.n	85f10 <_realloc_r+0xdc>
   8613c:	4629      	mov	r1, r5
   8613e:	4638      	mov	r0, r7
   86140:	4676      	mov	r6, lr
   86142:	46d0      	mov	r8, sl
   86144:	f7ff fe0e 	bl	85d64 <memmove>
   86148:	f8da 3004 	ldr.w	r3, [sl, #4]
   8614c:	e6e0      	b.n	85f10 <_realloc_r+0xdc>
   8614e:	463a      	mov	r2, r7
   86150:	e719      	b.n	85f86 <_realloc_r+0x152>
   86152:	4629      	mov	r1, r5
   86154:	4638      	mov	r0, r7
   86156:	461e      	mov	r6, r3
   86158:	46d0      	mov	r8, sl
   8615a:	f7ff fe03 	bl	85d64 <memmove>
   8615e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86162:	e6d5      	b.n	85f10 <_realloc_r+0xdc>
   86164:	68ab      	ldr	r3, [r5, #8]
   86166:	2a24      	cmp	r2, #36	; 0x24
   86168:	f8ca 3010 	str.w	r3, [sl, #16]
   8616c:	68eb      	ldr	r3, [r5, #12]
   8616e:	f8ca 3014 	str.w	r3, [sl, #20]
   86172:	d018      	beq.n	861a6 <_realloc_r+0x372>
   86174:	3510      	adds	r5, #16
   86176:	f10a 0318 	add.w	r3, sl, #24
   8617a:	e7aa      	b.n	860d2 <_realloc_r+0x29e>
   8617c:	692a      	ldr	r2, [r5, #16]
   8617e:	f100 0318 	add.w	r3, r0, #24
   86182:	6102      	str	r2, [r0, #16]
   86184:	6969      	ldr	r1, [r5, #20]
   86186:	f105 0218 	add.w	r2, r5, #24
   8618a:	6141      	str	r1, [r0, #20]
   8618c:	e731      	b.n	85ff2 <_realloc_r+0x1be>
   8618e:	68a9      	ldr	r1, [r5, #8]
   86190:	2a24      	cmp	r2, #36	; 0x24
   86192:	f8ca 1010 	str.w	r1, [sl, #16]
   86196:	68e9      	ldr	r1, [r5, #12]
   86198:	f8ca 1014 	str.w	r1, [sl, #20]
   8619c:	d00f      	beq.n	861be <_realloc_r+0x38a>
   8619e:	3510      	adds	r5, #16
   861a0:	f10a 0218 	add.w	r2, sl, #24
   861a4:	e6ef      	b.n	85f86 <_realloc_r+0x152>
   861a6:	692a      	ldr	r2, [r5, #16]
   861a8:	f10a 0320 	add.w	r3, sl, #32
   861ac:	f8ca 2018 	str.w	r2, [sl, #24]
   861b0:	696a      	ldr	r2, [r5, #20]
   861b2:	3518      	adds	r5, #24
   861b4:	f8ca 201c 	str.w	r2, [sl, #28]
   861b8:	e78b      	b.n	860d2 <_realloc_r+0x29e>
   861ba:	463b      	mov	r3, r7
   861bc:	e762      	b.n	86084 <_realloc_r+0x250>
   861be:	6929      	ldr	r1, [r5, #16]
   861c0:	f10a 0220 	add.w	r2, sl, #32
   861c4:	f8ca 1018 	str.w	r1, [sl, #24]
   861c8:	6969      	ldr	r1, [r5, #20]
   861ca:	3518      	adds	r5, #24
   861cc:	f8ca 101c 	str.w	r1, [sl, #28]
   861d0:	e6d9      	b.n	85f86 <_realloc_r+0x152>
   861d2:	4629      	mov	r1, r5
   861d4:	4638      	mov	r0, r7
   861d6:	f8cd c004 	str.w	ip, [sp, #4]
   861da:	f7ff fdc3 	bl	85d64 <memmove>
   861de:	f8dd c004 	ldr.w	ip, [sp, #4]
   861e2:	e755      	b.n	86090 <_realloc_r+0x25c>
   861e4:	68ab      	ldr	r3, [r5, #8]
   861e6:	2a24      	cmp	r2, #36	; 0x24
   861e8:	f8ca 3010 	str.w	r3, [sl, #16]
   861ec:	68eb      	ldr	r3, [r5, #12]
   861ee:	f8ca 3014 	str.w	r3, [sl, #20]
   861f2:	d003      	beq.n	861fc <_realloc_r+0x3c8>
   861f4:	3510      	adds	r5, #16
   861f6:	f10a 0318 	add.w	r3, sl, #24
   861fa:	e743      	b.n	86084 <_realloc_r+0x250>
   861fc:	692a      	ldr	r2, [r5, #16]
   861fe:	f10a 0320 	add.w	r3, sl, #32
   86202:	f8ca 2018 	str.w	r2, [sl, #24]
   86206:	696a      	ldr	r2, [r5, #20]
   86208:	3518      	adds	r5, #24
   8620a:	f8ca 201c 	str.w	r2, [sl, #28]
   8620e:	e739      	b.n	86084 <_realloc_r+0x250>
   86210:	20070590 	.word	0x20070590

00086214 <_sbrk_r>:
   86214:	b538      	push	{r3, r4, r5, lr}
   86216:	4c07      	ldr	r4, [pc, #28]	; (86234 <_sbrk_r+0x20>)
   86218:	2300      	movs	r3, #0
   8621a:	4605      	mov	r5, r0
   8621c:	4608      	mov	r0, r1
   8621e:	6023      	str	r3, [r4, #0]
   86220:	f7fc fcca 	bl	82bb8 <_sbrk>
   86224:	1c43      	adds	r3, r0, #1
   86226:	d000      	beq.n	8622a <_sbrk_r+0x16>
   86228:	bd38      	pop	{r3, r4, r5, pc}
   8622a:	6823      	ldr	r3, [r4, #0]
   8622c:	2b00      	cmp	r3, #0
   8622e:	d0fb      	beq.n	86228 <_sbrk_r+0x14>
   86230:	602b      	str	r3, [r5, #0]
   86232:	bd38      	pop	{r3, r4, r5, pc}
   86234:	20078ca0 	.word	0x20078ca0

00086238 <__sread>:
   86238:	b510      	push	{r4, lr}
   8623a:	460c      	mov	r4, r1
   8623c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86240:	f000 f9bc 	bl	865bc <_read_r>
   86244:	2800      	cmp	r0, #0
   86246:	db03      	blt.n	86250 <__sread+0x18>
   86248:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8624a:	4403      	add	r3, r0
   8624c:	6523      	str	r3, [r4, #80]	; 0x50
   8624e:	bd10      	pop	{r4, pc}
   86250:	89a3      	ldrh	r3, [r4, #12]
   86252:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86256:	81a3      	strh	r3, [r4, #12]
   86258:	bd10      	pop	{r4, pc}
   8625a:	bf00      	nop

0008625c <__swrite>:
   8625c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86260:	460c      	mov	r4, r1
   86262:	8989      	ldrh	r1, [r1, #12]
   86264:	461d      	mov	r5, r3
   86266:	05cb      	lsls	r3, r1, #23
   86268:	4616      	mov	r6, r2
   8626a:	4607      	mov	r7, r0
   8626c:	d506      	bpl.n	8627c <__swrite+0x20>
   8626e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86272:	2200      	movs	r2, #0
   86274:	2302      	movs	r3, #2
   86276:	f000 f98d 	bl	86594 <_lseek_r>
   8627a:	89a1      	ldrh	r1, [r4, #12]
   8627c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86280:	81a1      	strh	r1, [r4, #12]
   86282:	4638      	mov	r0, r7
   86284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86288:	4632      	mov	r2, r6
   8628a:	462b      	mov	r3, r5
   8628c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86290:	f000 b8a0 	b.w	863d4 <_write_r>

00086294 <__sseek>:
   86294:	b510      	push	{r4, lr}
   86296:	460c      	mov	r4, r1
   86298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8629c:	f000 f97a 	bl	86594 <_lseek_r>
   862a0:	89a3      	ldrh	r3, [r4, #12]
   862a2:	1c42      	adds	r2, r0, #1
   862a4:	bf0e      	itee	eq
   862a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   862aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   862ae:	6520      	strne	r0, [r4, #80]	; 0x50
   862b0:	81a3      	strh	r3, [r4, #12]
   862b2:	bd10      	pop	{r4, pc}

000862b4 <__sclose>:
   862b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   862b8:	f000 b8f2 	b.w	864a0 <_close_r>

000862bc <__swbuf_r>:
   862bc:	b570      	push	{r4, r5, r6, lr}
   862be:	460d      	mov	r5, r1
   862c0:	4614      	mov	r4, r2
   862c2:	4606      	mov	r6, r0
   862c4:	b110      	cbz	r0, 862cc <__swbuf_r+0x10>
   862c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   862c8:	2b00      	cmp	r3, #0
   862ca:	d048      	beq.n	8635e <__swbuf_r+0xa2>
   862cc:	89a2      	ldrh	r2, [r4, #12]
   862ce:	69a3      	ldr	r3, [r4, #24]
   862d0:	b291      	uxth	r1, r2
   862d2:	0708      	lsls	r0, r1, #28
   862d4:	60a3      	str	r3, [r4, #8]
   862d6:	d538      	bpl.n	8634a <__swbuf_r+0x8e>
   862d8:	6923      	ldr	r3, [r4, #16]
   862da:	2b00      	cmp	r3, #0
   862dc:	d035      	beq.n	8634a <__swbuf_r+0x8e>
   862de:	0489      	lsls	r1, r1, #18
   862e0:	b2ed      	uxtb	r5, r5
   862e2:	d515      	bpl.n	86310 <__swbuf_r+0x54>
   862e4:	6822      	ldr	r2, [r4, #0]
   862e6:	6961      	ldr	r1, [r4, #20]
   862e8:	1ad3      	subs	r3, r2, r3
   862ea:	428b      	cmp	r3, r1
   862ec:	da1c      	bge.n	86328 <__swbuf_r+0x6c>
   862ee:	3301      	adds	r3, #1
   862f0:	68a1      	ldr	r1, [r4, #8]
   862f2:	1c50      	adds	r0, r2, #1
   862f4:	3901      	subs	r1, #1
   862f6:	60a1      	str	r1, [r4, #8]
   862f8:	6020      	str	r0, [r4, #0]
   862fa:	7015      	strb	r5, [r2, #0]
   862fc:	6962      	ldr	r2, [r4, #20]
   862fe:	429a      	cmp	r2, r3
   86300:	d01a      	beq.n	86338 <__swbuf_r+0x7c>
   86302:	89a3      	ldrh	r3, [r4, #12]
   86304:	07db      	lsls	r3, r3, #31
   86306:	d501      	bpl.n	8630c <__swbuf_r+0x50>
   86308:	2d0a      	cmp	r5, #10
   8630a:	d015      	beq.n	86338 <__swbuf_r+0x7c>
   8630c:	4628      	mov	r0, r5
   8630e:	bd70      	pop	{r4, r5, r6, pc}
   86310:	6e61      	ldr	r1, [r4, #100]	; 0x64
   86312:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86316:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   8631a:	81a2      	strh	r2, [r4, #12]
   8631c:	6822      	ldr	r2, [r4, #0]
   8631e:	6661      	str	r1, [r4, #100]	; 0x64
   86320:	6961      	ldr	r1, [r4, #20]
   86322:	1ad3      	subs	r3, r2, r3
   86324:	428b      	cmp	r3, r1
   86326:	dbe2      	blt.n	862ee <__swbuf_r+0x32>
   86328:	4630      	mov	r0, r6
   8632a:	4621      	mov	r1, r4
   8632c:	f7fe fdcc 	bl	84ec8 <_fflush_r>
   86330:	b940      	cbnz	r0, 86344 <__swbuf_r+0x88>
   86332:	6822      	ldr	r2, [r4, #0]
   86334:	2301      	movs	r3, #1
   86336:	e7db      	b.n	862f0 <__swbuf_r+0x34>
   86338:	4630      	mov	r0, r6
   8633a:	4621      	mov	r1, r4
   8633c:	f7fe fdc4 	bl	84ec8 <_fflush_r>
   86340:	2800      	cmp	r0, #0
   86342:	d0e3      	beq.n	8630c <__swbuf_r+0x50>
   86344:	f04f 30ff 	mov.w	r0, #4294967295
   86348:	bd70      	pop	{r4, r5, r6, pc}
   8634a:	4630      	mov	r0, r6
   8634c:	4621      	mov	r1, r4
   8634e:	f7fe fca5 	bl	84c9c <__swsetup_r>
   86352:	2800      	cmp	r0, #0
   86354:	d1f6      	bne.n	86344 <__swbuf_r+0x88>
   86356:	89a2      	ldrh	r2, [r4, #12]
   86358:	6923      	ldr	r3, [r4, #16]
   8635a:	b291      	uxth	r1, r2
   8635c:	e7bf      	b.n	862de <__swbuf_r+0x22>
   8635e:	f7fe fe47 	bl	84ff0 <__sinit>
   86362:	e7b3      	b.n	862cc <__swbuf_r+0x10>

00086364 <_wcrtomb_r>:
   86364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86368:	4605      	mov	r5, r0
   8636a:	b086      	sub	sp, #24
   8636c:	461e      	mov	r6, r3
   8636e:	460c      	mov	r4, r1
   86370:	b1a1      	cbz	r1, 8639c <_wcrtomb_r+0x38>
   86372:	4b10      	ldr	r3, [pc, #64]	; (863b4 <_wcrtomb_r+0x50>)
   86374:	4617      	mov	r7, r2
   86376:	f8d3 8000 	ldr.w	r8, [r3]
   8637a:	f7ff f9a1 	bl	856c0 <__locale_charset>
   8637e:	9600      	str	r6, [sp, #0]
   86380:	4603      	mov	r3, r0
   86382:	4621      	mov	r1, r4
   86384:	463a      	mov	r2, r7
   86386:	4628      	mov	r0, r5
   86388:	47c0      	blx	r8
   8638a:	1c43      	adds	r3, r0, #1
   8638c:	d103      	bne.n	86396 <_wcrtomb_r+0x32>
   8638e:	2200      	movs	r2, #0
   86390:	238a      	movs	r3, #138	; 0x8a
   86392:	6032      	str	r2, [r6, #0]
   86394:	602b      	str	r3, [r5, #0]
   86396:	b006      	add	sp, #24
   86398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8639c:	4b05      	ldr	r3, [pc, #20]	; (863b4 <_wcrtomb_r+0x50>)
   8639e:	681f      	ldr	r7, [r3, #0]
   863a0:	f7ff f98e 	bl	856c0 <__locale_charset>
   863a4:	9600      	str	r6, [sp, #0]
   863a6:	4603      	mov	r3, r0
   863a8:	4622      	mov	r2, r4
   863aa:	4628      	mov	r0, r5
   863ac:	a903      	add	r1, sp, #12
   863ae:	47b8      	blx	r7
   863b0:	e7eb      	b.n	8638a <_wcrtomb_r+0x26>
   863b2:	bf00      	nop
   863b4:	200709a0 	.word	0x200709a0

000863b8 <__ascii_wctomb>:
   863b8:	b121      	cbz	r1, 863c4 <__ascii_wctomb+0xc>
   863ba:	2aff      	cmp	r2, #255	; 0xff
   863bc:	d804      	bhi.n	863c8 <__ascii_wctomb+0x10>
   863be:	700a      	strb	r2, [r1, #0]
   863c0:	2001      	movs	r0, #1
   863c2:	4770      	bx	lr
   863c4:	4608      	mov	r0, r1
   863c6:	4770      	bx	lr
   863c8:	238a      	movs	r3, #138	; 0x8a
   863ca:	6003      	str	r3, [r0, #0]
   863cc:	f04f 30ff 	mov.w	r0, #4294967295
   863d0:	4770      	bx	lr
   863d2:	bf00      	nop

000863d4 <_write_r>:
   863d4:	b570      	push	{r4, r5, r6, lr}
   863d6:	4c08      	ldr	r4, [pc, #32]	; (863f8 <_write_r+0x24>)
   863d8:	4606      	mov	r6, r0
   863da:	2500      	movs	r5, #0
   863dc:	4608      	mov	r0, r1
   863de:	4611      	mov	r1, r2
   863e0:	461a      	mov	r2, r3
   863e2:	6025      	str	r5, [r4, #0]
   863e4:	f7fb ff3a 	bl	8225c <_write>
   863e8:	1c43      	adds	r3, r0, #1
   863ea:	d000      	beq.n	863ee <_write_r+0x1a>
   863ec:	bd70      	pop	{r4, r5, r6, pc}
   863ee:	6823      	ldr	r3, [r4, #0]
   863f0:	2b00      	cmp	r3, #0
   863f2:	d0fb      	beq.n	863ec <_write_r+0x18>
   863f4:	6033      	str	r3, [r6, #0]
   863f6:	bd70      	pop	{r4, r5, r6, pc}
   863f8:	20078ca0 	.word	0x20078ca0

000863fc <__register_exitproc>:
   863fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   86400:	4c25      	ldr	r4, [pc, #148]	; (86498 <__register_exitproc+0x9c>)
   86402:	4606      	mov	r6, r0
   86404:	6825      	ldr	r5, [r4, #0]
   86406:	4688      	mov	r8, r1
   86408:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   8640c:	4692      	mov	sl, r2
   8640e:	4699      	mov	r9, r3
   86410:	b3c4      	cbz	r4, 86484 <__register_exitproc+0x88>
   86412:	6860      	ldr	r0, [r4, #4]
   86414:	281f      	cmp	r0, #31
   86416:	dc17      	bgt.n	86448 <__register_exitproc+0x4c>
   86418:	1c41      	adds	r1, r0, #1
   8641a:	b176      	cbz	r6, 8643a <__register_exitproc+0x3e>
   8641c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   86420:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   86424:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   86428:	2201      	movs	r2, #1
   8642a:	4082      	lsls	r2, r0
   8642c:	4315      	orrs	r5, r2
   8642e:	2e02      	cmp	r6, #2
   86430:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   86434:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   86438:	d01e      	beq.n	86478 <__register_exitproc+0x7c>
   8643a:	1c83      	adds	r3, r0, #2
   8643c:	6061      	str	r1, [r4, #4]
   8643e:	2000      	movs	r0, #0
   86440:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   86444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86448:	4b14      	ldr	r3, [pc, #80]	; (8649c <__register_exitproc+0xa0>)
   8644a:	b303      	cbz	r3, 8648e <__register_exitproc+0x92>
   8644c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   86450:	f7ff f9b0 	bl	857b4 <malloc>
   86454:	4604      	mov	r4, r0
   86456:	b1d0      	cbz	r0, 8648e <__register_exitproc+0x92>
   86458:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   8645c:	2700      	movs	r7, #0
   8645e:	e884 0088 	stmia.w	r4, {r3, r7}
   86462:	4638      	mov	r0, r7
   86464:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   86468:	2101      	movs	r1, #1
   8646a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   8646e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   86472:	2e00      	cmp	r6, #0
   86474:	d0e1      	beq.n	8643a <__register_exitproc+0x3e>
   86476:	e7d1      	b.n	8641c <__register_exitproc+0x20>
   86478:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8647c:	431a      	orrs	r2, r3
   8647e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   86482:	e7da      	b.n	8643a <__register_exitproc+0x3e>
   86484:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   86488:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   8648c:	e7c1      	b.n	86412 <__register_exitproc+0x16>
   8648e:	f04f 30ff 	mov.w	r0, #4294967295
   86492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86496:	bf00      	nop
   86498:	00086ce0 	.word	0x00086ce0
   8649c:	000857b5 	.word	0x000857b5

000864a0 <_close_r>:
   864a0:	b538      	push	{r3, r4, r5, lr}
   864a2:	4c07      	ldr	r4, [pc, #28]	; (864c0 <_close_r+0x20>)
   864a4:	2300      	movs	r3, #0
   864a6:	4605      	mov	r5, r0
   864a8:	4608      	mov	r0, r1
   864aa:	6023      	str	r3, [r4, #0]
   864ac:	f7fc fb9e 	bl	82bec <_close>
   864b0:	1c43      	adds	r3, r0, #1
   864b2:	d000      	beq.n	864b6 <_close_r+0x16>
   864b4:	bd38      	pop	{r3, r4, r5, pc}
   864b6:	6823      	ldr	r3, [r4, #0]
   864b8:	2b00      	cmp	r3, #0
   864ba:	d0fb      	beq.n	864b4 <_close_r+0x14>
   864bc:	602b      	str	r3, [r5, #0]
   864be:	bd38      	pop	{r3, r4, r5, pc}
   864c0:	20078ca0 	.word	0x20078ca0

000864c4 <_fclose_r>:
   864c4:	2900      	cmp	r1, #0
   864c6:	d03d      	beq.n	86544 <_fclose_r+0x80>
   864c8:	b570      	push	{r4, r5, r6, lr}
   864ca:	4605      	mov	r5, r0
   864cc:	460c      	mov	r4, r1
   864ce:	b108      	cbz	r0, 864d4 <_fclose_r+0x10>
   864d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   864d2:	b37b      	cbz	r3, 86534 <_fclose_r+0x70>
   864d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   864d8:	b90b      	cbnz	r3, 864de <_fclose_r+0x1a>
   864da:	2000      	movs	r0, #0
   864dc:	bd70      	pop	{r4, r5, r6, pc}
   864de:	4628      	mov	r0, r5
   864e0:	4621      	mov	r1, r4
   864e2:	f7fe fc4d 	bl	84d80 <__sflush_r>
   864e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   864e8:	4606      	mov	r6, r0
   864ea:	b133      	cbz	r3, 864fa <_fclose_r+0x36>
   864ec:	4628      	mov	r0, r5
   864ee:	69e1      	ldr	r1, [r4, #28]
   864f0:	4798      	blx	r3
   864f2:	2800      	cmp	r0, #0
   864f4:	bfb8      	it	lt
   864f6:	f04f 36ff 	movlt.w	r6, #4294967295
   864fa:	89a3      	ldrh	r3, [r4, #12]
   864fc:	061b      	lsls	r3, r3, #24
   864fe:	d41c      	bmi.n	8653a <_fclose_r+0x76>
   86500:	6b21      	ldr	r1, [r4, #48]	; 0x30
   86502:	b141      	cbz	r1, 86516 <_fclose_r+0x52>
   86504:	f104 0340 	add.w	r3, r4, #64	; 0x40
   86508:	4299      	cmp	r1, r3
   8650a:	d002      	beq.n	86512 <_fclose_r+0x4e>
   8650c:	4628      	mov	r0, r5
   8650e:	f7fe fe47 	bl	851a0 <_free_r>
   86512:	2300      	movs	r3, #0
   86514:	6323      	str	r3, [r4, #48]	; 0x30
   86516:	6c61      	ldr	r1, [r4, #68]	; 0x44
   86518:	b121      	cbz	r1, 86524 <_fclose_r+0x60>
   8651a:	4628      	mov	r0, r5
   8651c:	f7fe fe40 	bl	851a0 <_free_r>
   86520:	2300      	movs	r3, #0
   86522:	6463      	str	r3, [r4, #68]	; 0x44
   86524:	f7fe fd6a 	bl	84ffc <__sfp_lock_acquire>
   86528:	2300      	movs	r3, #0
   8652a:	81a3      	strh	r3, [r4, #12]
   8652c:	f7fe fd68 	bl	85000 <__sfp_lock_release>
   86530:	4630      	mov	r0, r6
   86532:	bd70      	pop	{r4, r5, r6, pc}
   86534:	f7fe fd5c 	bl	84ff0 <__sinit>
   86538:	e7cc      	b.n	864d4 <_fclose_r+0x10>
   8653a:	4628      	mov	r0, r5
   8653c:	6921      	ldr	r1, [r4, #16]
   8653e:	f7fe fe2f 	bl	851a0 <_free_r>
   86542:	e7dd      	b.n	86500 <_fclose_r+0x3c>
   86544:	2000      	movs	r0, #0
   86546:	4770      	bx	lr

00086548 <_fstat_r>:
   86548:	b538      	push	{r3, r4, r5, lr}
   8654a:	4c08      	ldr	r4, [pc, #32]	; (8656c <_fstat_r+0x24>)
   8654c:	2300      	movs	r3, #0
   8654e:	4605      	mov	r5, r0
   86550:	4608      	mov	r0, r1
   86552:	4611      	mov	r1, r2
   86554:	6023      	str	r3, [r4, #0]
   86556:	f7fc fb4d 	bl	82bf4 <_fstat>
   8655a:	1c43      	adds	r3, r0, #1
   8655c:	d000      	beq.n	86560 <_fstat_r+0x18>
   8655e:	bd38      	pop	{r3, r4, r5, pc}
   86560:	6823      	ldr	r3, [r4, #0]
   86562:	2b00      	cmp	r3, #0
   86564:	d0fb      	beq.n	8655e <_fstat_r+0x16>
   86566:	602b      	str	r3, [r5, #0]
   86568:	bd38      	pop	{r3, r4, r5, pc}
   8656a:	bf00      	nop
   8656c:	20078ca0 	.word	0x20078ca0

00086570 <_isatty_r>:
   86570:	b538      	push	{r3, r4, r5, lr}
   86572:	4c07      	ldr	r4, [pc, #28]	; (86590 <_isatty_r+0x20>)
   86574:	2300      	movs	r3, #0
   86576:	4605      	mov	r5, r0
   86578:	4608      	mov	r0, r1
   8657a:	6023      	str	r3, [r4, #0]
   8657c:	f7fc fb40 	bl	82c00 <_isatty>
   86580:	1c43      	adds	r3, r0, #1
   86582:	d000      	beq.n	86586 <_isatty_r+0x16>
   86584:	bd38      	pop	{r3, r4, r5, pc}
   86586:	6823      	ldr	r3, [r4, #0]
   86588:	2b00      	cmp	r3, #0
   8658a:	d0fb      	beq.n	86584 <_isatty_r+0x14>
   8658c:	602b      	str	r3, [r5, #0]
   8658e:	bd38      	pop	{r3, r4, r5, pc}
   86590:	20078ca0 	.word	0x20078ca0

00086594 <_lseek_r>:
   86594:	b570      	push	{r4, r5, r6, lr}
   86596:	4c08      	ldr	r4, [pc, #32]	; (865b8 <_lseek_r+0x24>)
   86598:	4606      	mov	r6, r0
   8659a:	2500      	movs	r5, #0
   8659c:	4608      	mov	r0, r1
   8659e:	4611      	mov	r1, r2
   865a0:	461a      	mov	r2, r3
   865a2:	6025      	str	r5, [r4, #0]
   865a4:	f7fc fb2e 	bl	82c04 <_lseek>
   865a8:	1c43      	adds	r3, r0, #1
   865aa:	d000      	beq.n	865ae <_lseek_r+0x1a>
   865ac:	bd70      	pop	{r4, r5, r6, pc}
   865ae:	6823      	ldr	r3, [r4, #0]
   865b0:	2b00      	cmp	r3, #0
   865b2:	d0fb      	beq.n	865ac <_lseek_r+0x18>
   865b4:	6033      	str	r3, [r6, #0]
   865b6:	bd70      	pop	{r4, r5, r6, pc}
   865b8:	20078ca0 	.word	0x20078ca0

000865bc <_read_r>:
   865bc:	b570      	push	{r4, r5, r6, lr}
   865be:	4c08      	ldr	r4, [pc, #32]	; (865e0 <_read_r+0x24>)
   865c0:	4606      	mov	r6, r0
   865c2:	2500      	movs	r5, #0
   865c4:	4608      	mov	r0, r1
   865c6:	4611      	mov	r1, r2
   865c8:	461a      	mov	r2, r3
   865ca:	6025      	str	r5, [r4, #0]
   865cc:	f7f9 fe84 	bl	802d8 <_read>
   865d0:	1c43      	adds	r3, r0, #1
   865d2:	d000      	beq.n	865d6 <_read_r+0x1a>
   865d4:	bd70      	pop	{r4, r5, r6, pc}
   865d6:	6823      	ldr	r3, [r4, #0]
   865d8:	2b00      	cmp	r3, #0
   865da:	d0fb      	beq.n	865d4 <_read_r+0x18>
   865dc:	6033      	str	r3, [r6, #0]
   865de:	bd70      	pop	{r4, r5, r6, pc}
   865e0:	20078ca0 	.word	0x20078ca0

000865e4 <__aeabi_uldivmod>:
   865e4:	b953      	cbnz	r3, 865fc <__aeabi_uldivmod+0x18>
   865e6:	b94a      	cbnz	r2, 865fc <__aeabi_uldivmod+0x18>
   865e8:	2900      	cmp	r1, #0
   865ea:	bf08      	it	eq
   865ec:	2800      	cmpeq	r0, #0
   865ee:	bf1c      	itt	ne
   865f0:	f04f 31ff 	movne.w	r1, #4294967295
   865f4:	f04f 30ff 	movne.w	r0, #4294967295
   865f8:	f000 b83c 	b.w	86674 <__aeabi_idiv0>
   865fc:	b082      	sub	sp, #8
   865fe:	46ec      	mov	ip, sp
   86600:	e92d 5000 	stmdb	sp!, {ip, lr}
   86604:	f000 f81e 	bl	86644 <__gnu_uldivmod_helper>
   86608:	f8dd e004 	ldr.w	lr, [sp, #4]
   8660c:	b002      	add	sp, #8
   8660e:	bc0c      	pop	{r2, r3}
   86610:	4770      	bx	lr
   86612:	bf00      	nop

00086614 <__gnu_ldivmod_helper>:
   86614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86618:	9c06      	ldr	r4, [sp, #24]
   8661a:	4690      	mov	r8, r2
   8661c:	4606      	mov	r6, r0
   8661e:	460f      	mov	r7, r1
   86620:	461d      	mov	r5, r3
   86622:	f000 f829 	bl	86678 <__divdi3>
   86626:	fb08 fc01 	mul.w	ip, r8, r1
   8662a:	fba8 2300 	umull	r2, r3, r8, r0
   8662e:	fb00 c505 	mla	r5, r0, r5, ip
   86632:	1ab2      	subs	r2, r6, r2
   86634:	442b      	add	r3, r5
   86636:	eb67 0303 	sbc.w	r3, r7, r3
   8663a:	4686      	mov	lr, r0
   8663c:	e9c4 2300 	strd	r2, r3, [r4]
   86640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086644 <__gnu_uldivmod_helper>:
   86644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86648:	9e08      	ldr	r6, [sp, #32]
   8664a:	4617      	mov	r7, r2
   8664c:	4680      	mov	r8, r0
   8664e:	4689      	mov	r9, r1
   86650:	461d      	mov	r5, r3
   86652:	f000 f967 	bl	86924 <__udivdi3>
   86656:	fb00 f305 	mul.w	r3, r0, r5
   8665a:	fba0 4507 	umull	r4, r5, r0, r7
   8665e:	fb07 3701 	mla	r7, r7, r1, r3
   86662:	ebb8 0404 	subs.w	r4, r8, r4
   86666:	443d      	add	r5, r7
   86668:	eb69 0505 	sbc.w	r5, r9, r5
   8666c:	e9c6 4500 	strd	r4, r5, [r6]
   86670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00086674 <__aeabi_idiv0>:
   86674:	4770      	bx	lr
   86676:	bf00      	nop

00086678 <__divdi3>:
   86678:	2900      	cmp	r1, #0
   8667a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8667e:	f2c0 80a8 	blt.w	867d2 <__divdi3+0x15a>
   86682:	2600      	movs	r6, #0
   86684:	2b00      	cmp	r3, #0
   86686:	f2c0 809e 	blt.w	867c6 <__divdi3+0x14e>
   8668a:	4681      	mov	r9, r0
   8668c:	468e      	mov	lr, r1
   8668e:	4690      	mov	r8, r2
   86690:	469c      	mov	ip, r3
   86692:	4617      	mov	r7, r2
   86694:	4604      	mov	r4, r0
   86696:	460d      	mov	r5, r1
   86698:	2b00      	cmp	r3, #0
   8669a:	d13d      	bne.n	86718 <__divdi3+0xa0>
   8669c:	428a      	cmp	r2, r1
   8669e:	d959      	bls.n	86754 <__divdi3+0xdc>
   866a0:	fab2 f382 	clz	r3, r2
   866a4:	b13b      	cbz	r3, 866b6 <__divdi3+0x3e>
   866a6:	f1c3 0220 	rsb	r2, r3, #32
   866aa:	409d      	lsls	r5, r3
   866ac:	fa20 f202 	lsr.w	r2, r0, r2
   866b0:	409f      	lsls	r7, r3
   866b2:	4315      	orrs	r5, r2
   866b4:	409c      	lsls	r4, r3
   866b6:	0c39      	lsrs	r1, r7, #16
   866b8:	fbb5 f0f1 	udiv	r0, r5, r1
   866bc:	fa1f fe87 	uxth.w	lr, r7
   866c0:	fb01 5510 	mls	r5, r1, r0, r5
   866c4:	fb0e f300 	mul.w	r3, lr, r0
   866c8:	0c22      	lsrs	r2, r4, #16
   866ca:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
   866ce:	42ab      	cmp	r3, r5
   866d0:	d909      	bls.n	866e6 <__divdi3+0x6e>
   866d2:	19ed      	adds	r5, r5, r7
   866d4:	f100 32ff 	add.w	r2, r0, #4294967295
   866d8:	f080 810b 	bcs.w	868f2 <__divdi3+0x27a>
   866dc:	42ab      	cmp	r3, r5
   866de:	f240 8108 	bls.w	868f2 <__divdi3+0x27a>
   866e2:	3802      	subs	r0, #2
   866e4:	443d      	add	r5, r7
   866e6:	1aed      	subs	r5, r5, r3
   866e8:	fbb5 f3f1 	udiv	r3, r5, r1
   866ec:	fb01 5513 	mls	r5, r1, r3, r5
   866f0:	fb0e fe03 	mul.w	lr, lr, r3
   866f4:	b2a4      	uxth	r4, r4
   866f6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   866fa:	45ae      	cmp	lr, r5
   866fc:	d908      	bls.n	86710 <__divdi3+0x98>
   866fe:	19ed      	adds	r5, r5, r7
   86700:	f103 32ff 	add.w	r2, r3, #4294967295
   86704:	f080 80f7 	bcs.w	868f6 <__divdi3+0x27e>
   86708:	45ae      	cmp	lr, r5
   8670a:	f240 80f4 	bls.w	868f6 <__divdi3+0x27e>
   8670e:	3b02      	subs	r3, #2
   86710:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   86714:	2200      	movs	r2, #0
   86716:	e003      	b.n	86720 <__divdi3+0xa8>
   86718:	428b      	cmp	r3, r1
   8671a:	d90f      	bls.n	8673c <__divdi3+0xc4>
   8671c:	2200      	movs	r2, #0
   8671e:	4613      	mov	r3, r2
   86720:	1c34      	adds	r4, r6, #0
   86722:	bf18      	it	ne
   86724:	2401      	movne	r4, #1
   86726:	4260      	negs	r0, r4
   86728:	f04f 0500 	mov.w	r5, #0
   8672c:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
   86730:	4058      	eors	r0, r3
   86732:	4051      	eors	r1, r2
   86734:	1900      	adds	r0, r0, r4
   86736:	4169      	adcs	r1, r5
   86738:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8673c:	fab3 f283 	clz	r2, r3
   86740:	2a00      	cmp	r2, #0
   86742:	f040 8089 	bne.w	86858 <__divdi3+0x1e0>
   86746:	428b      	cmp	r3, r1
   86748:	d302      	bcc.n	86750 <__divdi3+0xd8>
   8674a:	4580      	cmp	r8, r0
   8674c:	f200 80e2 	bhi.w	86914 <__divdi3+0x29c>
   86750:	2301      	movs	r3, #1
   86752:	e7e5      	b.n	86720 <__divdi3+0xa8>
   86754:	b912      	cbnz	r2, 8675c <__divdi3+0xe4>
   86756:	2301      	movs	r3, #1
   86758:	fbb3 f7f2 	udiv	r7, r3, r2
   8675c:	fab7 f887 	clz	r8, r7
   86760:	f1b8 0f00 	cmp.w	r8, #0
   86764:	d13b      	bne.n	867de <__divdi3+0x166>
   86766:	1bed      	subs	r5, r5, r7
   86768:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8676c:	fa1f fe87 	uxth.w	lr, r7
   86770:	2201      	movs	r2, #1
   86772:	fbb5 f0fc 	udiv	r0, r5, ip
   86776:	fb0c 5510 	mls	r5, ip, r0, r5
   8677a:	fb0e f300 	mul.w	r3, lr, r0
   8677e:	0c21      	lsrs	r1, r4, #16
   86780:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   86784:	42ab      	cmp	r3, r5
   86786:	d907      	bls.n	86798 <__divdi3+0x120>
   86788:	19ed      	adds	r5, r5, r7
   8678a:	f100 31ff 	add.w	r1, r0, #4294967295
   8678e:	d202      	bcs.n	86796 <__divdi3+0x11e>
   86790:	42ab      	cmp	r3, r5
   86792:	f200 80c3 	bhi.w	8691c <__divdi3+0x2a4>
   86796:	4608      	mov	r0, r1
   86798:	1aed      	subs	r5, r5, r3
   8679a:	fbb5 f3fc 	udiv	r3, r5, ip
   8679e:	fb0c 5513 	mls	r5, ip, r3, r5
   867a2:	fb0e fe03 	mul.w	lr, lr, r3
   867a6:	b2a4      	uxth	r4, r4
   867a8:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   867ac:	45ae      	cmp	lr, r5
   867ae:	d907      	bls.n	867c0 <__divdi3+0x148>
   867b0:	19ed      	adds	r5, r5, r7
   867b2:	f103 31ff 	add.w	r1, r3, #4294967295
   867b6:	d202      	bcs.n	867be <__divdi3+0x146>
   867b8:	45ae      	cmp	lr, r5
   867ba:	f200 80ad 	bhi.w	86918 <__divdi3+0x2a0>
   867be:	460b      	mov	r3, r1
   867c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   867c4:	e7ac      	b.n	86720 <__divdi3+0xa8>
   867c6:	4252      	negs	r2, r2
   867c8:	ea6f 0606 	mvn.w	r6, r6
   867cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   867d0:	e75b      	b.n	8668a <__divdi3+0x12>
   867d2:	4240      	negs	r0, r0
   867d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   867d8:	f04f 36ff 	mov.w	r6, #4294967295
   867dc:	e752      	b.n	86684 <__divdi3+0xc>
   867de:	fa07 f708 	lsl.w	r7, r7, r8
   867e2:	f1c8 0220 	rsb	r2, r8, #32
   867e6:	fa25 f302 	lsr.w	r3, r5, r2
   867ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   867ee:	fbb3 f1fc 	udiv	r1, r3, ip
   867f2:	fa1f fe87 	uxth.w	lr, r7
   867f6:	fb0c 3311 	mls	r3, ip, r1, r3
   867fa:	fa24 f202 	lsr.w	r2, r4, r2
   867fe:	fa05 f508 	lsl.w	r5, r5, r8
   86802:	fb0e f901 	mul.w	r9, lr, r1
   86806:	432a      	orrs	r2, r5
   86808:	0c10      	lsrs	r0, r2, #16
   8680a:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   8680e:	4599      	cmp	r9, r3
   86810:	fa04 f408 	lsl.w	r4, r4, r8
   86814:	d907      	bls.n	86826 <__divdi3+0x1ae>
   86816:	19db      	adds	r3, r3, r7
   86818:	f101 30ff 	add.w	r0, r1, #4294967295
   8681c:	d278      	bcs.n	86910 <__divdi3+0x298>
   8681e:	4599      	cmp	r9, r3
   86820:	d976      	bls.n	86910 <__divdi3+0x298>
   86822:	3902      	subs	r1, #2
   86824:	443b      	add	r3, r7
   86826:	ebc9 0303 	rsb	r3, r9, r3
   8682a:	fbb3 f0fc 	udiv	r0, r3, ip
   8682e:	fb0c 3310 	mls	r3, ip, r0, r3
   86832:	fb0e f500 	mul.w	r5, lr, r0
   86836:	b292      	uxth	r2, r2
   86838:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8683c:	429d      	cmp	r5, r3
   8683e:	d907      	bls.n	86850 <__divdi3+0x1d8>
   86840:	19db      	adds	r3, r3, r7
   86842:	f100 32ff 	add.w	r2, r0, #4294967295
   86846:	d25f      	bcs.n	86908 <__divdi3+0x290>
   86848:	429d      	cmp	r5, r3
   8684a:	d95d      	bls.n	86908 <__divdi3+0x290>
   8684c:	3802      	subs	r0, #2
   8684e:	443b      	add	r3, r7
   86850:	1b5d      	subs	r5, r3, r5
   86852:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   86856:	e78c      	b.n	86772 <__divdi3+0xfa>
   86858:	f1c2 0320 	rsb	r3, r2, #32
   8685c:	fa28 f103 	lsr.w	r1, r8, r3
   86860:	fa0c fc02 	lsl.w	ip, ip, r2
   86864:	ea41 0c0c 	orr.w	ip, r1, ip
   86868:	ea4f 401c 	mov.w	r0, ip, lsr #16
   8686c:	fa2e f103 	lsr.w	r1, lr, r3
   86870:	fbb1 f5f0 	udiv	r5, r1, r0
   86874:	fa1f f78c 	uxth.w	r7, ip
   86878:	fb00 1115 	mls	r1, r0, r5, r1
   8687c:	fa29 f303 	lsr.w	r3, r9, r3
   86880:	fa0e fe02 	lsl.w	lr, lr, r2
   86884:	fb07 f905 	mul.w	r9, r7, r5
   86888:	ea43 0e0e 	orr.w	lr, r3, lr
   8688c:	ea4f 431e 	mov.w	r3, lr, lsr #16
   86890:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   86894:	4589      	cmp	r9, r1
   86896:	fa08 f802 	lsl.w	r8, r8, r2
   8689a:	d908      	bls.n	868ae <__divdi3+0x236>
   8689c:	eb11 010c 	adds.w	r1, r1, ip
   868a0:	f105 33ff 	add.w	r3, r5, #4294967295
   868a4:	d232      	bcs.n	8690c <__divdi3+0x294>
   868a6:	4589      	cmp	r9, r1
   868a8:	d930      	bls.n	8690c <__divdi3+0x294>
   868aa:	3d02      	subs	r5, #2
   868ac:	4461      	add	r1, ip
   868ae:	ebc9 0101 	rsb	r1, r9, r1
   868b2:	fbb1 f3f0 	udiv	r3, r1, r0
   868b6:	fb00 1113 	mls	r1, r0, r3, r1
   868ba:	fb07 f703 	mul.w	r7, r7, r3
   868be:	fa1f fe8e 	uxth.w	lr, lr
   868c2:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
   868c6:	4577      	cmp	r7, lr
   868c8:	d908      	bls.n	868dc <__divdi3+0x264>
   868ca:	eb1e 0e0c 	adds.w	lr, lr, ip
   868ce:	f103 31ff 	add.w	r1, r3, #4294967295
   868d2:	d217      	bcs.n	86904 <__divdi3+0x28c>
   868d4:	4577      	cmp	r7, lr
   868d6:	d915      	bls.n	86904 <__divdi3+0x28c>
   868d8:	3b02      	subs	r3, #2
   868da:	44e6      	add	lr, ip
   868dc:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   868e0:	fba3 8908 	umull	r8, r9, r3, r8
   868e4:	ebc7 0e0e 	rsb	lr, r7, lr
   868e8:	45ce      	cmp	lr, r9
   868ea:	d309      	bcc.n	86900 <__divdi3+0x288>
   868ec:	d005      	beq.n	868fa <__divdi3+0x282>
   868ee:	2200      	movs	r2, #0
   868f0:	e716      	b.n	86720 <__divdi3+0xa8>
   868f2:	4610      	mov	r0, r2
   868f4:	e6f7      	b.n	866e6 <__divdi3+0x6e>
   868f6:	4613      	mov	r3, r2
   868f8:	e70a      	b.n	86710 <__divdi3+0x98>
   868fa:	4094      	lsls	r4, r2
   868fc:	4544      	cmp	r4, r8
   868fe:	d2f6      	bcs.n	868ee <__divdi3+0x276>
   86900:	3b01      	subs	r3, #1
   86902:	e7f4      	b.n	868ee <__divdi3+0x276>
   86904:	460b      	mov	r3, r1
   86906:	e7e9      	b.n	868dc <__divdi3+0x264>
   86908:	4610      	mov	r0, r2
   8690a:	e7a1      	b.n	86850 <__divdi3+0x1d8>
   8690c:	461d      	mov	r5, r3
   8690e:	e7ce      	b.n	868ae <__divdi3+0x236>
   86910:	4601      	mov	r1, r0
   86912:	e788      	b.n	86826 <__divdi3+0x1ae>
   86914:	4613      	mov	r3, r2
   86916:	e703      	b.n	86720 <__divdi3+0xa8>
   86918:	3b02      	subs	r3, #2
   8691a:	e751      	b.n	867c0 <__divdi3+0x148>
   8691c:	3802      	subs	r0, #2
   8691e:	443d      	add	r5, r7
   86920:	e73a      	b.n	86798 <__divdi3+0x120>
   86922:	bf00      	nop

00086924 <__udivdi3>:
   86924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   86928:	2b00      	cmp	r3, #0
   8692a:	d144      	bne.n	869b6 <__udivdi3+0x92>
   8692c:	428a      	cmp	r2, r1
   8692e:	4615      	mov	r5, r2
   86930:	4604      	mov	r4, r0
   86932:	d94f      	bls.n	869d4 <__udivdi3+0xb0>
   86934:	fab2 f782 	clz	r7, r2
   86938:	460e      	mov	r6, r1
   8693a:	b14f      	cbz	r7, 86950 <__udivdi3+0x2c>
   8693c:	f1c7 0320 	rsb	r3, r7, #32
   86940:	40b9      	lsls	r1, r7
   86942:	fa20 f603 	lsr.w	r6, r0, r3
   86946:	fa02 f507 	lsl.w	r5, r2, r7
   8694a:	430e      	orrs	r6, r1
   8694c:	fa00 f407 	lsl.w	r4, r0, r7
   86950:	0c2f      	lsrs	r7, r5, #16
   86952:	fbb6 f0f7 	udiv	r0, r6, r7
   86956:	fa1f fe85 	uxth.w	lr, r5
   8695a:	fb07 6210 	mls	r2, r7, r0, r6
   8695e:	fb0e f100 	mul.w	r1, lr, r0
   86962:	0c26      	lsrs	r6, r4, #16
   86964:	ea46 4302 	orr.w	r3, r6, r2, lsl #16
   86968:	4299      	cmp	r1, r3
   8696a:	d909      	bls.n	86980 <__udivdi3+0x5c>
   8696c:	195b      	adds	r3, r3, r5
   8696e:	f100 32ff 	add.w	r2, r0, #4294967295
   86972:	f080 80ee 	bcs.w	86b52 <__udivdi3+0x22e>
   86976:	4299      	cmp	r1, r3
   86978:	f240 80eb 	bls.w	86b52 <__udivdi3+0x22e>
   8697c:	3802      	subs	r0, #2
   8697e:	442b      	add	r3, r5
   86980:	1a59      	subs	r1, r3, r1
   86982:	fbb1 f3f7 	udiv	r3, r1, r7
   86986:	fb07 1113 	mls	r1, r7, r3, r1
   8698a:	fb0e fe03 	mul.w	lr, lr, r3
   8698e:	b2a4      	uxth	r4, r4
   86990:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
   86994:	458e      	cmp	lr, r1
   86996:	d908      	bls.n	869aa <__udivdi3+0x86>
   86998:	1949      	adds	r1, r1, r5
   8699a:	f103 32ff 	add.w	r2, r3, #4294967295
   8699e:	f080 80da 	bcs.w	86b56 <__udivdi3+0x232>
   869a2:	458e      	cmp	lr, r1
   869a4:	f240 80d7 	bls.w	86b56 <__udivdi3+0x232>
   869a8:	3b02      	subs	r3, #2
   869aa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   869ae:	2600      	movs	r6, #0
   869b0:	4631      	mov	r1, r6
   869b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   869b6:	428b      	cmp	r3, r1
   869b8:	d847      	bhi.n	86a4a <__udivdi3+0x126>
   869ba:	fab3 f683 	clz	r6, r3
   869be:	2e00      	cmp	r6, #0
   869c0:	d148      	bne.n	86a54 <__udivdi3+0x130>
   869c2:	428b      	cmp	r3, r1
   869c4:	d302      	bcc.n	869cc <__udivdi3+0xa8>
   869c6:	4282      	cmp	r2, r0
   869c8:	f200 80cf 	bhi.w	86b6a <__udivdi3+0x246>
   869cc:	2001      	movs	r0, #1
   869ce:	4631      	mov	r1, r6
   869d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   869d4:	b912      	cbnz	r2, 869dc <__udivdi3+0xb8>
   869d6:	2501      	movs	r5, #1
   869d8:	fbb5 f5f2 	udiv	r5, r5, r2
   869dc:	fab5 fc85 	clz	ip, r5
   869e0:	f1bc 0f00 	cmp.w	ip, #0
   869e4:	d178      	bne.n	86ad8 <__udivdi3+0x1b4>
   869e6:	1b49      	subs	r1, r1, r5
   869e8:	0c2f      	lsrs	r7, r5, #16
   869ea:	fa1f fe85 	uxth.w	lr, r5
   869ee:	2601      	movs	r6, #1
   869f0:	fbb1 f0f7 	udiv	r0, r1, r7
   869f4:	fb07 1110 	mls	r1, r7, r0, r1
   869f8:	fb0e f200 	mul.w	r2, lr, r0
   869fc:	0c23      	lsrs	r3, r4, #16
   869fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   86a02:	428a      	cmp	r2, r1
   86a04:	d907      	bls.n	86a16 <__udivdi3+0xf2>
   86a06:	1949      	adds	r1, r1, r5
   86a08:	f100 33ff 	add.w	r3, r0, #4294967295
   86a0c:	d202      	bcs.n	86a14 <__udivdi3+0xf0>
   86a0e:	428a      	cmp	r2, r1
   86a10:	f200 80bc 	bhi.w	86b8c <__udivdi3+0x268>
   86a14:	4618      	mov	r0, r3
   86a16:	1a89      	subs	r1, r1, r2
   86a18:	fbb1 f3f7 	udiv	r3, r1, r7
   86a1c:	fb07 1113 	mls	r1, r7, r3, r1
   86a20:	fb0e fe03 	mul.w	lr, lr, r3
   86a24:	b2a4      	uxth	r4, r4
   86a26:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   86a2a:	4596      	cmp	lr, r2
   86a2c:	d908      	bls.n	86a40 <__udivdi3+0x11c>
   86a2e:	1952      	adds	r2, r2, r5
   86a30:	f103 31ff 	add.w	r1, r3, #4294967295
   86a34:	f080 8091 	bcs.w	86b5a <__udivdi3+0x236>
   86a38:	4596      	cmp	lr, r2
   86a3a:	f240 808e 	bls.w	86b5a <__udivdi3+0x236>
   86a3e:	3b02      	subs	r3, #2
   86a40:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86a44:	4631      	mov	r1, r6
   86a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86a4a:	2600      	movs	r6, #0
   86a4c:	4630      	mov	r0, r6
   86a4e:	4631      	mov	r1, r6
   86a50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86a54:	f1c6 0420 	rsb	r4, r6, #32
   86a58:	fa22 f504 	lsr.w	r5, r2, r4
   86a5c:	40b3      	lsls	r3, r6
   86a5e:	432b      	orrs	r3, r5
   86a60:	fa21 f704 	lsr.w	r7, r1, r4
   86a64:	ea4f 4813 	mov.w	r8, r3, lsr #16
   86a68:	fbb7 fcf8 	udiv	ip, r7, r8
   86a6c:	fa1f f983 	uxth.w	r9, r3
   86a70:	fb08 771c 	mls	r7, r8, ip, r7
   86a74:	fa20 fe04 	lsr.w	lr, r0, r4
   86a78:	fa01 f506 	lsl.w	r5, r1, r6
   86a7c:	fb09 f40c 	mul.w	r4, r9, ip
   86a80:	ea4e 0505 	orr.w	r5, lr, r5
   86a84:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   86a88:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
   86a8c:	42bc      	cmp	r4, r7
   86a8e:	fa02 f206 	lsl.w	r2, r2, r6
   86a92:	d904      	bls.n	86a9e <__udivdi3+0x17a>
   86a94:	18ff      	adds	r7, r7, r3
   86a96:	f10c 31ff 	add.w	r1, ip, #4294967295
   86a9a:	d368      	bcc.n	86b6e <__udivdi3+0x24a>
   86a9c:	468c      	mov	ip, r1
   86a9e:	1b3f      	subs	r7, r7, r4
   86aa0:	fbb7 f4f8 	udiv	r4, r7, r8
   86aa4:	fb08 7714 	mls	r7, r8, r4, r7
   86aa8:	fb09 f904 	mul.w	r9, r9, r4
   86aac:	b2ad      	uxth	r5, r5
   86aae:	ea45 4107 	orr.w	r1, r5, r7, lsl #16
   86ab2:	4589      	cmp	r9, r1
   86ab4:	d904      	bls.n	86ac0 <__udivdi3+0x19c>
   86ab6:	18c9      	adds	r1, r1, r3
   86ab8:	f104 35ff 	add.w	r5, r4, #4294967295
   86abc:	d35d      	bcc.n	86b7a <__udivdi3+0x256>
   86abe:	462c      	mov	r4, r5
   86ac0:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
   86ac4:	fba4 2302 	umull	r2, r3, r4, r2
   86ac8:	ebc9 0101 	rsb	r1, r9, r1
   86acc:	4299      	cmp	r1, r3
   86ace:	d349      	bcc.n	86b64 <__udivdi3+0x240>
   86ad0:	d045      	beq.n	86b5e <__udivdi3+0x23a>
   86ad2:	4620      	mov	r0, r4
   86ad4:	2600      	movs	r6, #0
   86ad6:	e76b      	b.n	869b0 <__udivdi3+0x8c>
   86ad8:	f1cc 0420 	rsb	r4, ip, #32
   86adc:	fa05 f50c 	lsl.w	r5, r5, ip
   86ae0:	fa21 f304 	lsr.w	r3, r1, r4
   86ae4:	0c2a      	lsrs	r2, r5, #16
   86ae6:	fbb3 f6f2 	udiv	r6, r3, r2
   86aea:	fa1f fe85 	uxth.w	lr, r5
   86aee:	fb02 3816 	mls	r8, r2, r6, r3
   86af2:	fa20 f704 	lsr.w	r7, r0, r4
   86af6:	fa01 f10c 	lsl.w	r1, r1, ip
   86afa:	fb0e f906 	mul.w	r9, lr, r6
   86afe:	430f      	orrs	r7, r1
   86b00:	0c3c      	lsrs	r4, r7, #16
   86b02:	ea44 4308 	orr.w	r3, r4, r8, lsl #16
   86b06:	4599      	cmp	r9, r3
   86b08:	fa00 f40c 	lsl.w	r4, r0, ip
   86b0c:	d907      	bls.n	86b1e <__udivdi3+0x1fa>
   86b0e:	195b      	adds	r3, r3, r5
   86b10:	f106 31ff 	add.w	r1, r6, #4294967295
   86b14:	d238      	bcs.n	86b88 <__udivdi3+0x264>
   86b16:	4599      	cmp	r9, r3
   86b18:	d936      	bls.n	86b88 <__udivdi3+0x264>
   86b1a:	3e02      	subs	r6, #2
   86b1c:	442b      	add	r3, r5
   86b1e:	ebc9 0303 	rsb	r3, r9, r3
   86b22:	fbb3 f0f2 	udiv	r0, r3, r2
   86b26:	fb02 3310 	mls	r3, r2, r0, r3
   86b2a:	fb0e f100 	mul.w	r1, lr, r0
   86b2e:	b2bf      	uxth	r7, r7
   86b30:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
   86b34:	4299      	cmp	r1, r3
   86b36:	d907      	bls.n	86b48 <__udivdi3+0x224>
   86b38:	195b      	adds	r3, r3, r5
   86b3a:	f100 37ff 	add.w	r7, r0, #4294967295
   86b3e:	d221      	bcs.n	86b84 <__udivdi3+0x260>
   86b40:	4299      	cmp	r1, r3
   86b42:	d91f      	bls.n	86b84 <__udivdi3+0x260>
   86b44:	3802      	subs	r0, #2
   86b46:	442b      	add	r3, r5
   86b48:	4617      	mov	r7, r2
   86b4a:	1a59      	subs	r1, r3, r1
   86b4c:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
   86b50:	e74e      	b.n	869f0 <__udivdi3+0xcc>
   86b52:	4610      	mov	r0, r2
   86b54:	e714      	b.n	86980 <__udivdi3+0x5c>
   86b56:	4613      	mov	r3, r2
   86b58:	e727      	b.n	869aa <__udivdi3+0x86>
   86b5a:	460b      	mov	r3, r1
   86b5c:	e770      	b.n	86a40 <__udivdi3+0x11c>
   86b5e:	40b0      	lsls	r0, r6
   86b60:	4290      	cmp	r0, r2
   86b62:	d2b6      	bcs.n	86ad2 <__udivdi3+0x1ae>
   86b64:	1e60      	subs	r0, r4, #1
   86b66:	2600      	movs	r6, #0
   86b68:	e722      	b.n	869b0 <__udivdi3+0x8c>
   86b6a:	4630      	mov	r0, r6
   86b6c:	e720      	b.n	869b0 <__udivdi3+0x8c>
   86b6e:	42bc      	cmp	r4, r7
   86b70:	d994      	bls.n	86a9c <__udivdi3+0x178>
   86b72:	f1ac 0c02 	sub.w	ip, ip, #2
   86b76:	441f      	add	r7, r3
   86b78:	e791      	b.n	86a9e <__udivdi3+0x17a>
   86b7a:	4589      	cmp	r9, r1
   86b7c:	d99f      	bls.n	86abe <__udivdi3+0x19a>
   86b7e:	3c02      	subs	r4, #2
   86b80:	4419      	add	r1, r3
   86b82:	e79d      	b.n	86ac0 <__udivdi3+0x19c>
   86b84:	4638      	mov	r0, r7
   86b86:	e7df      	b.n	86b48 <__udivdi3+0x224>
   86b88:	460e      	mov	r6, r1
   86b8a:	e7c8      	b.n	86b1e <__udivdi3+0x1fa>
   86b8c:	3802      	subs	r0, #2
   86b8e:	4429      	add	r1, r5
   86b90:	e741      	b.n	86a16 <__udivdi3+0xf2>
   86b92:	bf00      	nop
   86b94:	6d726554 	.word	0x6d726554
   86b98:	6c616e69 	.word	0x6c616e69
   86b9c:	62656420 	.word	0x62656420
   86ba0:	69676775 	.word	0x69676775
   86ba4:	6520676e 	.word	0x6520676e
   86ba8:	6c62616e 	.word	0x6c62616e
   86bac:	000a6465 	.word	0x000a6465
   86bb0:	73657250 	.word	0x73657250
   86bb4:	76207465 	.word	0x76207465
   86bb8:	65756c61 	.word	0x65756c61
   86bbc:	000a3a73 	.word	0x000a3a73
   86bc0:	203a506b 	.word	0x203a506b
   86bc4:	0d0a7525 	.word	0x0d0a7525
   86bc8:	00000000 	.word	0x00000000
   86bcc:	203a496b 	.word	0x203a496b
   86bd0:	0d0a7525 	.word	0x0d0a7525
   86bd4:	00000000 	.word	0x00000000
   86bd8:	203a446b 	.word	0x203a446b
   86bdc:	0d0a7525 	.word	0x0d0a7525
   86be0:	00000000 	.word	0x00000000
   86be4:	70746553 	.word	0x70746553
   86be8:	746e696f 	.word	0x746e696f
   86bec:	203a6d43 	.word	0x203a6d43
   86bf0:	0d0a7525 	.word	0x0d0a7525
   86bf4:	00000000 	.word	0x00000000
   86bf8:	756c6156 	.word	0x756c6156
   86bfc:	0a3a7365 	.word	0x0a3a7365
   86c00:	00000000 	.word	0x00000000
   86c04:	0d0a6925 	.word	0x0d0a6925
   86c08:	00000000 	.word	0x00000000
   86c0c:	09097325 	.word	0x09097325
   86c10:	25096325 	.word	0x25096325
   86c14:	75250975 	.word	0x75250975
   86c18:	0d752509 	.word	0x0d752509
   86c1c:	0000000a 	.word	0x0000000a
   86c20:	454c4449 	.word	0x454c4449
   86c24:	00000000 	.word	0x00000000
   86c28:	20726d54 	.word	0x20726d54
   86c2c:	00637653 	.word	0x00637653
   86c30:	00000001 	.word	0x00000001
   86c34:	00000002 	.word	0x00000002
   86c38:	00000004 	.word	0x00000004
   86c3c:	00000008 	.word	0x00000008
   86c40:	00000010 	.word	0x00000010
   86c44:	00000020 	.word	0x00000020
   86c48:	00000040 	.word	0x00000040
   86c4c:	00000080 	.word	0x00000080
   86c50:	00000100 	.word	0x00000100
   86c54:	00000200 	.word	0x00000200
   86c58:	00000400 	.word	0x00000400
   86c5c:	52444950 	.word	0x52444950
   86c60:	6c756765 	.word	0x6c756765
   86c64:	6f697461 	.word	0x6f697461
   86c68:	0000006e 	.word	0x0000006e
   86c6c:	6c696146 	.word	0x6c696146
   86c70:	74206465 	.word	0x74206465
   86c74:	7263206f 	.word	0x7263206f
   86c78:	65746165 	.word	0x65746165
   86c7c:	44495020 	.word	0x44495020
   86c80:	75676552 	.word	0x75676552
   86c84:	6974616c 	.word	0x6974616c
   86c88:	61546e6f 	.word	0x61546e6f
   86c8c:	0a0d6b73 	.word	0x0a0d6b73
   86c90:	00000000 	.word	0x00000000
   86c94:	69726553 	.word	0x69726553
   86c98:	6f436c61 	.word	0x6f436c61
   86c9c:	7361546d 	.word	0x7361546d
   86ca0:	0000006b 	.word	0x0000006b
   86ca4:	6c696146 	.word	0x6c696146
   86ca8:	74206465 	.word	0x74206465
   86cac:	7263206f 	.word	0x7263206f
   86cb0:	65746165 	.word	0x65746165
   86cb4:	72655320 	.word	0x72655320
   86cb8:	436c6169 	.word	0x436c6169
   86cbc:	61546d6f 	.word	0x61546d6f
   86cc0:	0a0d6b73 	.word	0x0a0d6b73
   86cc4:	00000000 	.word	0x00000000
   86cc8:	75736e49 	.word	0x75736e49
   86ccc:	63696666 	.word	0x63696666
   86cd0:	746e6569 	.word	0x746e6569
   86cd4:	4d415220 	.word	0x4d415220
   86cd8:	00000a0d 	.word	0x00000a0d
   86cdc:	00000043 	.word	0x00000043

00086ce0 <_global_impure_ptr>:
   86ce0:	20070140                                @.. 

00086ce4 <zeroes.6869>:
   86ce4:	30303030 30303030 30303030 30303030     0000000000000000
   86cf4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   86d04:	00000000 33323130 37363534 62613938     ....0123456789ab
   86d14:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00086d24 <blanks.6868>:
   86d24:	20202020 20202020 20202020 20202020                     

00086d34 <_init>:
   86d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86d36:	bf00      	nop
   86d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86d3a:	bc08      	pop	{r3}
   86d3c:	469e      	mov	lr, r3
   86d3e:	4770      	bx	lr

00086d40 <__init_array_start>:
   86d40:	00084d61 	.word	0x00084d61

00086d44 <__frame_dummy_init_array_entry>:
   86d44:	00080119                                ....

00086d48 <_fini>:
   86d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86d4a:	bf00      	nop
   86d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86d4e:	bc08      	pop	{r3}
   86d50:	469e      	mov	lr, r3
   86d52:	4770      	bx	lr

00086d54 <__fini_array_start>:
   86d54:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007013c 	.word	0x2007013c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <isMatlab>:
2007012c:	00000001                                ....

20070130 <uxCriticalNesting>:
20070130:	aaaaaaaa                                ....

20070134 <xFreeBytesRemaining>:
20070134:	00008000                                ....

20070138 <xNextTaskUnblockTime>:
20070138:	0000ffff                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00086cdc 00000000 00000000 00000000     .l..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000863b9                                .c..
