
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118536                       # Number of seconds simulated
sim_ticks                                118536177723                       # Number of ticks simulated
final_tick                               688367470857                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155131                       # Simulator instruction rate (inst/s)
host_op_rate                                   201571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7996172                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902304                       # Number of bytes of host memory used
host_seconds                                 14824.12                       # Real time elapsed on the host
sim_insts                                  2299682978                       # Number of instructions simulated
sim_ops                                    2988112505                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3597312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6109184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9709952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1229440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1229440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        28104                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        47728                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 75859                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9605                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9605                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30347798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     51538561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81915515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10371855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10371855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10371855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30347798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     51538561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92287369                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               284259420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21144908                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18782898                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829642                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11127658                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10834000                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339780                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52570                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228205669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119721238                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21144908                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12173780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24199447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5608666                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2567582                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13965161                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258742271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234542824     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097231      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038647      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765840      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3586362      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4341054      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043445      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564862      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9762006      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258742271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421169                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226281195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4508853                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24162322                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25182                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3764718                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060405                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134759565                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3764718                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226564471                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2308966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1291126                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23897297                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915691                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134620442                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88910                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177684549                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608633184                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608633184                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30973350                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18457                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9237                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2719647                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23483419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72915                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928157                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134118519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127351510                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79939                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20421409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42705602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258742271                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204204234     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22889868      8.85%     87.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11741591      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6730984      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499451      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753060      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1505810      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350640      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66633      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258742271                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233140     47.40%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183996     37.41%     84.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74750     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99943944     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005921      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22272722     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119703      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127351510                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448012                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             491886                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514017116                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154558685                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124397565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127843396                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223544                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3957610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112227                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3764718                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1575740                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        72492                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134136977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23483419                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141135                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9237                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          597                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       823406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927109                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126235826                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21998430                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115684                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26118083                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19514671                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119653                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444087                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124431804                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124397565                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71124824                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164050348                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437620                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433555                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21491437                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834053                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254977553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291597                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212769489     83.45%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15993231      6.27%     89.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12505531      4.90%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470323      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114434      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055767      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4522794      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007257      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1538727      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254977553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1538727                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387579475                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272046094                       # The number of ROB writes
system.switch_cpus0.timesIdled                6069521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25517149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.842594                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.842594                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.351791                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.351791                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584594170                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162220054                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142595059                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               284259420                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25475684                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20633673                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2335431                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10037696                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9591199                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2859093                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105343                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    215162573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141662926                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25475684                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12450292                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31023456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7176299                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5176055                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13466477                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2333494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    256151547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225128091     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2891063      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2262615      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5342532      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1151086      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1789233      0.70%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1370013      0.53%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          865250      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15351664      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    256151547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089621                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498358                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       212768609                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7640565                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30896628                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104932                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4740812                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4397964                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173738112                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        91098                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4740812                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       213357455                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1981762                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3991194                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30376247                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1704069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173579889                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        39235                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        318917                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       623785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       246926                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    244185522                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810004863                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810004863                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198072227                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46113251                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42393                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23202                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5510151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16875470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8378128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155486                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1868329                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172338585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161825753                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       166073                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28917382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60237651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4008                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    256151547                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186416285     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29866836     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14483990      5.65%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9698695      3.79%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8972812      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3012968      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3110155      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       440614      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149192      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256151547                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         464825     59.07%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161613     20.54%     79.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160489     20.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135929211     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2451399      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19183      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15114087      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8311873      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161825753                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569289                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             786927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004863                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    580756049                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    201298899                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157665861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162612680                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406400                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3841299                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226958                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4740812                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1165921                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110239                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172380957                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16875470                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8378128                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23190                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1265718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1326932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2592650                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158870244                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14589033                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2955505                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22899511                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22521299                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8310478                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.558892                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157666889                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157665861                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93365868                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257824328                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.554655                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362130                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116035093                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    142500230                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29881878                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2337808                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    251410735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191590414     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28151319     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12286910      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6980439      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5060989      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1983483      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1538595      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1107855      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2710731      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    251410735                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116035093                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     142500230                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21185327                       # Number of memory references committed
system.switch_cpus1.commit.loads             13034166                       # Number of loads committed
system.switch_cpus1.commit.membars              19182                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20474332                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128397641                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2900772                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2710731                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           421082112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349505198                       # The number of ROB writes
system.switch_cpus1.timesIdled                3487487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28107873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116035093                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            142500230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116035093                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.449771                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.449771                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408201                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408201                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       715561313                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219574950                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160428838                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38364                       # number of misc regfile writes
system.l2.replacements                          75909                       # number of replacements
system.l2.tagsinuse                              2048                       # Cycle average of tags in use
system.l2.total_refs                            93709                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77957                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.202060                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            16.958740                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.289962                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    809.388667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.260259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1096.685603                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             51.385979                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             73.030790                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.395209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000127                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.535491                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035660                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        23197                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37319                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60516                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14679                       # number of Writeback hits
system.l2.Writeback_hits::total                 14679                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        23197                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37319                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60516                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        23197                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37319                       # number of overall hits
system.l2.overall_hits::total                   60516                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        28104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        47728                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 75859                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        28104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        47728                       # number of demand (read+write) misses
system.l2.demand_misses::total                  75859                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        28104                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        47728                       # number of overall misses
system.l2.overall_misses::total                 75859                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2410647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4723551614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2379490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8099239038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12827580789                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2410647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4723551614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2379490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8099239038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12827580789                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2410647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4723551614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2379490                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8099239038                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12827580789                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        85047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              136375                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14679                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14679                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        85047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136375                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        85047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.547826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.561196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.556253                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.547826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.561196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.556253                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.547826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.561196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.556253                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172189.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168073.997082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 183037.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169695.755908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169097.678443                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172189.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168073.997082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 183037.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169695.755908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169097.678443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172189.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168073.997082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 183037.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169695.755908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169097.678443                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9605                       # number of writebacks
system.l2.writebacks::total                      9605                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        28104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        47728                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            75859                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        28104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        47728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             75859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        28104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        47728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            75859                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1596237                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3085741747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1619508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5318099741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8407057233                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1596237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3085741747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1619508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   5318099741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8407057233                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1596237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3085741747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1619508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   5318099741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8407057233                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.547826                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.561196                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.556253                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.547826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.561196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.556253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.547826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.561196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.556253                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114016.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109797.244058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124577.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111425.153809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110824.783256                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114016.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109797.244058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 124577.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111425.153809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110824.783256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114016.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109797.244058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 124577.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111425.153809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110824.783256                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.967677                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013997262                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874301.778189                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.967677                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022384                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866935                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13965146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13965146                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13965146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13965146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13965146                       # number of overall hits
system.cpu0.icache.overall_hits::total       13965146                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2826913                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2826913                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2826913                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2826913                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2826913                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2826913                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13965161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13965161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13965161                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13965161                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13965161                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13965161                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188460.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188460.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188460.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188460.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188460.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188460.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2527247                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2527247                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2527247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2527247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2527247                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2527247                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180517.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180517.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180517.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180517.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180517.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180517.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51301                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246987056                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51557                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4790.562989                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.901476                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.098524                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808209                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191791                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20077761                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20077761                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9241                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9241                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24088195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24088195                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24088195                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24088195                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       201578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       201578                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       201578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        201578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       201578                       # number of overall misses
system.cpu0.dcache.overall_misses::total       201578                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26199518291                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26199518291                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26199518291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26199518291                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26199518291                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26199518291                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20279339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20279339                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24289773                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24289773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24289773                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24289773                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009940                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009940                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008299                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008299                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008299                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008299                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 129972.111495                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 129972.111495                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 129972.111495                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 129972.111495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 129972.111495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 129972.111495                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5733                       # number of writebacks
system.cpu0.dcache.writebacks::total             5733                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150277                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150277                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150277                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51301                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51301                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51301                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51301                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6476148981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6476148981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6476148981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6476148981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6476148981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6476148981                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126238.260092                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126238.260092                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126238.260092                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126238.260092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126238.260092                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126238.260092                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997556                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097121963                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234464.283096                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997556                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13466462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13466462                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13466462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13466462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13466462                       # number of overall hits
system.cpu1.icache.overall_hits::total       13466462                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2937962                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2937962                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2937962                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2937962                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2937962                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2937962                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13466477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13466477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13466477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13466477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13466477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13466477                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195864.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195864.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195864.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195864.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195864.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195864.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2487390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2487390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2487390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2487390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2487390                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2487390                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191337.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191337.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191337.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191337.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191337.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191337.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85047                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194854858                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85303                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2284.267353                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.312667                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.687333                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907471                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092529                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10931851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10931851                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8112796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8112796                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22962                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19182                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19182                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19044647                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19044647                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19044647                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19044647                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203548                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203548                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203548                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203548                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203548                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203548                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27280974570                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27280974570                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27280974570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27280974570                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27280974570                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27280974570                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11135399                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11135399                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8112796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8112796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19248195                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19248195                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19248195                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19248195                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018279                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010575                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010575                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010575                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010575                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 134027.229793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 134027.229793                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 134027.229793                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134027.229793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 134027.229793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134027.229793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8946                       # number of writebacks
system.cpu1.dcache.writebacks::total             8946                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118501                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118501                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118501                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85047                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85047                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85047                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85047                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10950708352                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10950708352                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10950708352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10950708352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10950708352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10950708352                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128760.665891                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 128760.665891                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 128760.665891                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128760.665891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 128760.665891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 128760.665891                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
