
PROJECT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000417a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000198  00800060  0000417a  0000420e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000013  008001f8  008001f8  000043a6  2**0
                  ALLOC
  3 .stab         000044ac  00000000  00000000  000043a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018a2  00000000  00000000  00008854  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000a0f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000a296  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000a488  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000c893  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000dc19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000edf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000efb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000f2a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000fc14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 50 0a 	jmp	0x14a0	; 0x14a0 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 fb 08 	jmp	0x11f6	; 0x11f6 <__vector_10>
      2c:	0c 94 7d 0a 	jmp	0x14fa	; 0x14fa <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e7       	ldi	r30, 0x7A	; 122
      68:	f1 e4       	ldi	r31, 0x41	; 65
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3f       	cpi	r26, 0xF8	; 248
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a8 ef       	ldi	r26, 0xF8	; 248
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 30       	cpi	r26, 0x0B	; 11
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 65 18 	call	0x30ca	; 0x30ca <main>
      8a:	0c 94 bb 20 	jmp	0x4176	; 0x4176 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 84 20 	jmp	0x4108	; 0x4108 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	af eb       	ldi	r26, 0xBF	; 191
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a0 20 	jmp	0x4140	; 0x4140 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 90 20 	jmp	0x4120	; 0x4120 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ac 20 	jmp	0x4158	; 0x4158 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 90 20 	jmp	0x4120	; 0x4120 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ac 20 	jmp	0x4158	; 0x4158 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 84 20 	jmp	0x4108	; 0x4108 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8f eb       	ldi	r24, 0xBF	; 191
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a0 20 	jmp	0x4140	; 0x4140 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 8c 20 	jmp	0x4118	; 0x4118 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6f eb       	ldi	r22, 0xBF	; 191
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 a8 20 	jmp	0x4150	; 0x4150 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 90 20 	jmp	0x4120	; 0x4120 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 ac 20 	jmp	0x4158	; 0x4158 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 90 20 	jmp	0x4120	; 0x4120 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 ac 20 	jmp	0x4158	; 0x4158 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 90 20 	jmp	0x4120	; 0x4120 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 ac 20 	jmp	0x4158	; 0x4158 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 94 20 	jmp	0x4128	; 0x4128 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 b0 20 	jmp	0x4160	; 0x4160 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 8c 20 	jmp	0x4118	; 0x4118 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 a8 20 	jmp	0x4150	; 0x4150 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e9 53       	subi	r30, 0x39	; 57
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <MWDT_vTurnOn>:
#include "../../LIB/BIT_MATH.h"

#include "WDT_int.h"
#include "WDT_prv.h"
void MWDT_vTurnOn  (u8 A_u8TimeOut)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	0f 92       	push	r0
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
     e38:	89 83       	std	Y+1, r24	; 0x01
	/*set time out */

	if (A_u8TimeOut == WDT_16ms3)
     e3a:	89 81       	ldd	r24, Y+1	; 0x01
     e3c:	88 23       	and	r24, r24
     e3e:	b1 f4       	brne	.+44     	; 0xe6c <MWDT_vTurnOn+0x3e>
	{
		CLR_BIT (WDTCR , WDP0) ; /*prescaller 000 to reset after 16.3ms*/
     e40:	a1 e4       	ldi	r26, 0x41	; 65
     e42:	b0 e0       	ldi	r27, 0x00	; 0
     e44:	e1 e4       	ldi	r30, 0x41	; 65
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	8e 7f       	andi	r24, 0xFE	; 254
     e4c:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP1) ;
     e4e:	a1 e4       	ldi	r26, 0x41	; 65
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	e1 e4       	ldi	r30, 0x41	; 65
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	8d 7f       	andi	r24, 0xFD	; 253
     e5a:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP2) ;
     e5c:	a1 e4       	ldi	r26, 0x41	; 65
     e5e:	b0 e0       	ldi	r27, 0x00	; 0
     e60:	e1 e4       	ldi	r30, 0x41	; 65
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	8b 7f       	andi	r24, 0xFB	; 251
     e68:	8c 93       	st	X, r24
     e6a:	ae c0       	rjmp	.+348    	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_32ms5)
     e6c:	89 81       	ldd	r24, Y+1	; 0x01
     e6e:	81 30       	cpi	r24, 0x01	; 1
     e70:	b1 f4       	brne	.+44     	; 0xe9e <MWDT_vTurnOn+0x70>
	{
		SET_BIT (WDTCR , WDP0) ; /*prescaller 001 to reset after 32.5ms*/
     e72:	a1 e4       	ldi	r26, 0x41	; 65
     e74:	b0 e0       	ldi	r27, 0x00	; 0
     e76:	e1 e4       	ldi	r30, 0x41	; 65
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	81 60       	ori	r24, 0x01	; 1
     e7e:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP1) ;
     e80:	a1 e4       	ldi	r26, 0x41	; 65
     e82:	b0 e0       	ldi	r27, 0x00	; 0
     e84:	e1 e4       	ldi	r30, 0x41	; 65
     e86:	f0 e0       	ldi	r31, 0x00	; 0
     e88:	80 81       	ld	r24, Z
     e8a:	8d 7f       	andi	r24, 0xFD	; 253
     e8c:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP2) ;
     e8e:	a1 e4       	ldi	r26, 0x41	; 65
     e90:	b0 e0       	ldi	r27, 0x00	; 0
     e92:	e1 e4       	ldi	r30, 0x41	; 65
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	8b 7f       	andi	r24, 0xFB	; 251
     e9a:	8c 93       	st	X, r24
     e9c:	95 c0       	rjmp	.+298    	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_65ms0)
     e9e:	89 81       	ldd	r24, Y+1	; 0x01
     ea0:	82 30       	cpi	r24, 0x02	; 2
     ea2:	b1 f4       	brne	.+44     	; 0xed0 <MWDT_vTurnOn+0xa2>
	{
		CLR_BIT (WDTCR , WDP0) ; /*prescaller 010 to reset after 65ms*/
     ea4:	a1 e4       	ldi	r26, 0x41	; 65
     ea6:	b0 e0       	ldi	r27, 0x00	; 0
     ea8:	e1 e4       	ldi	r30, 0x41	; 65
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
     eae:	8e 7f       	andi	r24, 0xFE	; 254
     eb0:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP1) ;
     eb2:	a1 e4       	ldi	r26, 0x41	; 65
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	e1 e4       	ldi	r30, 0x41	; 65
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	82 60       	ori	r24, 0x02	; 2
     ebe:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP2) ;
     ec0:	a1 e4       	ldi	r26, 0x41	; 65
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e1 e4       	ldi	r30, 0x41	; 65
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	8b 7f       	andi	r24, 0xFB	; 251
     ecc:	8c 93       	st	X, r24
     ece:	7c c0       	rjmp	.+248    	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_0s13)
     ed0:	89 81       	ldd	r24, Y+1	; 0x01
     ed2:	83 30       	cpi	r24, 0x03	; 3
     ed4:	b1 f4       	brne	.+44     	; 0xf02 <MWDT_vTurnOn+0xd4>
	{
		SET_BIT (WDTCR , WDP0) ; /*prescaller 011 to reset after 0.13s*/
     ed6:	a1 e4       	ldi	r26, 0x41	; 65
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e1 e4       	ldi	r30, 0x41	; 65
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	81 60       	ori	r24, 0x01	; 1
     ee2:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP1) ;
     ee4:	a1 e4       	ldi	r26, 0x41	; 65
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e1 e4       	ldi	r30, 0x41	; 65
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	82 60       	ori	r24, 0x02	; 2
     ef0:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP2) ;
     ef2:	a1 e4       	ldi	r26, 0x41	; 65
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e1 e4       	ldi	r30, 0x41	; 65
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	8b 7f       	andi	r24, 0xFB	; 251
     efe:	8c 93       	st	X, r24
     f00:	63 c0       	rjmp	.+198    	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_0s26)
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	84 30       	cpi	r24, 0x04	; 4
     f06:	b1 f4       	brne	.+44     	; 0xf34 <MWDT_vTurnOn+0x106>
	{
		CLR_BIT (WDTCR , WDP0) ; /*prescaller 000 to reset after 0.26s*/
     f08:	a1 e4       	ldi	r26, 0x41	; 65
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e1 e4       	ldi	r30, 0x41	; 65
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	8e 7f       	andi	r24, 0xFE	; 254
     f14:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP1) ;
     f16:	a1 e4       	ldi	r26, 0x41	; 65
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	e1 e4       	ldi	r30, 0x41	; 65
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	8d 7f       	andi	r24, 0xFD	; 253
     f22:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP2) ;
     f24:	a1 e4       	ldi	r26, 0x41	; 65
     f26:	b0 e0       	ldi	r27, 0x00	; 0
     f28:	e1 e4       	ldi	r30, 0x41	; 65
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	84 60       	ori	r24, 0x04	; 4
     f30:	8c 93       	st	X, r24
     f32:	4a c0       	rjmp	.+148    	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_0s52)
     f34:	89 81       	ldd	r24, Y+1	; 0x01
     f36:	85 30       	cpi	r24, 0x05	; 5
     f38:	b1 f4       	brne	.+44     	; 0xf66 <MWDT_vTurnOn+0x138>
	{
		SET_BIT (WDTCR , WDP0) ; /*prescaller 000 to reset after 0.52s*/
     f3a:	a1 e4       	ldi	r26, 0x41	; 65
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	e1 e4       	ldi	r30, 0x41	; 65
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	81 60       	ori	r24, 0x01	; 1
     f46:	8c 93       	st	X, r24
		CLR_BIT (WDTCR , WDP1) ;
     f48:	a1 e4       	ldi	r26, 0x41	; 65
     f4a:	b0 e0       	ldi	r27, 0x00	; 0
     f4c:	e1 e4       	ldi	r30, 0x41	; 65
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	80 81       	ld	r24, Z
     f52:	8d 7f       	andi	r24, 0xFD	; 253
     f54:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP2) ;
     f56:	a1 e4       	ldi	r26, 0x41	; 65
     f58:	b0 e0       	ldi	r27, 0x00	; 0
     f5a:	e1 e4       	ldi	r30, 0x41	; 65
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	84 60       	ori	r24, 0x04	; 4
     f62:	8c 93       	st	X, r24
     f64:	31 c0       	rjmp	.+98     	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_1s0)
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	86 30       	cpi	r24, 0x06	; 6
     f6a:	b1 f4       	brne	.+44     	; 0xf98 <MWDT_vTurnOn+0x16a>
	{
		CLR_BIT (WDTCR , WDP0) ; /*prescaller 000 to reset after 1s*/
     f6c:	a1 e4       	ldi	r26, 0x41	; 65
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	e1 e4       	ldi	r30, 0x41	; 65
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	8e 7f       	andi	r24, 0xFE	; 254
     f78:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP1) ;
     f7a:	a1 e4       	ldi	r26, 0x41	; 65
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e1 e4       	ldi	r30, 0x41	; 65
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	82 60       	ori	r24, 0x02	; 2
     f86:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP2) ;
     f88:	a1 e4       	ldi	r26, 0x41	; 65
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e1 e4       	ldi	r30, 0x41	; 65
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	84 60       	ori	r24, 0x04	; 4
     f94:	8c 93       	st	X, r24
     f96:	18 c0       	rjmp	.+48     	; 0xfc8 <MWDT_vTurnOn+0x19a>
	}
	else if (A_u8TimeOut == WDT_2s1)
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	87 30       	cpi	r24, 0x07	; 7
     f9c:	a9 f4       	brne	.+42     	; 0xfc8 <MWDT_vTurnOn+0x19a>
	{
		SET_BIT (WDTCR , WDP0) ; /*prescaller 000 to reset after 2.1s*/
     f9e:	a1 e4       	ldi	r26, 0x41	; 65
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e1 e4       	ldi	r30, 0x41	; 65
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	81 60       	ori	r24, 0x01	; 1
     faa:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP1) ;
     fac:	a1 e4       	ldi	r26, 0x41	; 65
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	e1 e4       	ldi	r30, 0x41	; 65
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	82 60       	ori	r24, 0x02	; 2
     fb8:	8c 93       	st	X, r24
		SET_BIT (WDTCR , WDP2) ;
     fba:	a1 e4       	ldi	r26, 0x41	; 65
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e1 e4       	ldi	r30, 0x41	; 65
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	84 60       	ori	r24, 0x04	; 4
     fc6:	8c 93       	st	X, r24
	}

	/*Enable WDT*/
	SET_BIT (WDTCR , WDE) ;
     fc8:	a1 e4       	ldi	r26, 0x41	; 65
     fca:	b0 e0       	ldi	r27, 0x00	; 0
     fcc:	e1 e4       	ldi	r30, 0x41	; 65
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	88 60       	ori	r24, 0x08	; 8
     fd4:	8c 93       	st	X, r24
}
     fd6:	0f 90       	pop	r0
     fd8:	cf 91       	pop	r28
     fda:	df 91       	pop	r29
     fdc:	08 95       	ret

00000fde <MWDT_vTurnOff>:
void MWDT_vTurnOff (void)
{
     fde:	df 93       	push	r29
     fe0:	cf 93       	push	r28
     fe2:	cd b7       	in	r28, 0x3d	; 61
     fe4:	de b7       	in	r29, 0x3e	; 62
	WDTCR = WDT_DISABLE ; /*set WDE and WDTOE in the same line*/
     fe6:	e1 e4       	ldi	r30, 0x41	; 65
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	88 e1       	ldi	r24, 0x18	; 24
     fec:	80 83       	st	Z, r24
	WDTCR = 0 ; /*disable WDT*/
     fee:	e1 e4       	ldi	r30, 0x41	; 65
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	10 82       	st	Z, r1
}
     ff4:	cf 91       	pop	r28
     ff6:	df 91       	pop	r29
     ff8:	08 95       	ret

00000ffa <UART_vInit>:
#include "UART_int.h"
#include "UART_prv.h"
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"

void UART_vInit(){
     ffa:	df 93       	push	r29
     ffc:	cf 93       	push	r28
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
UCSRB = 0b00011000;
    1002:	ea e2       	ldi	r30, 0x2A	; 42
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	88 e1       	ldi	r24, 0x18	; 24
    1008:	80 83       	st	Z, r24
UCSRC = 0b10000110;
    100a:	e0 e4       	ldi	r30, 0x40	; 64
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	86 e8       	ldi	r24, 0x86	; 134
    1010:	80 83       	st	Z, r24
		//UBRRH = 0b0
UBRRL = 51; // low51 <255 9600
    1012:	e9 e2       	ldi	r30, 0x29	; 41
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	83 e3       	ldi	r24, 0x33	; 51
    1018:	80 83       	st	Z, r24

}
    101a:	cf 91       	pop	r28
    101c:	df 91       	pop	r29
    101e:	08 95       	ret

00001020 <UART_vSend>:

void UART_vSend(u16 A_u8Data){
    1020:	df 93       	push	r29
    1022:	cf 93       	push	r28
    1024:	00 d0       	rcall	.+0      	; 0x1026 <UART_vSend+0x6>
    1026:	cd b7       	in	r28, 0x3d	; 61
    1028:	de b7       	in	r29, 0x3e	; 62
    102a:	9a 83       	std	Y+2, r25	; 0x02
    102c:	89 83       	std	Y+1, r24	; 0x01
	{
	/* Wait for empty transmit buffer */
	while ( GET_BIT(UCSRA,UDRE) !=1); // CHECK GIBT ES DATA
    102e:	eb e2       	ldi	r30, 0x2B	; 43
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	80 81       	ld	r24, Z
    1034:	82 95       	swap	r24
    1036:	86 95       	lsr	r24
    1038:	87 70       	andi	r24, 0x07	; 7
    103a:	88 2f       	mov	r24, r24
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	81 70       	andi	r24, 0x01	; 1
    1040:	90 70       	andi	r25, 0x00	; 0
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	a1 f3       	breq	.-24     	; 0x102e <UART_vSend+0xe>
	/* Put data into buffer, sends the data */
	UDR = A_u8Data;
    1046:	ec e2       	ldi	r30, 0x2C	; 44
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	89 81       	ldd	r24, Y+1	; 0x01
    104c:	80 83       	st	Z, r24
}
}
    104e:	0f 90       	pop	r0
    1050:	0f 90       	pop	r0
    1052:	cf 91       	pop	r28
    1054:	df 91       	pop	r29
    1056:	08 95       	ret

00001058 <UART_vRecive>:
u16 UART_vRecive(){
    1058:	df 93       	push	r29
    105a:	cf 93       	push	r28
    105c:	cd b7       	in	r28, 0x3d	; 61
    105e:	de b7       	in	r29, 0x3e	; 62

	/* Wait for data to be received */
	while ( GET_BIT(UCSRA,RXC) !=1 ) ; // GET_BIT(UCSRA,RXC0!=1)
    1060:	eb e2       	ldi	r30, 0x2B	; 43
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	88 1f       	adc	r24, r24
    1068:	88 27       	eor	r24, r24
    106a:	88 1f       	adc	r24, r24
    106c:	81 30       	cpi	r24, 0x01	; 1
    106e:	c1 f7       	brne	.-16     	; 0x1060 <UART_vRecive+0x8>
	/* Get and return received data from buffer */
	return UDR;
    1070:	ec e2       	ldi	r30, 0x2C	; 44
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	88 2f       	mov	r24, r24
    1078:	90 e0       	ldi	r25, 0x00	; 0
}
    107a:	cf 91       	pop	r28
    107c:	df 91       	pop	r29
    107e:	08 95       	ret

00001080 <UART_u8IsDataAvailable>:
u8 UART_u8IsDataAvailable(void) {
    1080:	df 93       	push	r29
    1082:	cf 93       	push	r28
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
    return (UCSRA & (1 << RXC)); //  RXC=1
    1088:	eb e2       	ldi	r30, 0x2B	; 43
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	80 78       	andi	r24, 0x80	; 128
}
    1090:	cf 91       	pop	r28
    1092:	df 91       	pop	r29
    1094:	08 95       	ret

00001096 <UART_u8ReadNonBlocking>:
u8 UART_u8ReadNonBlocking(void) {
    1096:	df 93       	push	r29
    1098:	cf 93       	push	r28
    109a:	0f 92       	push	r0
    109c:	cd b7       	in	r28, 0x3d	; 61
    109e:	de b7       	in	r29, 0x3e	; 62
    if (UART_u8IsDataAvailable()) {
    10a0:	0e 94 40 08 	call	0x1080	; 0x1080 <UART_u8IsDataAvailable>
    10a4:	88 23       	and	r24, r24
    10a6:	21 f0       	breq	.+8      	; 0x10b0 <UART_u8ReadNonBlocking+0x1a>
        return (u8)UART_vRecive();
    10a8:	0e 94 2c 08 	call	0x1058	; 0x1058 <UART_vRecive>
    10ac:	89 83       	std	Y+1, r24	; 0x01
    10ae:	01 c0       	rjmp	.+2      	; 0x10b2 <UART_u8ReadNonBlocking+0x1c>
    }
    return 0;
    10b0:	19 82       	std	Y+1, r1	; 0x01
    10b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    10b4:	0f 90       	pop	r0
    10b6:	cf 91       	pop	r28
    10b8:	df 91       	pop	r29
    10ba:	08 95       	ret

000010bc <MTIMER0_vInit>:
#include "../DIO/DIO_int.h"
u32 G_u32Counter = 0;
void (* G_fSetCalBack) (void) = NULL;
void (*ICU_SetCallBack) (void) =NULL;
void MTIMER0_vInit(void)
{
    10bc:	df 93       	push	r29
    10be:	cf 93       	push	r28
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62
	/*Choose your mode */
	TCCR0 = 0b00000000;
    10c4:	e3 e5       	ldi	r30, 0x53	; 83
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	10 82       	st	Z, r1
	/*Enable Interrupt */
	SET_BIT(TIMSK,TOIE0);
    10ca:	a9 e5       	ldi	r26, 0x59	; 89
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	e9 e5       	ldi	r30, 0x59	; 89
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	81 60       	ori	r24, 0x01	; 1
    10d6:	8c 93       	st	X, r24

}
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <MTIMER0_vPreloadValue>:

void MTIMER0_vPreloadValue(u8 A_u8Preloade)
{
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	0f 92       	push	r0
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
    10e8:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = A_u8Preloade;
    10ea:	e2 e5       	ldi	r30, 0x52	; 82
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	89 81       	ldd	r24, Y+1	; 0x01
    10f0:	80 83       	st	Z, r24
}
    10f2:	0f 90       	pop	r0
    10f4:	cf 91       	pop	r28
    10f6:	df 91       	pop	r29
    10f8:	08 95       	ret

000010fa <MTIMER0_vStart>:

void MTIMER0_vStart(void)
{
    10fa:	df 93       	push	r29
    10fc:	cf 93       	push	r28
    10fe:	cd b7       	in	r28, 0x3d	; 61
    1100:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (TCCR0 & (0xF8)) |(TIMER0_PRESCALER & (0x07));
    1102:	a3 e5       	ldi	r26, 0x53	; 83
    1104:	b0 e0       	ldi	r27, 0x00	; 0
    1106:	e3 e5       	ldi	r30, 0x53	; 83
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	88 7f       	andi	r24, 0xF8	; 248
    110e:	82 60       	ori	r24, 0x02	; 2
    1110:	8c 93       	st	X, r24
}
    1112:	cf 91       	pop	r28
    1114:	df 91       	pop	r29
    1116:	08 95       	ret

00001118 <MTIMER0_vStop>:
void MTIMER0_vStop(void)
{
    1118:	df 93       	push	r29
    111a:	cf 93       	push	r28
    111c:	cd b7       	in	r28, 0x3d	; 61
    111e:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = (TCCR0 & (0xF8));
    1120:	a3 e5       	ldi	r26, 0x53	; 83
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e3 e5       	ldi	r30, 0x53	; 83
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	88 7f       	andi	r24, 0xF8	; 248
    112c:	8c 93       	st	X, r24
}
    112e:	cf 91       	pop	r28
    1130:	df 91       	pop	r29
    1132:	08 95       	ret

00001134 <MTIMER0_vSetIntervalValue>:

void MTIMER0_vSetIntervalValue(u32 A_u32NumOfTick)
{
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	00 d0       	rcall	.+0      	; 0x113a <MTIMER0_vSetIntervalValue+0x6>
    113a:	00 d0       	rcall	.+0      	; 0x113c <MTIMER0_vSetIntervalValue+0x8>
    113c:	cd b7       	in	r28, 0x3d	; 61
    113e:	de b7       	in	r29, 0x3e	; 62
    1140:	69 83       	std	Y+1, r22	; 0x01
    1142:	7a 83       	std	Y+2, r23	; 0x02
    1144:	8b 83       	std	Y+3, r24	; 0x03
    1146:	9c 83       	std	Y+4, r25	; 0x04
	G_u32Counter = A_u32NumOfTick;
    1148:	89 81       	ldd	r24, Y+1	; 0x01
    114a:	9a 81       	ldd	r25, Y+2	; 0x02
    114c:	ab 81       	ldd	r26, Y+3	; 0x03
    114e:	bc 81       	ldd	r27, Y+4	; 0x04
    1150:	80 93 f8 01 	sts	0x01F8, r24
    1154:	90 93 f9 01 	sts	0x01F9, r25
    1158:	a0 93 fa 01 	sts	0x01FA, r26
    115c:	b0 93 fb 01 	sts	0x01FB, r27
}
    1160:	0f 90       	pop	r0
    1162:	0f 90       	pop	r0
    1164:	0f 90       	pop	r0
    1166:	0f 90       	pop	r0
    1168:	cf 91       	pop	r28
    116a:	df 91       	pop	r29
    116c:	08 95       	ret

0000116e <MTIMER0_vSetCallBackAddress>:

void MTIMER0_vSetCallBackAddress( void (*A_fPtr) (void))
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	00 d0       	rcall	.+0      	; 0x1174 <MTIMER0_vSetCallBackAddress+0x6>
    1174:	cd b7       	in	r28, 0x3d	; 61
    1176:	de b7       	in	r29, 0x3e	; 62
    1178:	9a 83       	std	Y+2, r25	; 0x02
    117a:	89 83       	std	Y+1, r24	; 0x01
	G_fSetCalBack = A_fPtr;//100
    117c:	89 81       	ldd	r24, Y+1	; 0x01
    117e:	9a 81       	ldd	r25, Y+2	; 0x02
    1180:	90 93 fd 01 	sts	0x01FD, r25
    1184:	80 93 fc 01 	sts	0x01FC, r24
}
    1188:	0f 90       	pop	r0
    118a:	0f 90       	pop	r0
    118c:	cf 91       	pop	r28
    118e:	df 91       	pop	r29
    1190:	08 95       	ret

00001192 <MTIMER0_vInit_CTC>:




void MTIMER0_vInit_CTC(void)
{
    1192:	df 93       	push	r29
    1194:	cf 93       	push	r28
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0b00001000; // Mode = CTC   Ps = Off
    119a:	e3 e5       	ldi	r30, 0x53	; 83
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	88 e0       	ldi	r24, 0x08	; 8
    11a0:	80 83       	st	Z, r24

	/*Enable CTC Interrupt */
	SET_BIT(TIMSK,1);
    11a2:	a9 e5       	ldi	r26, 0x59	; 89
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	e9 e5       	ldi	r30, 0x59	; 89
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	80 81       	ld	r24, Z
    11ac:	82 60       	ori	r24, 0x02	; 2
    11ae:	8c 93       	st	X, r24
}
    11b0:	cf 91       	pop	r28
    11b2:	df 91       	pop	r29
    11b4:	08 95       	ret

000011b6 <MTIMER0_vSetCallBackAddress_CTC>:

void (*SetCallBack_CTC) (void) = NULL ;
void MTIMER0_vSetCallBackAddress_CTC( void (*A_fPtr) (void))
{
    11b6:	df 93       	push	r29
    11b8:	cf 93       	push	r28
    11ba:	00 d0       	rcall	.+0      	; 0x11bc <MTIMER0_vSetCallBackAddress_CTC+0x6>
    11bc:	cd b7       	in	r28, 0x3d	; 61
    11be:	de b7       	in	r29, 0x3e	; 62
    11c0:	9a 83       	std	Y+2, r25	; 0x02
    11c2:	89 83       	std	Y+1, r24	; 0x01
	SetCallBack_CTC =A_fPtr;
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	9a 81       	ldd	r25, Y+2	; 0x02
    11c8:	90 93 01 02 	sts	0x0201, r25
    11cc:	80 93 00 02 	sts	0x0200, r24
}
    11d0:	0f 90       	pop	r0
    11d2:	0f 90       	pop	r0
    11d4:	cf 91       	pop	r28
    11d6:	df 91       	pop	r29
    11d8:	08 95       	ret

000011da <MTIMER0_vSetCompareMatch>:
void MTIMER0_vSetCompareMatch(u8 A_u8ComparVal)
{
    11da:	df 93       	push	r29
    11dc:	cf 93       	push	r28
    11de:	0f 92       	push	r0
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = A_u8ComparVal;
    11e6:	ec e5       	ldi	r30, 0x5C	; 92
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	89 81       	ldd	r24, Y+1	; 0x01
    11ec:	80 83       	st	Z, r24
}
    11ee:	0f 90       	pop	r0
    11f0:	cf 91       	pop	r28
    11f2:	df 91       	pop	r29
    11f4:	08 95       	ret

000011f6 <__vector_10>:
void __vector_10 (void)  __attribute__((signal));
void __vector_10 (void)
{
    11f6:	1f 92       	push	r1
    11f8:	0f 92       	push	r0
    11fa:	0f b6       	in	r0, 0x3f	; 63
    11fc:	0f 92       	push	r0
    11fe:	11 24       	eor	r1, r1
    1200:	2f 93       	push	r18
    1202:	3f 93       	push	r19
    1204:	4f 93       	push	r20
    1206:	5f 93       	push	r21
    1208:	6f 93       	push	r22
    120a:	7f 93       	push	r23
    120c:	8f 93       	push	r24
    120e:	9f 93       	push	r25
    1210:	af 93       	push	r26
    1212:	bf 93       	push	r27
    1214:	ef 93       	push	r30
    1216:	ff 93       	push	r31
    1218:	df 93       	push	r29
    121a:	cf 93       	push	r28
    121c:	cd b7       	in	r28, 0x3d	; 61
    121e:	de b7       	in	r29, 0x3e	; 62
	static u32 count=0;
	count++;
    1220:	80 91 02 02 	lds	r24, 0x0202
    1224:	90 91 03 02 	lds	r25, 0x0203
    1228:	a0 91 04 02 	lds	r26, 0x0204
    122c:	b0 91 05 02 	lds	r27, 0x0205
    1230:	01 96       	adiw	r24, 0x01	; 1
    1232:	a1 1d       	adc	r26, r1
    1234:	b1 1d       	adc	r27, r1
    1236:	80 93 02 02 	sts	0x0202, r24
    123a:	90 93 03 02 	sts	0x0203, r25
    123e:	a0 93 04 02 	sts	0x0204, r26
    1242:	b0 93 05 02 	sts	0x0205, r27
	if(count >=G_u32Counter )
    1246:	20 91 02 02 	lds	r18, 0x0202
    124a:	30 91 03 02 	lds	r19, 0x0203
    124e:	40 91 04 02 	lds	r20, 0x0204
    1252:	50 91 05 02 	lds	r21, 0x0205
    1256:	80 91 f8 01 	lds	r24, 0x01F8
    125a:	90 91 f9 01 	lds	r25, 0x01F9
    125e:	a0 91 fa 01 	lds	r26, 0x01FA
    1262:	b0 91 fb 01 	lds	r27, 0x01FB
    1266:	28 17       	cp	r18, r24
    1268:	39 07       	cpc	r19, r25
    126a:	4a 07       	cpc	r20, r26
    126c:	5b 07       	cpc	r21, r27
    126e:	98 f0       	brcs	.+38     	; 0x1296 <__vector_10+0xa0>
	{
		count=0;
    1270:	10 92 02 02 	sts	0x0202, r1
    1274:	10 92 03 02 	sts	0x0203, r1
    1278:	10 92 04 02 	sts	0x0204, r1
    127c:	10 92 05 02 	sts	0x0205, r1
		if(SetCallBack_CTC != NULL)  SetCallBack_CTC();
    1280:	80 91 00 02 	lds	r24, 0x0200
    1284:	90 91 01 02 	lds	r25, 0x0201
    1288:	00 97       	sbiw	r24, 0x00	; 0
    128a:	29 f0       	breq	.+10     	; 0x1296 <__vector_10+0xa0>
    128c:	e0 91 00 02 	lds	r30, 0x0200
    1290:	f0 91 01 02 	lds	r31, 0x0201
    1294:	09 95       	icall



	}
}
    1296:	cf 91       	pop	r28
    1298:	df 91       	pop	r29
    129a:	ff 91       	pop	r31
    129c:	ef 91       	pop	r30
    129e:	bf 91       	pop	r27
    12a0:	af 91       	pop	r26
    12a2:	9f 91       	pop	r25
    12a4:	8f 91       	pop	r24
    12a6:	7f 91       	pop	r23
    12a8:	6f 91       	pop	r22
    12aa:	5f 91       	pop	r21
    12ac:	4f 91       	pop	r20
    12ae:	3f 91       	pop	r19
    12b0:	2f 91       	pop	r18
    12b2:	0f 90       	pop	r0
    12b4:	0f be       	out	0x3f, r0	; 63
    12b6:	0f 90       	pop	r0
    12b8:	1f 90       	pop	r1
    12ba:	18 95       	reti

000012bc <MTIMER0_vInit_PWM>:




void MTIMER0_vInit_PWM (void)
{
    12bc:	df 93       	push	r29
    12be:	cf 93       	push	r28
    12c0:	cd b7       	in	r28, 0x3d	; 61
    12c2:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPinDir(DIO_PORTB,DIO_PIN3,DIO_OUTPUT);
    12c4:	82 e4       	ldi	r24, 0x42	; 66
    12c6:	63 e0       	ldi	r22, 0x03	; 3
    12c8:	41 e0       	ldi	r20, 0x01	; 1
    12ca:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	TCCR0 = 0b01101000 ;
    12ce:	e3 e5       	ldi	r30, 0x53	; 83
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	88 e6       	ldi	r24, 0x68	; 104
    12d4:	80 83       	st	Z, r24
	/*Disable Interrupt*/

	CLR_BIT(TIMSK,1);
    12d6:	a9 e5       	ldi	r26, 0x59	; 89
    12d8:	b0 e0       	ldi	r27, 0x00	; 0
    12da:	e9 e5       	ldi	r30, 0x59	; 89
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	8d 7f       	andi	r24, 0xFD	; 253
    12e2:	8c 93       	st	X, r24
}
    12e4:	cf 91       	pop	r28
    12e6:	df 91       	pop	r29
    12e8:	08 95       	ret

000012ea <MTIMER0_vSetDutyCycle>:

void MTIMER0_vSetDutyCycle (u8 A_u8Duty)
{
    12ea:	df 93       	push	r29
    12ec:	cf 93       	push	r28
    12ee:	0f 92       	push	r0
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
    12f4:	89 83       	std	Y+1, r24	; 0x01
//	if (A_u8Duty > 100) A_u8Duty = 100;
//	OCR0 = (A_u8Duty*255UL) /100 ;
	MTIMER0_vStart();
    12f6:	0e 94 7d 08 	call	0x10fa	; 0x10fa <MTIMER0_vStart>
//	while(GET_BIT(TIFR,1) != 1);
//	MTIMER0_vStop();
//	/*Clear flag*/
//	SET_BIT(TIFR,1);
	OCR0 = A_u8Duty;
    12fa:	ec e5       	ldi	r30, 0x5C	; 92
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	80 83       	st	Z, r24

}
    1302:	0f 90       	pop	r0
    1304:	cf 91       	pop	r28
    1306:	df 91       	pop	r29
    1308:	08 95       	ret

0000130a <MTIMER1A_vInit_PWM>:

/*Timer1A*/


void MTIMER1A_vInit_PWM(void)
{
    130a:	df 93       	push	r29
    130c:	cf 93       	push	r28
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPinDir(DIO_PORTD,DIO_PIN5,DIO_OUTPUT);
    1312:	84 e4       	ldi	r24, 0x44	; 68
    1314:	65 e0       	ldi	r22, 0x05	; 5
    1316:	41 e0       	ldi	r20, 0x01	; 1
    1318:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	MDIO_voidSetPinDir(DIO_PORTD,DIO_PIN4,DIO_OUTPUT);
    131c:	84 e4       	ldi	r24, 0x44	; 68
    131e:	64 e0       	ldi	r22, 0x04	; 4
    1320:	41 e0       	ldi	r20, 0x01	; 1
    1322:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	TCCR1A =0b10000010 ;
    1326:	ef e4       	ldi	r30, 0x4F	; 79
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	82 e8       	ldi	r24, 0x82	; 130
    132c:	80 83       	st	Z, r24
	TCCR1B =0b00011010 ;
    132e:	ee e4       	ldi	r30, 0x4E	; 78
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	8a e1       	ldi	r24, 0x1A	; 26
    1334:	80 83       	st	Z, r24
	ICR1 = 20000 ;
    1336:	e6 e4       	ldi	r30, 0x46	; 70
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	80 e2       	ldi	r24, 0x20	; 32
    133c:	9e e4       	ldi	r25, 0x4E	; 78
    133e:	91 83       	std	Z+1, r25	; 0x01
    1340:	80 83       	st	Z, r24
}
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	08 95       	ret

00001348 <MTIMER1A_vSetCompareMatchValue>:
void MTIMER1A_vSetCompareMatchValue(u16 A_u16ComparVal)
{
    1348:	df 93       	push	r29
    134a:	cf 93       	push	r28
    134c:	00 d0       	rcall	.+0      	; 0x134e <MTIMER1A_vSetCompareMatchValue+0x6>
    134e:	cd b7       	in	r28, 0x3d	; 61
    1350:	de b7       	in	r29, 0x3e	; 62
    1352:	9a 83       	std	Y+2, r25	; 0x02
    1354:	89 83       	std	Y+1, r24	; 0x01

	if (A_u16ComparVal >20000UL) A_u16ComparVal =20000;
    1356:	89 81       	ldd	r24, Y+1	; 0x01
    1358:	9a 81       	ldd	r25, Y+2	; 0x02
    135a:	2e e4       	ldi	r18, 0x4E	; 78
    135c:	81 32       	cpi	r24, 0x21	; 33
    135e:	92 07       	cpc	r25, r18
    1360:	20 f0       	brcs	.+8      	; 0x136a <MTIMER1A_vSetCompareMatchValue+0x22>
    1362:	80 e2       	ldi	r24, 0x20	; 32
    1364:	9e e4       	ldi	r25, 0x4E	; 78
    1366:	9a 83       	std	Y+2, r25	; 0x02
    1368:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = A_u16ComparVal ;
    136a:	ea e4       	ldi	r30, 0x4A	; 74
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	9a 81       	ldd	r25, Y+2	; 0x02
    1372:	91 83       	std	Z+1, r25	; 0x01
    1374:	80 83       	st	Z, r24
}
    1376:	0f 90       	pop	r0
    1378:	0f 90       	pop	r0
    137a:	cf 91       	pop	r28
    137c:	df 91       	pop	r29
    137e:	08 95       	ret

00001380 <MTIMER1A_vSetCompareMatchValueServoB>:
void MTIMER1A_vSetCompareMatchValueServoB(u16 A_u16ComparVal){
    1380:	df 93       	push	r29
    1382:	cf 93       	push	r28
    1384:	00 d0       	rcall	.+0      	; 0x1386 <MTIMER1A_vSetCompareMatchValueServoB+0x6>
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
    138a:	9a 83       	std	Y+2, r25	; 0x02
    138c:	89 83       	std	Y+1, r24	; 0x01
	if (A_u16ComparVal >20000UL) A_u16ComparVal =20000;
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	9a 81       	ldd	r25, Y+2	; 0x02
    1392:	2e e4       	ldi	r18, 0x4E	; 78
    1394:	81 32       	cpi	r24, 0x21	; 33
    1396:	92 07       	cpc	r25, r18
    1398:	20 f0       	brcs	.+8      	; 0x13a2 <MTIMER1A_vSetCompareMatchValueServoB+0x22>
    139a:	80 e2       	ldi	r24, 0x20	; 32
    139c:	9e e4       	ldi	r25, 0x4E	; 78
    139e:	9a 83       	std	Y+2, r25	; 0x02
    13a0:	89 83       	std	Y+1, r24	; 0x01
		OCR1B = A_u16ComparVal ;
    13a2:	e8 e4       	ldi	r30, 0x48	; 72
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	89 81       	ldd	r24, Y+1	; 0x01
    13a8:	9a 81       	ldd	r25, Y+2	; 0x02
    13aa:	91 83       	std	Z+1, r25	; 0x01
    13ac:	80 83       	st	Z, r24
}
    13ae:	0f 90       	pop	r0
    13b0:	0f 90       	pop	r0
    13b2:	cf 91       	pop	r28
    13b4:	df 91       	pop	r29
    13b6:	08 95       	ret

000013b8 <MICU_vInit>:



/*ICU*/
void MICU_vInit(void)
{
    13b8:	df 93       	push	r29
    13ba:	cf 93       	push	r28
    13bc:	cd b7       	in	r28, 0x3d	; 61
    13be:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0 ;
    13c0:	ef e4       	ldi	r30, 0x4F	; 79
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	10 82       	st	Z, r1
	TCCR1B = 0b01000010;
    13c6:	ee e4       	ldi	r30, 0x4E	; 78
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	82 e4       	ldi	r24, 0x42	; 66
    13cc:	80 83       	st	Z, r24
	MICU_vEnableInterrupt();
    13ce:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <MICU_vEnableInterrupt>
}
    13d2:	cf 91       	pop	r28
    13d4:	df 91       	pop	r29
    13d6:	08 95       	ret

000013d8 <MICU_vEnableInterrupt>:
void MICU_vEnableInterrupt(void)
{
    13d8:	df 93       	push	r29
    13da:	cf 93       	push	r28
    13dc:	cd b7       	in	r28, 0x3d	; 61
    13de:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,5);
    13e0:	a9 e5       	ldi	r26, 0x59	; 89
    13e2:	b0 e0       	ldi	r27, 0x00	; 0
    13e4:	e9 e5       	ldi	r30, 0x59	; 89
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	80 81       	ld	r24, Z
    13ea:	80 62       	ori	r24, 0x20	; 32
    13ec:	8c 93       	st	X, r24
}
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <MICU_vDisableInterrupt>:
void MICU_vDisableInterrupt(void)
{
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,5);
    13fc:	a9 e5       	ldi	r26, 0x59	; 89
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	e9 e5       	ldi	r30, 0x59	; 89
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	8f 7d       	andi	r24, 0xDF	; 223
    1408:	8c 93       	st	X, r24
}
    140a:	cf 91       	pop	r28
    140c:	df 91       	pop	r29
    140e:	08 95       	ret

00001410 <MICU_u16GetCaptureValue>:
u16 MICU_u16GetCaptureValue(void)
{
    1410:	df 93       	push	r29
    1412:	cf 93       	push	r28
    1414:	cd b7       	in	r28, 0x3d	; 61
    1416:	de b7       	in	r29, 0x3e	; 62
	return ICR1 ;
    1418:	e6 e4       	ldi	r30, 0x46	; 70
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	80 81       	ld	r24, Z
    141e:	91 81       	ldd	r25, Z+1	; 0x01
}
    1420:	cf 91       	pop	r28
    1422:	df 91       	pop	r29
    1424:	08 95       	ret

00001426 <MICU_vSetTrigger>:
void MICU_vSetTrigger(u8 A_u8Trigger)
{
    1426:	df 93       	push	r29
    1428:	cf 93       	push	r28
    142a:	00 d0       	rcall	.+0      	; 0x142c <MICU_vSetTrigger+0x6>
    142c:	0f 92       	push	r0
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
    1432:	89 83       	std	Y+1, r24	; 0x01
	switch(A_u8Trigger)
    1434:	89 81       	ldd	r24, Y+1	; 0x01
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	3b 83       	std	Y+3, r19	; 0x03
    143c:	2a 83       	std	Y+2, r18	; 0x02
    143e:	8a 81       	ldd	r24, Y+2	; 0x02
    1440:	9b 81       	ldd	r25, Y+3	; 0x03
    1442:	00 97       	sbiw	r24, 0x00	; 0
    1444:	31 f0       	breq	.+12     	; 0x1452 <MICU_vSetTrigger+0x2c>
    1446:	2a 81       	ldd	r18, Y+2	; 0x02
    1448:	3b 81       	ldd	r19, Y+3	; 0x03
    144a:	21 30       	cpi	r18, 0x01	; 1
    144c:	31 05       	cpc	r19, r1
    144e:	49 f0       	breq	.+18     	; 0x1462 <MICU_vSetTrigger+0x3c>
    1450:	0f c0       	rjmp	.+30     	; 0x1470 <MICU_vSetTrigger+0x4a>
	{
	case ICU_FAILING :
		CLR_BIT(TCCR1B,6);
    1452:	ae e4       	ldi	r26, 0x4E	; 78
    1454:	b0 e0       	ldi	r27, 0x00	; 0
    1456:	ee e4       	ldi	r30, 0x4E	; 78
    1458:	f0 e0       	ldi	r31, 0x00	; 0
    145a:	80 81       	ld	r24, Z
    145c:	8f 7b       	andi	r24, 0xBF	; 191
    145e:	8c 93       	st	X, r24
    1460:	07 c0       	rjmp	.+14     	; 0x1470 <MICU_vSetTrigger+0x4a>
		break;
	case ICU_RISING :
		SET_BIT(TCCR1B,6);
    1462:	ae e4       	ldi	r26, 0x4E	; 78
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	ee e4       	ldi	r30, 0x4E	; 78
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	80 81       	ld	r24, Z
    146c:	80 64       	ori	r24, 0x40	; 64
    146e:	8c 93       	st	X, r24
		break;
	}
}
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	0f 90       	pop	r0
    1476:	cf 91       	pop	r28
    1478:	df 91       	pop	r29
    147a:	08 95       	ret

0000147c <MICU_vSetCallBack>:

void MICU_vSetCallBack( void (*ptr) (void))
{
    147c:	df 93       	push	r29
    147e:	cf 93       	push	r28
    1480:	00 d0       	rcall	.+0      	; 0x1482 <MICU_vSetCallBack+0x6>
    1482:	cd b7       	in	r28, 0x3d	; 61
    1484:	de b7       	in	r29, 0x3e	; 62
    1486:	9a 83       	std	Y+2, r25	; 0x02
    1488:	89 83       	std	Y+1, r24	; 0x01
	ICU_SetCallBack = ptr;
    148a:	89 81       	ldd	r24, Y+1	; 0x01
    148c:	9a 81       	ldd	r25, Y+2	; 0x02
    148e:	90 93 ff 01 	sts	0x01FF, r25
    1492:	80 93 fe 01 	sts	0x01FE, r24
}
    1496:	0f 90       	pop	r0
    1498:	0f 90       	pop	r0
    149a:	cf 91       	pop	r28
    149c:	df 91       	pop	r29
    149e:	08 95       	ret

000014a0 <__vector_6>:
void __vector_6 (void)  __attribute__((signal));
void __vector_6 (void)
{
    14a0:	1f 92       	push	r1
    14a2:	0f 92       	push	r0
    14a4:	0f b6       	in	r0, 0x3f	; 63
    14a6:	0f 92       	push	r0
    14a8:	11 24       	eor	r1, r1
    14aa:	2f 93       	push	r18
    14ac:	3f 93       	push	r19
    14ae:	4f 93       	push	r20
    14b0:	5f 93       	push	r21
    14b2:	6f 93       	push	r22
    14b4:	7f 93       	push	r23
    14b6:	8f 93       	push	r24
    14b8:	9f 93       	push	r25
    14ba:	af 93       	push	r26
    14bc:	bf 93       	push	r27
    14be:	ef 93       	push	r30
    14c0:	ff 93       	push	r31
    14c2:	df 93       	push	r29
    14c4:	cf 93       	push	r28
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
	ICU_SetCallBack();
    14ca:	e0 91 fe 01 	lds	r30, 0x01FE
    14ce:	f0 91 ff 01 	lds	r31, 0x01FF
    14d2:	09 95       	icall
}
    14d4:	cf 91       	pop	r28
    14d6:	df 91       	pop	r29
    14d8:	ff 91       	pop	r31
    14da:	ef 91       	pop	r30
    14dc:	bf 91       	pop	r27
    14de:	af 91       	pop	r26
    14e0:	9f 91       	pop	r25
    14e2:	8f 91       	pop	r24
    14e4:	7f 91       	pop	r23
    14e6:	6f 91       	pop	r22
    14e8:	5f 91       	pop	r21
    14ea:	4f 91       	pop	r20
    14ec:	3f 91       	pop	r19
    14ee:	2f 91       	pop	r18
    14f0:	0f 90       	pop	r0
    14f2:	0f be       	out	0x3f, r0	; 63
    14f4:	0f 90       	pop	r0
    14f6:	1f 90       	pop	r1
    14f8:	18 95       	reti

000014fa <__vector_11>:



void __vector_11 (void)  __attribute__((signal));
void __vector_11 (void)
{
    14fa:	1f 92       	push	r1
    14fc:	0f 92       	push	r0
    14fe:	0f b6       	in	r0, 0x3f	; 63
    1500:	0f 92       	push	r0
    1502:	11 24       	eor	r1, r1
    1504:	2f 93       	push	r18
    1506:	3f 93       	push	r19
    1508:	4f 93       	push	r20
    150a:	5f 93       	push	r21
    150c:	6f 93       	push	r22
    150e:	7f 93       	push	r23
    1510:	8f 93       	push	r24
    1512:	9f 93       	push	r25
    1514:	af 93       	push	r26
    1516:	bf 93       	push	r27
    1518:	ef 93       	push	r30
    151a:	ff 93       	push	r31
    151c:	df 93       	push	r29
    151e:	cf 93       	push	r28
    1520:	cd b7       	in	r28, 0x3d	; 61
    1522:	de b7       	in	r29, 0x3e	; 62
	static u32 count=0;
	count++;
    1524:	80 91 06 02 	lds	r24, 0x0206
    1528:	90 91 07 02 	lds	r25, 0x0207
    152c:	a0 91 08 02 	lds	r26, 0x0208
    1530:	b0 91 09 02 	lds	r27, 0x0209
    1534:	01 96       	adiw	r24, 0x01	; 1
    1536:	a1 1d       	adc	r26, r1
    1538:	b1 1d       	adc	r27, r1
    153a:	80 93 06 02 	sts	0x0206, r24
    153e:	90 93 07 02 	sts	0x0207, r25
    1542:	a0 93 08 02 	sts	0x0208, r26
    1546:	b0 93 09 02 	sts	0x0209, r27
	if(count >=G_u32Counter )
    154a:	20 91 06 02 	lds	r18, 0x0206
    154e:	30 91 07 02 	lds	r19, 0x0207
    1552:	40 91 08 02 	lds	r20, 0x0208
    1556:	50 91 09 02 	lds	r21, 0x0209
    155a:	80 91 f8 01 	lds	r24, 0x01F8
    155e:	90 91 f9 01 	lds	r25, 0x01F9
    1562:	a0 91 fa 01 	lds	r26, 0x01FA
    1566:	b0 91 fb 01 	lds	r27, 0x01FB
    156a:	28 17       	cp	r18, r24
    156c:	39 07       	cpc	r19, r25
    156e:	4a 07       	cpc	r20, r26
    1570:	5b 07       	cpc	r21, r27
    1572:	98 f0       	brcs	.+38     	; 0x159a <__vector_11+0xa0>
	{
		count=0;
    1574:	10 92 06 02 	sts	0x0206, r1
    1578:	10 92 07 02 	sts	0x0207, r1
    157c:	10 92 08 02 	sts	0x0208, r1
    1580:	10 92 09 02 	sts	0x0209, r1
		if(G_fSetCalBack != NULL)  G_fSetCalBack();
    1584:	80 91 fc 01 	lds	r24, 0x01FC
    1588:	90 91 fd 01 	lds	r25, 0x01FD
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	29 f0       	breq	.+10     	; 0x159a <__vector_11+0xa0>
    1590:	e0 91 fc 01 	lds	r30, 0x01FC
    1594:	f0 91 fd 01 	lds	r31, 0x01FD
    1598:	09 95       	icall



	}
}
    159a:	cf 91       	pop	r28
    159c:	df 91       	pop	r29
    159e:	ff 91       	pop	r31
    15a0:	ef 91       	pop	r30
    15a2:	bf 91       	pop	r27
    15a4:	af 91       	pop	r26
    15a6:	9f 91       	pop	r25
    15a8:	8f 91       	pop	r24
    15aa:	7f 91       	pop	r23
    15ac:	6f 91       	pop	r22
    15ae:	5f 91       	pop	r21
    15b0:	4f 91       	pop	r20
    15b2:	3f 91       	pop	r19
    15b4:	2f 91       	pop	r18
    15b6:	0f 90       	pop	r0
    15b8:	0f be       	out	0x3f, r0	; 63
    15ba:	0f 90       	pop	r0
    15bc:	1f 90       	pop	r1
    15be:	18 95       	reti

000015c0 <GIE_vEnable>:
 */
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"
#include "GIE_int.h"
#include "GIE_prv.h"
void GIE_vEnable(){
    15c0:	df 93       	push	r29
    15c2:	cf 93       	push	r28
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG,7);
    15c8:	af e5       	ldi	r26, 0x5F	; 95
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	ef e5       	ldi	r30, 0x5F	; 95
    15ce:	f0 e0       	ldi	r31, 0x00	; 0
    15d0:	80 81       	ld	r24, Z
    15d2:	80 68       	ori	r24, 0x80	; 128
    15d4:	8c 93       	st	X, r24
}
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <GIE_vDisnable>:
void GIE_vDisnable(){
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
    CLR_BIT(SREG,7);
    15e4:	af e5       	ldi	r26, 0x5F	; 95
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	ef e5       	ldi	r30, 0x5F	; 95
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	8f 77       	andi	r24, 0x7F	; 127
    15f0:	8c 93       	st	X, r24
}
    15f2:	cf 91       	pop	r28
    15f4:	df 91       	pop	r29
    15f6:	08 95       	ret

000015f8 <EXT_vInit>:
#include "../../MCAL/DIO/DIO_int.h"
#include "EXTI_cfg.h"
#include "EXTI_int.h"
#include "EXTI_prv.h"

void EXT_vInit(){
    15f8:	df 93       	push	r29
    15fa:	cf 93       	push	r28
    15fc:	cd b7       	in	r28, 0x3d	; 61
    15fe:	de b7       	in	r29, 0x3e	; 62
    switch(INTERRUPT){
    case INT0 :
    MDIO_voidSetPinDir(PORT_INT0,PIN_INT0,DIO_INPUT);
    1600:	84 e4       	ldi	r24, 0x44	; 68
    1602:	62 e0       	ldi	r22, 0x02	; 2
    1604:	40 e0       	ldi	r20, 0x00	; 0
    1606:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
    MDIO_voidSetPinVal(PORT_INT0,PIN_INT0,DIO_HIGH);
    160a:	84 e4       	ldi	r24, 0x44	; 68
    160c:	62 e0       	ldi	r22, 0x02	; 2
    160e:	41 e0       	ldi	r20, 0x01	; 1
    1610:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
#if OPERATE == rising
    	SET_BIT(MCUCR,ISC00);
    	SET_BIT(MCUCR,ISC01);
    	SET_BIT(GICR,INT0);
#elif OPERATE == falling
    	CLR_BIT(MCUCR,ISC00);
    1614:	a5 e5       	ldi	r26, 0x55	; 85
    1616:	b0 e0       	ldi	r27, 0x00	; 0
    1618:	e5 e5       	ldi	r30, 0x55	; 85
    161a:	f0 e0       	ldi	r31, 0x00	; 0
    161c:	80 81       	ld	r24, Z
    161e:	8e 7f       	andi	r24, 0xFE	; 254
    1620:	8c 93       	st	X, r24
    	SET_BIT(MCUCR,ISC01);
    1622:	a5 e5       	ldi	r26, 0x55	; 85
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	e5 e5       	ldi	r30, 0x55	; 85
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	82 60       	ori	r24, 0x02	; 2
    162e:	8c 93       	st	X, r24
    	SET_BIT(GICR,INT0);
    1630:	ab e5       	ldi	r26, 0x5B	; 91
    1632:	b0 e0       	ldi	r27, 0x00	; 0
    1634:	eb e5       	ldi	r30, 0x5B	; 91
    1636:	f0 e0       	ldi	r31, 0x00	; 0
    1638:	80 81       	ld	r24, Z
    163a:	80 64       	ori	r24, 0x40	; 64
    163c:	8c 93       	st	X, r24
    	SET_BIT(GICR,INT2);
#endif
    	break;
    }

}
    163e:	cf 91       	pop	r28
    1640:	df 91       	pop	r29
    1642:	08 95       	ret

00001644 <MDIO_voidSetPinDir>:

#include "DIO_int.h"
#include "DIO_prv.h"

//DDR
void MDIO_voidSetPinDir(u8 A_u8PorNum , u8 A_u8PinNum , u8 A_u8Dir){
    1644:	df 93       	push	r29
    1646:	cf 93       	push	r28
    1648:	00 d0       	rcall	.+0      	; 0x164a <MDIO_voidSetPinDir+0x6>
    164a:	00 d0       	rcall	.+0      	; 0x164c <MDIO_voidSetPinDir+0x8>
    164c:	0f 92       	push	r0
    164e:	cd b7       	in	r28, 0x3d	; 61
    1650:	de b7       	in	r29, 0x3e	; 62
    1652:	89 83       	std	Y+1, r24	; 0x01
    1654:	6a 83       	std	Y+2, r22	; 0x02
    1656:	4b 83       	std	Y+3, r20	; 0x03
    if(A_u8PinNum >= 0 && A_u8PinNum <= 7){
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	88 30       	cpi	r24, 0x08	; 8
    165c:	08 f0       	brcs	.+2      	; 0x1660 <MDIO_voidSetPinDir+0x1c>
    165e:	d2 c0       	rjmp	.+420    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
        switch(A_u8PorNum){
    1660:	89 81       	ldd	r24, Y+1	; 0x01
    1662:	28 2f       	mov	r18, r24
    1664:	30 e0       	ldi	r19, 0x00	; 0
    1666:	3d 83       	std	Y+5, r19	; 0x05
    1668:	2c 83       	std	Y+4, r18	; 0x04
    166a:	8c 81       	ldd	r24, Y+4	; 0x04
    166c:	9d 81       	ldd	r25, Y+5	; 0x05
    166e:	82 34       	cpi	r24, 0x42	; 66
    1670:	91 05       	cpc	r25, r1
    1672:	09 f4       	brne	.+2      	; 0x1676 <MDIO_voidSetPinDir+0x32>
    1674:	44 c0       	rjmp	.+136    	; 0x16fe <MDIO_voidSetPinDir+0xba>
    1676:	2c 81       	ldd	r18, Y+4	; 0x04
    1678:	3d 81       	ldd	r19, Y+5	; 0x05
    167a:	23 34       	cpi	r18, 0x43	; 67
    167c:	31 05       	cpc	r19, r1
    167e:	34 f4       	brge	.+12     	; 0x168c <MDIO_voidSetPinDir+0x48>
    1680:	8c 81       	ldd	r24, Y+4	; 0x04
    1682:	9d 81       	ldd	r25, Y+5	; 0x05
    1684:	81 34       	cpi	r24, 0x41	; 65
    1686:	91 05       	cpc	r25, r1
    1688:	71 f0       	breq	.+28     	; 0x16a6 <MDIO_voidSetPinDir+0x62>
    168a:	bc c0       	rjmp	.+376    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
    168c:	2c 81       	ldd	r18, Y+4	; 0x04
    168e:	3d 81       	ldd	r19, Y+5	; 0x05
    1690:	23 34       	cpi	r18, 0x43	; 67
    1692:	31 05       	cpc	r19, r1
    1694:	09 f4       	brne	.+2      	; 0x1698 <MDIO_voidSetPinDir+0x54>
    1696:	5f c0       	rjmp	.+190    	; 0x1756 <MDIO_voidSetPinDir+0x112>
    1698:	8c 81       	ldd	r24, Y+4	; 0x04
    169a:	9d 81       	ldd	r25, Y+5	; 0x05
    169c:	84 34       	cpi	r24, 0x44	; 68
    169e:	91 05       	cpc	r25, r1
    16a0:	09 f4       	brne	.+2      	; 0x16a4 <MDIO_voidSetPinDir+0x60>
    16a2:	85 c0       	rjmp	.+266    	; 0x17ae <MDIO_voidSetPinDir+0x16a>
    16a4:	af c0       	rjmp	.+350    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
            case DIO_PORTA:
                if(A_u8Dir == DIO_OUTPUT)
    16a6:	8b 81       	ldd	r24, Y+3	; 0x03
    16a8:	81 30       	cpi	r24, 0x01	; 1
    16aa:	a1 f4       	brne	.+40     	; 0x16d4 <MDIO_voidSetPinDir+0x90>
                    SET_BIT(DDRA, A_u8PinNum);
    16ac:	aa e3       	ldi	r26, 0x3A	; 58
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	ea e3       	ldi	r30, 0x3A	; 58
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	48 2f       	mov	r20, r24
    16b8:	8a 81       	ldd	r24, Y+2	; 0x02
    16ba:	28 2f       	mov	r18, r24
    16bc:	30 e0       	ldi	r19, 0x00	; 0
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	02 2e       	mov	r0, r18
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <MDIO_voidSetPinDir+0x86>
    16c6:	88 0f       	add	r24, r24
    16c8:	99 1f       	adc	r25, r25
    16ca:	0a 94       	dec	r0
    16cc:	e2 f7       	brpl	.-8      	; 0x16c6 <MDIO_voidSetPinDir+0x82>
    16ce:	84 2b       	or	r24, r20
    16d0:	8c 93       	st	X, r24
    16d2:	98 c0       	rjmp	.+304    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                else
                    CLR_BIT(DDRA, A_u8PinNum);
    16d4:	aa e3       	ldi	r26, 0x3A	; 58
    16d6:	b0 e0       	ldi	r27, 0x00	; 0
    16d8:	ea e3       	ldi	r30, 0x3A	; 58
    16da:	f0 e0       	ldi	r31, 0x00	; 0
    16dc:	80 81       	ld	r24, Z
    16de:	48 2f       	mov	r20, r24
    16e0:	8a 81       	ldd	r24, Y+2	; 0x02
    16e2:	28 2f       	mov	r18, r24
    16e4:	30 e0       	ldi	r19, 0x00	; 0
    16e6:	81 e0       	ldi	r24, 0x01	; 1
    16e8:	90 e0       	ldi	r25, 0x00	; 0
    16ea:	02 2e       	mov	r0, r18
    16ec:	02 c0       	rjmp	.+4      	; 0x16f2 <MDIO_voidSetPinDir+0xae>
    16ee:	88 0f       	add	r24, r24
    16f0:	99 1f       	adc	r25, r25
    16f2:	0a 94       	dec	r0
    16f4:	e2 f7       	brpl	.-8      	; 0x16ee <MDIO_voidSetPinDir+0xaa>
    16f6:	80 95       	com	r24
    16f8:	84 23       	and	r24, r20
    16fa:	8c 93       	st	X, r24
    16fc:	83 c0       	rjmp	.+262    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                break;

            case DIO_PORTB:
                if(A_u8Dir == DIO_OUTPUT)
    16fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1700:	81 30       	cpi	r24, 0x01	; 1
    1702:	a1 f4       	brne	.+40     	; 0x172c <MDIO_voidSetPinDir+0xe8>
                    SET_BIT(DDRB, A_u8PinNum);
    1704:	a7 e3       	ldi	r26, 0x37	; 55
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	e7 e3       	ldi	r30, 0x37	; 55
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	48 2f       	mov	r20, r24
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	28 2f       	mov	r18, r24
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	02 2e       	mov	r0, r18
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <MDIO_voidSetPinDir+0xde>
    171e:	88 0f       	add	r24, r24
    1720:	99 1f       	adc	r25, r25
    1722:	0a 94       	dec	r0
    1724:	e2 f7       	brpl	.-8      	; 0x171e <MDIO_voidSetPinDir+0xda>
    1726:	84 2b       	or	r24, r20
    1728:	8c 93       	st	X, r24
    172a:	6c c0       	rjmp	.+216    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                else
                    CLR_BIT(DDRB, A_u8PinNum);
    172c:	a7 e3       	ldi	r26, 0x37	; 55
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	e7 e3       	ldi	r30, 0x37	; 55
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	80 81       	ld	r24, Z
    1736:	48 2f       	mov	r20, r24
    1738:	8a 81       	ldd	r24, Y+2	; 0x02
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	02 2e       	mov	r0, r18
    1744:	02 c0       	rjmp	.+4      	; 0x174a <MDIO_voidSetPinDir+0x106>
    1746:	88 0f       	add	r24, r24
    1748:	99 1f       	adc	r25, r25
    174a:	0a 94       	dec	r0
    174c:	e2 f7       	brpl	.-8      	; 0x1746 <MDIO_voidSetPinDir+0x102>
    174e:	80 95       	com	r24
    1750:	84 23       	and	r24, r20
    1752:	8c 93       	st	X, r24
    1754:	57 c0       	rjmp	.+174    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                break;

            case DIO_PORTC:
                if(A_u8Dir == DIO_OUTPUT)
    1756:	8b 81       	ldd	r24, Y+3	; 0x03
    1758:	81 30       	cpi	r24, 0x01	; 1
    175a:	a1 f4       	brne	.+40     	; 0x1784 <MDIO_voidSetPinDir+0x140>
                    SET_BIT(DDRC, A_u8PinNum);
    175c:	a4 e3       	ldi	r26, 0x34	; 52
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e4 e3       	ldi	r30, 0x34	; 52
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	48 2f       	mov	r20, r24
    1768:	8a 81       	ldd	r24, Y+2	; 0x02
    176a:	28 2f       	mov	r18, r24
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	02 2e       	mov	r0, r18
    1774:	02 c0       	rjmp	.+4      	; 0x177a <MDIO_voidSetPinDir+0x136>
    1776:	88 0f       	add	r24, r24
    1778:	99 1f       	adc	r25, r25
    177a:	0a 94       	dec	r0
    177c:	e2 f7       	brpl	.-8      	; 0x1776 <MDIO_voidSetPinDir+0x132>
    177e:	84 2b       	or	r24, r20
    1780:	8c 93       	st	X, r24
    1782:	40 c0       	rjmp	.+128    	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                else
                    CLR_BIT(DDRC, A_u8PinNum);
    1784:	a4 e3       	ldi	r26, 0x34	; 52
    1786:	b0 e0       	ldi	r27, 0x00	; 0
    1788:	e4 e3       	ldi	r30, 0x34	; 52
    178a:	f0 e0       	ldi	r31, 0x00	; 0
    178c:	80 81       	ld	r24, Z
    178e:	48 2f       	mov	r20, r24
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	28 2f       	mov	r18, r24
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	02 2e       	mov	r0, r18
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <MDIO_voidSetPinDir+0x15e>
    179e:	88 0f       	add	r24, r24
    17a0:	99 1f       	adc	r25, r25
    17a2:	0a 94       	dec	r0
    17a4:	e2 f7       	brpl	.-8      	; 0x179e <MDIO_voidSetPinDir+0x15a>
    17a6:	80 95       	com	r24
    17a8:	84 23       	and	r24, r20
    17aa:	8c 93       	st	X, r24
    17ac:	2b c0       	rjmp	.+86     	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                break;

            case DIO_PORTD:
                if(A_u8Dir == DIO_OUTPUT)
    17ae:	8b 81       	ldd	r24, Y+3	; 0x03
    17b0:	81 30       	cpi	r24, 0x01	; 1
    17b2:	a1 f4       	brne	.+40     	; 0x17dc <MDIO_voidSetPinDir+0x198>
                    SET_BIT(DDRD, A_u8PinNum);
    17b4:	a1 e3       	ldi	r26, 0x31	; 49
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e1 e3       	ldi	r30, 0x31	; 49
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	48 2f       	mov	r20, r24
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	02 2e       	mov	r0, r18
    17cc:	02 c0       	rjmp	.+4      	; 0x17d2 <MDIO_voidSetPinDir+0x18e>
    17ce:	88 0f       	add	r24, r24
    17d0:	99 1f       	adc	r25, r25
    17d2:	0a 94       	dec	r0
    17d4:	e2 f7       	brpl	.-8      	; 0x17ce <MDIO_voidSetPinDir+0x18a>
    17d6:	84 2b       	or	r24, r20
    17d8:	8c 93       	st	X, r24
    17da:	14 c0       	rjmp	.+40     	; 0x1804 <MDIO_voidSetPinDir+0x1c0>
                else
                    CLR_BIT(DDRD, A_u8PinNum);
    17dc:	a1 e3       	ldi	r26, 0x31	; 49
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	e1 e3       	ldi	r30, 0x31	; 49
    17e2:	f0 e0       	ldi	r31, 0x00	; 0
    17e4:	80 81       	ld	r24, Z
    17e6:	48 2f       	mov	r20, r24
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	28 2f       	mov	r18, r24
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 2e       	mov	r0, r18
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <MDIO_voidSetPinDir+0x1b6>
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	0a 94       	dec	r0
    17fc:	e2 f7       	brpl	.-8      	; 0x17f6 <MDIO_voidSetPinDir+0x1b2>
    17fe:	80 95       	com	r24
    1800:	84 23       	and	r24, r20
    1802:	8c 93       	st	X, r24
                break;
        }
    }
}
    1804:	0f 90       	pop	r0
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	0f 90       	pop	r0
    180c:	0f 90       	pop	r0
    180e:	cf 91       	pop	r28
    1810:	df 91       	pop	r29
    1812:	08 95       	ret

00001814 <MDIO_voidSetPortDir>:



void MDIO_voidSetPortDir(u8 A_u8PortNum , u8 A_u8PortDir){
    1814:	df 93       	push	r29
    1816:	cf 93       	push	r28
    1818:	00 d0       	rcall	.+0      	; 0x181a <MDIO_voidSetPortDir+0x6>
    181a:	00 d0       	rcall	.+0      	; 0x181c <MDIO_voidSetPortDir+0x8>
    181c:	cd b7       	in	r28, 0x3d	; 61
    181e:	de b7       	in	r29, 0x3e	; 62
    1820:	89 83       	std	Y+1, r24	; 0x01
    1822:	6a 83       	std	Y+2, r22	; 0x02
switch(A_u8PortNum){
    1824:	89 81       	ldd	r24, Y+1	; 0x01
    1826:	28 2f       	mov	r18, r24
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	3c 83       	std	Y+4, r19	; 0x04
    182c:	2b 83       	std	Y+3, r18	; 0x03
    182e:	8b 81       	ldd	r24, Y+3	; 0x03
    1830:	9c 81       	ldd	r25, Y+4	; 0x04
    1832:	82 34       	cpi	r24, 0x42	; 66
    1834:	91 05       	cpc	r25, r1
    1836:	d9 f0       	breq	.+54     	; 0x186e <MDIO_voidSetPortDir+0x5a>
    1838:	2b 81       	ldd	r18, Y+3	; 0x03
    183a:	3c 81       	ldd	r19, Y+4	; 0x04
    183c:	23 34       	cpi	r18, 0x43	; 67
    183e:	31 05       	cpc	r19, r1
    1840:	34 f4       	brge	.+12     	; 0x184e <MDIO_voidSetPortDir+0x3a>
    1842:	8b 81       	ldd	r24, Y+3	; 0x03
    1844:	9c 81       	ldd	r25, Y+4	; 0x04
    1846:	81 34       	cpi	r24, 0x41	; 65
    1848:	91 05       	cpc	r25, r1
    184a:	61 f0       	breq	.+24     	; 0x1864 <MDIO_voidSetPortDir+0x50>
    184c:	1e c0       	rjmp	.+60     	; 0x188a <MDIO_voidSetPortDir+0x76>
    184e:	2b 81       	ldd	r18, Y+3	; 0x03
    1850:	3c 81       	ldd	r19, Y+4	; 0x04
    1852:	23 34       	cpi	r18, 0x43	; 67
    1854:	31 05       	cpc	r19, r1
    1856:	81 f0       	breq	.+32     	; 0x1878 <MDIO_voidSetPortDir+0x64>
    1858:	8b 81       	ldd	r24, Y+3	; 0x03
    185a:	9c 81       	ldd	r25, Y+4	; 0x04
    185c:	84 34       	cpi	r24, 0x44	; 68
    185e:	91 05       	cpc	r25, r1
    1860:	81 f0       	breq	.+32     	; 0x1882 <MDIO_voidSetPortDir+0x6e>
    1862:	13 c0       	rjmp	.+38     	; 0x188a <MDIO_voidSetPortDir+0x76>
case DIO_PORTA: DDRA = A_u8PortDir; break;
    1864:	ea e3       	ldi	r30, 0x3A	; 58
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	8a 81       	ldd	r24, Y+2	; 0x02
    186a:	80 83       	st	Z, r24
    186c:	0e c0       	rjmp	.+28     	; 0x188a <MDIO_voidSetPortDir+0x76>
case DIO_PORTB: DDRB = A_u8PortDir; break;
    186e:	e7 e3       	ldi	r30, 0x37	; 55
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	80 83       	st	Z, r24
    1876:	09 c0       	rjmp	.+18     	; 0x188a <MDIO_voidSetPortDir+0x76>
case DIO_PORTC: DDRC = A_u8PortDir; break;
    1878:	e4 e3       	ldi	r30, 0x34	; 52
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	8a 81       	ldd	r24, Y+2	; 0x02
    187e:	80 83       	st	Z, r24
    1880:	04 c0       	rjmp	.+8      	; 0x188a <MDIO_voidSetPortDir+0x76>
case DIO_PORTD: DDRD = A_u8PortDir; break;
    1882:	e1 e3       	ldi	r30, 0x31	; 49
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	8a 81       	ldd	r24, Y+2	; 0x02
    1888:	80 83       	st	Z, r24
}

}
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	0f 90       	pop	r0
    1890:	0f 90       	pop	r0
    1892:	cf 91       	pop	r28
    1894:	df 91       	pop	r29
    1896:	08 95       	ret

00001898 <MDIO_voidSetPinVal>:
//PORT
void MDIO_voidSetPinVal(u8 A_u8PortNum , u8 A_u8PinNum , u8 A_u8PinVal){
    1898:	df 93       	push	r29
    189a:	cf 93       	push	r28
    189c:	00 d0       	rcall	.+0      	; 0x189e <MDIO_voidSetPinVal+0x6>
    189e:	00 d0       	rcall	.+0      	; 0x18a0 <MDIO_voidSetPinVal+0x8>
    18a0:	0f 92       	push	r0
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
    18a6:	89 83       	std	Y+1, r24	; 0x01
    18a8:	6a 83       	std	Y+2, r22	; 0x02
    18aa:	4b 83       	std	Y+3, r20	; 0x03
	if(A_u8PinNum>=0 && A_u8PinNum<=7){
    18ac:	8a 81       	ldd	r24, Y+2	; 0x02
    18ae:	88 30       	cpi	r24, 0x08	; 8
    18b0:	08 f0       	brcs	.+2      	; 0x18b4 <MDIO_voidSetPinVal+0x1c>
    18b2:	d2 c0       	rjmp	.+420    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
		switch(A_u8PortNum){
    18b4:	89 81       	ldd	r24, Y+1	; 0x01
    18b6:	28 2f       	mov	r18, r24
    18b8:	30 e0       	ldi	r19, 0x00	; 0
    18ba:	3d 83       	std	Y+5, r19	; 0x05
    18bc:	2c 83       	std	Y+4, r18	; 0x04
    18be:	8c 81       	ldd	r24, Y+4	; 0x04
    18c0:	9d 81       	ldd	r25, Y+5	; 0x05
    18c2:	82 34       	cpi	r24, 0x42	; 66
    18c4:	91 05       	cpc	r25, r1
    18c6:	09 f4       	brne	.+2      	; 0x18ca <MDIO_voidSetPinVal+0x32>
    18c8:	44 c0       	rjmp	.+136    	; 0x1952 <MDIO_voidSetPinVal+0xba>
    18ca:	2c 81       	ldd	r18, Y+4	; 0x04
    18cc:	3d 81       	ldd	r19, Y+5	; 0x05
    18ce:	23 34       	cpi	r18, 0x43	; 67
    18d0:	31 05       	cpc	r19, r1
    18d2:	34 f4       	brge	.+12     	; 0x18e0 <MDIO_voidSetPinVal+0x48>
    18d4:	8c 81       	ldd	r24, Y+4	; 0x04
    18d6:	9d 81       	ldd	r25, Y+5	; 0x05
    18d8:	81 34       	cpi	r24, 0x41	; 65
    18da:	91 05       	cpc	r25, r1
    18dc:	71 f0       	breq	.+28     	; 0x18fa <MDIO_voidSetPinVal+0x62>
    18de:	bc c0       	rjmp	.+376    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
    18e0:	2c 81       	ldd	r18, Y+4	; 0x04
    18e2:	3d 81       	ldd	r19, Y+5	; 0x05
    18e4:	23 34       	cpi	r18, 0x43	; 67
    18e6:	31 05       	cpc	r19, r1
    18e8:	09 f4       	brne	.+2      	; 0x18ec <MDIO_voidSetPinVal+0x54>
    18ea:	5f c0       	rjmp	.+190    	; 0x19aa <MDIO_voidSetPinVal+0x112>
    18ec:	8c 81       	ldd	r24, Y+4	; 0x04
    18ee:	9d 81       	ldd	r25, Y+5	; 0x05
    18f0:	84 34       	cpi	r24, 0x44	; 68
    18f2:	91 05       	cpc	r25, r1
    18f4:	09 f4       	brne	.+2      	; 0x18f8 <MDIO_voidSetPinVal+0x60>
    18f6:	85 c0       	rjmp	.+266    	; 0x1a02 <MDIO_voidSetPinVal+0x16a>
    18f8:	af c0       	rjmp	.+350    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
		case DIO_PORTA:
			if(A_u8PinVal == DIO_HIGH){
    18fa:	8b 81       	ldd	r24, Y+3	; 0x03
    18fc:	81 30       	cpi	r24, 0x01	; 1
    18fe:	a1 f4       	brne	.+40     	; 0x1928 <MDIO_voidSetPinVal+0x90>
				SET_BIT(PORTA,A_u8PinNum);
    1900:	ab e3       	ldi	r26, 0x3B	; 59
    1902:	b0 e0       	ldi	r27, 0x00	; 0
    1904:	eb e3       	ldi	r30, 0x3B	; 59
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	48 2f       	mov	r20, r24
    190c:	8a 81       	ldd	r24, Y+2	; 0x02
    190e:	28 2f       	mov	r18, r24
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	02 2e       	mov	r0, r18
    1918:	02 c0       	rjmp	.+4      	; 0x191e <MDIO_voidSetPinVal+0x86>
    191a:	88 0f       	add	r24, r24
    191c:	99 1f       	adc	r25, r25
    191e:	0a 94       	dec	r0
    1920:	e2 f7       	brpl	.-8      	; 0x191a <MDIO_voidSetPinVal+0x82>
    1922:	84 2b       	or	r24, r20
    1924:	8c 93       	st	X, r24
    1926:	98 c0       	rjmp	.+304    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
			}
			else{
				CLR_BIT(PORTA,A_u8PinNum);
    1928:	ab e3       	ldi	r26, 0x3B	; 59
    192a:	b0 e0       	ldi	r27, 0x00	; 0
    192c:	eb e3       	ldi	r30, 0x3B	; 59
    192e:	f0 e0       	ldi	r31, 0x00	; 0
    1930:	80 81       	ld	r24, Z
    1932:	48 2f       	mov	r20, r24
    1934:	8a 81       	ldd	r24, Y+2	; 0x02
    1936:	28 2f       	mov	r18, r24
    1938:	30 e0       	ldi	r19, 0x00	; 0
    193a:	81 e0       	ldi	r24, 0x01	; 1
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	02 2e       	mov	r0, r18
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <MDIO_voidSetPinVal+0xae>
    1942:	88 0f       	add	r24, r24
    1944:	99 1f       	adc	r25, r25
    1946:	0a 94       	dec	r0
    1948:	e2 f7       	brpl	.-8      	; 0x1942 <MDIO_voidSetPinVal+0xaa>
    194a:	80 95       	com	r24
    194c:	84 23       	and	r24, r20
    194e:	8c 93       	st	X, r24
    1950:	83 c0       	rjmp	.+262    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
			}
			break;
		case DIO_PORTB:
					if(A_u8PinVal == DIO_HIGH){
    1952:	8b 81       	ldd	r24, Y+3	; 0x03
    1954:	81 30       	cpi	r24, 0x01	; 1
    1956:	a1 f4       	brne	.+40     	; 0x1980 <MDIO_voidSetPinVal+0xe8>
						SET_BIT(PORTB,A_u8PinNum);
    1958:	a8 e3       	ldi	r26, 0x38	; 56
    195a:	b0 e0       	ldi	r27, 0x00	; 0
    195c:	e8 e3       	ldi	r30, 0x38	; 56
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	48 2f       	mov	r20, r24
    1964:	8a 81       	ldd	r24, Y+2	; 0x02
    1966:	28 2f       	mov	r18, r24
    1968:	30 e0       	ldi	r19, 0x00	; 0
    196a:	81 e0       	ldi	r24, 0x01	; 1
    196c:	90 e0       	ldi	r25, 0x00	; 0
    196e:	02 2e       	mov	r0, r18
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <MDIO_voidSetPinVal+0xde>
    1972:	88 0f       	add	r24, r24
    1974:	99 1f       	adc	r25, r25
    1976:	0a 94       	dec	r0
    1978:	e2 f7       	brpl	.-8      	; 0x1972 <MDIO_voidSetPinVal+0xda>
    197a:	84 2b       	or	r24, r20
    197c:	8c 93       	st	X, r24
    197e:	6c c0       	rjmp	.+216    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
					}
					else{
						CLR_BIT(PORTB,A_u8PinNum);
    1980:	a8 e3       	ldi	r26, 0x38	; 56
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e8 e3       	ldi	r30, 0x38	; 56
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	48 2f       	mov	r20, r24
    198c:	8a 81       	ldd	r24, Y+2	; 0x02
    198e:	28 2f       	mov	r18, r24
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	02 2e       	mov	r0, r18
    1998:	02 c0       	rjmp	.+4      	; 0x199e <MDIO_voidSetPinVal+0x106>
    199a:	88 0f       	add	r24, r24
    199c:	99 1f       	adc	r25, r25
    199e:	0a 94       	dec	r0
    19a0:	e2 f7       	brpl	.-8      	; 0x199a <MDIO_voidSetPinVal+0x102>
    19a2:	80 95       	com	r24
    19a4:	84 23       	and	r24, r20
    19a6:	8c 93       	st	X, r24
    19a8:	57 c0       	rjmp	.+174    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
					}
					break;
		case DIO_PORTC:
					if(A_u8PinVal == DIO_HIGH){
    19aa:	8b 81       	ldd	r24, Y+3	; 0x03
    19ac:	81 30       	cpi	r24, 0x01	; 1
    19ae:	a1 f4       	brne	.+40     	; 0x19d8 <MDIO_voidSetPinVal+0x140>
						SET_BIT(PORTC,A_u8PinNum);
    19b0:	a5 e3       	ldi	r26, 0x35	; 53
    19b2:	b0 e0       	ldi	r27, 0x00	; 0
    19b4:	e5 e3       	ldi	r30, 0x35	; 53
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	80 81       	ld	r24, Z
    19ba:	48 2f       	mov	r20, r24
    19bc:	8a 81       	ldd	r24, Y+2	; 0x02
    19be:	28 2f       	mov	r18, r24
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	81 e0       	ldi	r24, 0x01	; 1
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	02 2e       	mov	r0, r18
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <MDIO_voidSetPinVal+0x136>
    19ca:	88 0f       	add	r24, r24
    19cc:	99 1f       	adc	r25, r25
    19ce:	0a 94       	dec	r0
    19d0:	e2 f7       	brpl	.-8      	; 0x19ca <MDIO_voidSetPinVal+0x132>
    19d2:	84 2b       	or	r24, r20
    19d4:	8c 93       	st	X, r24
    19d6:	40 c0       	rjmp	.+128    	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
					}
					else{
						CLR_BIT(PORTC,A_u8PinNum);
    19d8:	a5 e3       	ldi	r26, 0x35	; 53
    19da:	b0 e0       	ldi	r27, 0x00	; 0
    19dc:	e5 e3       	ldi	r30, 0x35	; 53
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	48 2f       	mov	r20, r24
    19e4:	8a 81       	ldd	r24, Y+2	; 0x02
    19e6:	28 2f       	mov	r18, r24
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	81 e0       	ldi	r24, 0x01	; 1
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	02 2e       	mov	r0, r18
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <MDIO_voidSetPinVal+0x15e>
    19f2:	88 0f       	add	r24, r24
    19f4:	99 1f       	adc	r25, r25
    19f6:	0a 94       	dec	r0
    19f8:	e2 f7       	brpl	.-8      	; 0x19f2 <MDIO_voidSetPinVal+0x15a>
    19fa:	80 95       	com	r24
    19fc:	84 23       	and	r24, r20
    19fe:	8c 93       	st	X, r24
    1a00:	2b c0       	rjmp	.+86     	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
					}
					break;
		case DIO_PORTD:
					if(A_u8PinVal == DIO_HIGH){
    1a02:	8b 81       	ldd	r24, Y+3	; 0x03
    1a04:	81 30       	cpi	r24, 0x01	; 1
    1a06:	a1 f4       	brne	.+40     	; 0x1a30 <MDIO_voidSetPinVal+0x198>
						SET_BIT(PORTD,A_u8PinNum);
    1a08:	a2 e3       	ldi	r26, 0x32	; 50
    1a0a:	b0 e0       	ldi	r27, 0x00	; 0
    1a0c:	e2 e3       	ldi	r30, 0x32	; 50
    1a0e:	f0 e0       	ldi	r31, 0x00	; 0
    1a10:	80 81       	ld	r24, Z
    1a12:	48 2f       	mov	r20, r24
    1a14:	8a 81       	ldd	r24, Y+2	; 0x02
    1a16:	28 2f       	mov	r18, r24
    1a18:	30 e0       	ldi	r19, 0x00	; 0
    1a1a:	81 e0       	ldi	r24, 0x01	; 1
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	02 2e       	mov	r0, r18
    1a20:	02 c0       	rjmp	.+4      	; 0x1a26 <MDIO_voidSetPinVal+0x18e>
    1a22:	88 0f       	add	r24, r24
    1a24:	99 1f       	adc	r25, r25
    1a26:	0a 94       	dec	r0
    1a28:	e2 f7       	brpl	.-8      	; 0x1a22 <MDIO_voidSetPinVal+0x18a>
    1a2a:	84 2b       	or	r24, r20
    1a2c:	8c 93       	st	X, r24
    1a2e:	14 c0       	rjmp	.+40     	; 0x1a58 <MDIO_voidSetPinVal+0x1c0>
					}
					else{
						CLR_BIT(PORTD,A_u8PinNum);
    1a30:	a2 e3       	ldi	r26, 0x32	; 50
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e2 e3       	ldi	r30, 0x32	; 50
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	48 2f       	mov	r20, r24
    1a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3e:	28 2f       	mov	r18, r24
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	81 e0       	ldi	r24, 0x01	; 1
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	02 2e       	mov	r0, r18
    1a48:	02 c0       	rjmp	.+4      	; 0x1a4e <MDIO_voidSetPinVal+0x1b6>
    1a4a:	88 0f       	add	r24, r24
    1a4c:	99 1f       	adc	r25, r25
    1a4e:	0a 94       	dec	r0
    1a50:	e2 f7       	brpl	.-8      	; 0x1a4a <MDIO_voidSetPinVal+0x1b2>
    1a52:	80 95       	com	r24
    1a54:	84 23       	and	r24, r20
    1a56:	8c 93       	st	X, r24
					}
					break;
		}
	}

}
    1a58:	0f 90       	pop	r0
    1a5a:	0f 90       	pop	r0
    1a5c:	0f 90       	pop	r0
    1a5e:	0f 90       	pop	r0
    1a60:	0f 90       	pop	r0
    1a62:	cf 91       	pop	r28
    1a64:	df 91       	pop	r29
    1a66:	08 95       	ret

00001a68 <MDIO_voidSetPortVal>:
void MDIO_voidSetPortVal(u8 A_u8PortNum,u8 A_u8PortVal){
    1a68:	df 93       	push	r29
    1a6a:	cf 93       	push	r28
    1a6c:	00 d0       	rcall	.+0      	; 0x1a6e <MDIO_voidSetPortVal+0x6>
    1a6e:	00 d0       	rcall	.+0      	; 0x1a70 <MDIO_voidSetPortVal+0x8>
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
    1a74:	89 83       	std	Y+1, r24	; 0x01
    1a76:	6a 83       	std	Y+2, r22	; 0x02
	switch(A_u8PortNum){
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	28 2f       	mov	r18, r24
    1a7c:	30 e0       	ldi	r19, 0x00	; 0
    1a7e:	3c 83       	std	Y+4, r19	; 0x04
    1a80:	2b 83       	std	Y+3, r18	; 0x03
    1a82:	8b 81       	ldd	r24, Y+3	; 0x03
    1a84:	9c 81       	ldd	r25, Y+4	; 0x04
    1a86:	82 34       	cpi	r24, 0x42	; 66
    1a88:	91 05       	cpc	r25, r1
    1a8a:	d9 f0       	breq	.+54     	; 0x1ac2 <MDIO_voidSetPortVal+0x5a>
    1a8c:	2b 81       	ldd	r18, Y+3	; 0x03
    1a8e:	3c 81       	ldd	r19, Y+4	; 0x04
    1a90:	23 34       	cpi	r18, 0x43	; 67
    1a92:	31 05       	cpc	r19, r1
    1a94:	34 f4       	brge	.+12     	; 0x1aa2 <MDIO_voidSetPortVal+0x3a>
    1a96:	8b 81       	ldd	r24, Y+3	; 0x03
    1a98:	9c 81       	ldd	r25, Y+4	; 0x04
    1a9a:	81 34       	cpi	r24, 0x41	; 65
    1a9c:	91 05       	cpc	r25, r1
    1a9e:	61 f0       	breq	.+24     	; 0x1ab8 <MDIO_voidSetPortVal+0x50>
    1aa0:	1e c0       	rjmp	.+60     	; 0x1ade <MDIO_voidSetPortVal+0x76>
    1aa2:	2b 81       	ldd	r18, Y+3	; 0x03
    1aa4:	3c 81       	ldd	r19, Y+4	; 0x04
    1aa6:	23 34       	cpi	r18, 0x43	; 67
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	81 f0       	breq	.+32     	; 0x1acc <MDIO_voidSetPortVal+0x64>
    1aac:	8b 81       	ldd	r24, Y+3	; 0x03
    1aae:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab0:	84 34       	cpi	r24, 0x44	; 68
    1ab2:	91 05       	cpc	r25, r1
    1ab4:	81 f0       	breq	.+32     	; 0x1ad6 <MDIO_voidSetPortVal+0x6e>
    1ab6:	13 c0       	rjmp	.+38     	; 0x1ade <MDIO_voidSetPortVal+0x76>
	case DIO_PORTA: PORTA = A_u8PortVal; break;
    1ab8:	eb e3       	ldi	r30, 0x3B	; 59
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	80 83       	st	Z, r24
    1ac0:	0e c0       	rjmp	.+28     	; 0x1ade <MDIO_voidSetPortVal+0x76>
	case DIO_PORTB: PORTB = A_u8PortVal; break;
    1ac2:	e8 e3       	ldi	r30, 0x38	; 56
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac8:	80 83       	st	Z, r24
    1aca:	09 c0       	rjmp	.+18     	; 0x1ade <MDIO_voidSetPortVal+0x76>
	case DIO_PORTC: PORTC = A_u8PortVal; break;
    1acc:	e5 e3       	ldi	r30, 0x35	; 53
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	80 83       	st	Z, r24
    1ad4:	04 c0       	rjmp	.+8      	; 0x1ade <MDIO_voidSetPortVal+0x76>
	case DIO_PORTD: PORTD = A_u8PortVal; break;
    1ad6:	e2 e3       	ldi	r30, 0x32	; 50
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	8a 81       	ldd	r24, Y+2	; 0x02
    1adc:	80 83       	st	Z, r24
	}
}
    1ade:	0f 90       	pop	r0
    1ae0:	0f 90       	pop	r0
    1ae2:	0f 90       	pop	r0
    1ae4:	0f 90       	pop	r0
    1ae6:	cf 91       	pop	r28
    1ae8:	df 91       	pop	r29
    1aea:	08 95       	ret

00001aec <MDIO_s8GetPinVal>:
//pin
s8 MDIO_s8GetPinVal(u8 A_u8PortNum , u8 A_u8PinNum){
    1aec:	df 93       	push	r29
    1aee:	cf 93       	push	r28
    1af0:	00 d0       	rcall	.+0      	; 0x1af2 <MDIO_s8GetPinVal+0x6>
    1af2:	00 d0       	rcall	.+0      	; 0x1af4 <MDIO_s8GetPinVal+0x8>
    1af4:	0f 92       	push	r0
    1af6:	cd b7       	in	r28, 0x3d	; 61
    1af8:	de b7       	in	r29, 0x3e	; 62
    1afa:	8a 83       	std	Y+2, r24	; 0x02
    1afc:	6b 83       	std	Y+3, r22	; 0x03
	s8 L_s8RetVal = -1;
    1afe:	8f ef       	ldi	r24, 0xFF	; 255
    1b00:	89 83       	std	Y+1, r24	; 0x01
	if(A_u8PinNum>=0 && A_u8PinNum<=7){
    1b02:	8b 81       	ldd	r24, Y+3	; 0x03
    1b04:	88 30       	cpi	r24, 0x08	; 8
    1b06:	08 f0       	brcs	.+2      	; 0x1b0a <MDIO_s8GetPinVal+0x1e>
    1b08:	67 c0       	rjmp	.+206    	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
		switch(A_u8PortNum){
    1b0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0c:	28 2f       	mov	r18, r24
    1b0e:	30 e0       	ldi	r19, 0x00	; 0
    1b10:	3d 83       	std	Y+5, r19	; 0x05
    1b12:	2c 83       	std	Y+4, r18	; 0x04
    1b14:	4c 81       	ldd	r20, Y+4	; 0x04
    1b16:	5d 81       	ldd	r21, Y+5	; 0x05
    1b18:	42 34       	cpi	r20, 0x42	; 66
    1b1a:	51 05       	cpc	r21, r1
    1b1c:	41 f1       	breq	.+80     	; 0x1b6e <MDIO_s8GetPinVal+0x82>
    1b1e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b20:	9d 81       	ldd	r25, Y+5	; 0x05
    1b22:	83 34       	cpi	r24, 0x43	; 67
    1b24:	91 05       	cpc	r25, r1
    1b26:	34 f4       	brge	.+12     	; 0x1b34 <MDIO_s8GetPinVal+0x48>
    1b28:	2c 81       	ldd	r18, Y+4	; 0x04
    1b2a:	3d 81       	ldd	r19, Y+5	; 0x05
    1b2c:	21 34       	cpi	r18, 0x41	; 65
    1b2e:	31 05       	cpc	r19, r1
    1b30:	61 f0       	breq	.+24     	; 0x1b4a <MDIO_s8GetPinVal+0x5e>
    1b32:	52 c0       	rjmp	.+164    	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
    1b34:	4c 81       	ldd	r20, Y+4	; 0x04
    1b36:	5d 81       	ldd	r21, Y+5	; 0x05
    1b38:	43 34       	cpi	r20, 0x43	; 67
    1b3a:	51 05       	cpc	r21, r1
    1b3c:	51 f1       	breq	.+84     	; 0x1b92 <MDIO_s8GetPinVal+0xa6>
    1b3e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b40:	9d 81       	ldd	r25, Y+5	; 0x05
    1b42:	84 34       	cpi	r24, 0x44	; 68
    1b44:	91 05       	cpc	r25, r1
    1b46:	b9 f1       	breq	.+110    	; 0x1bb6 <MDIO_s8GetPinVal+0xca>
    1b48:	47 c0       	rjmp	.+142    	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
		case DIO_PORTA: L_s8RetVal = GET_BIT(PINA, A_u8PinNum);
    1b4a:	e9 e3       	ldi	r30, 0x39	; 57
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	80 81       	ld	r24, Z
    1b50:	28 2f       	mov	r18, r24
    1b52:	30 e0       	ldi	r19, 0x00	; 0
    1b54:	8b 81       	ldd	r24, Y+3	; 0x03
    1b56:	88 2f       	mov	r24, r24
    1b58:	90 e0       	ldi	r25, 0x00	; 0
    1b5a:	a9 01       	movw	r20, r18
    1b5c:	02 c0       	rjmp	.+4      	; 0x1b62 <MDIO_s8GetPinVal+0x76>
    1b5e:	55 95       	asr	r21
    1b60:	47 95       	ror	r20
    1b62:	8a 95       	dec	r24
    1b64:	e2 f7       	brpl	.-8      	; 0x1b5e <MDIO_s8GetPinVal+0x72>
    1b66:	ca 01       	movw	r24, r20
    1b68:	81 70       	andi	r24, 0x01	; 1
    1b6a:	89 83       	std	Y+1, r24	; 0x01
    1b6c:	35 c0       	rjmp	.+106    	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
			break;

		case DIO_PORTB: L_s8RetVal = GET_BIT(PINB, A_u8PinNum);
    1b6e:	e6 e3       	ldi	r30, 0x36	; 54
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	80 81       	ld	r24, Z
    1b74:	28 2f       	mov	r18, r24
    1b76:	30 e0       	ldi	r19, 0x00	; 0
    1b78:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7a:	88 2f       	mov	r24, r24
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	a9 01       	movw	r20, r18
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <MDIO_s8GetPinVal+0x9a>
    1b82:	55 95       	asr	r21
    1b84:	47 95       	ror	r20
    1b86:	8a 95       	dec	r24
    1b88:	e2 f7       	brpl	.-8      	; 0x1b82 <MDIO_s8GetPinVal+0x96>
    1b8a:	ca 01       	movw	r24, r20
    1b8c:	81 70       	andi	r24, 0x01	; 1
    1b8e:	89 83       	std	Y+1, r24	; 0x01
    1b90:	23 c0       	rjmp	.+70     	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
					break;

		case DIO_PORTC: L_s8RetVal = GET_BIT(PINC, A_u8PinNum);
    1b92:	e3 e3       	ldi	r30, 0x33	; 51
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	28 2f       	mov	r18, r24
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9e:	88 2f       	mov	r24, r24
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	a9 01       	movw	r20, r18
    1ba4:	02 c0       	rjmp	.+4      	; 0x1baa <MDIO_s8GetPinVal+0xbe>
    1ba6:	55 95       	asr	r21
    1ba8:	47 95       	ror	r20
    1baa:	8a 95       	dec	r24
    1bac:	e2 f7       	brpl	.-8      	; 0x1ba6 <MDIO_s8GetPinVal+0xba>
    1bae:	ca 01       	movw	r24, r20
    1bb0:	81 70       	andi	r24, 0x01	; 1
    1bb2:	89 83       	std	Y+1, r24	; 0x01
    1bb4:	11 c0       	rjmp	.+34     	; 0x1bd8 <MDIO_s8GetPinVal+0xec>
					break;
		case DIO_PORTD: L_s8RetVal = GET_BIT(PIND, A_u8PinNum);
    1bb6:	e0 e3       	ldi	r30, 0x30	; 48
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	28 2f       	mov	r18, r24
    1bbe:	30 e0       	ldi	r19, 0x00	; 0
    1bc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc2:	88 2f       	mov	r24, r24
    1bc4:	90 e0       	ldi	r25, 0x00	; 0
    1bc6:	a9 01       	movw	r20, r18
    1bc8:	02 c0       	rjmp	.+4      	; 0x1bce <MDIO_s8GetPinVal+0xe2>
    1bca:	55 95       	asr	r21
    1bcc:	47 95       	ror	r20
    1bce:	8a 95       	dec	r24
    1bd0:	e2 f7       	brpl	.-8      	; 0x1bca <MDIO_s8GetPinVal+0xde>
    1bd2:	ca 01       	movw	r24, r20
    1bd4:	81 70       	andi	r24, 0x01	; 1
    1bd6:	89 83       	std	Y+1, r24	; 0x01
					break;
	}
	}

return L_s8RetVal;
    1bd8:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bda:	0f 90       	pop	r0
    1bdc:	0f 90       	pop	r0
    1bde:	0f 90       	pop	r0
    1be0:	0f 90       	pop	r0
    1be2:	0f 90       	pop	r0
    1be4:	cf 91       	pop	r28
    1be6:	df 91       	pop	r29
    1be8:	08 95       	ret

00001bea <MDIO_s8GetPortVal>:
s8 MDIO_s8GetPortVal(u8 A_u8PortNum){
    1bea:	df 93       	push	r29
    1bec:	cf 93       	push	r28
    1bee:	00 d0       	rcall	.+0      	; 0x1bf0 <MDIO_s8GetPortVal+0x6>
    1bf0:	00 d0       	rcall	.+0      	; 0x1bf2 <MDIO_s8GetPortVal+0x8>
    1bf2:	cd b7       	in	r28, 0x3d	; 61
    1bf4:	de b7       	in	r29, 0x3e	; 62
    1bf6:	8a 83       	std	Y+2, r24	; 0x02
	s8 L_s8RetVal = -1;
    1bf8:	8f ef       	ldi	r24, 0xFF	; 255
    1bfa:	89 83       	std	Y+1, r24	; 0x01
     switch(A_u8PortNum){
    1bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	3c 83       	std	Y+4, r19	; 0x04
    1c04:	2b 83       	std	Y+3, r18	; 0x03
    1c06:	8b 81       	ldd	r24, Y+3	; 0x03
    1c08:	9c 81       	ldd	r25, Y+4	; 0x04
    1c0a:	82 34       	cpi	r24, 0x42	; 66
    1c0c:	91 05       	cpc	r25, r1
    1c0e:	d9 f0       	breq	.+54     	; 0x1c46 <MDIO_s8GetPortVal+0x5c>
    1c10:	2b 81       	ldd	r18, Y+3	; 0x03
    1c12:	3c 81       	ldd	r19, Y+4	; 0x04
    1c14:	23 34       	cpi	r18, 0x43	; 67
    1c16:	31 05       	cpc	r19, r1
    1c18:	34 f4       	brge	.+12     	; 0x1c26 <MDIO_s8GetPortVal+0x3c>
    1c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c1e:	81 34       	cpi	r24, 0x41	; 65
    1c20:	91 05       	cpc	r25, r1
    1c22:	61 f0       	breq	.+24     	; 0x1c3c <MDIO_s8GetPortVal+0x52>
    1c24:	1e c0       	rjmp	.+60     	; 0x1c62 <MDIO_s8GetPortVal+0x78>
    1c26:	2b 81       	ldd	r18, Y+3	; 0x03
    1c28:	3c 81       	ldd	r19, Y+4	; 0x04
    1c2a:	23 34       	cpi	r18, 0x43	; 67
    1c2c:	31 05       	cpc	r19, r1
    1c2e:	81 f0       	breq	.+32     	; 0x1c50 <MDIO_s8GetPortVal+0x66>
    1c30:	8b 81       	ldd	r24, Y+3	; 0x03
    1c32:	9c 81       	ldd	r25, Y+4	; 0x04
    1c34:	84 34       	cpi	r24, 0x44	; 68
    1c36:	91 05       	cpc	r25, r1
    1c38:	81 f0       	breq	.+32     	; 0x1c5a <MDIO_s8GetPortVal+0x70>
    1c3a:	13 c0       	rjmp	.+38     	; 0x1c62 <MDIO_s8GetPortVal+0x78>
     case DIO_PORTA:L_s8RetVal=PINA; break;
    1c3c:	e9 e3       	ldi	r30, 0x39	; 57
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	89 83       	std	Y+1, r24	; 0x01
    1c44:	0e c0       	rjmp	.+28     	; 0x1c62 <MDIO_s8GetPortVal+0x78>
     case DIO_PORTB: L_s8RetVal=PINB; break;
    1c46:	e6 e3       	ldi	r30, 0x36	; 54
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	89 83       	std	Y+1, r24	; 0x01
    1c4e:	09 c0       	rjmp	.+18     	; 0x1c62 <MDIO_s8GetPortVal+0x78>
     case DIO_PORTC:L_s8RetVal=PINC; break;
    1c50:	e3 e3       	ldi	r30, 0x33	; 51
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	89 83       	std	Y+1, r24	; 0x01
    1c58:	04 c0       	rjmp	.+8      	; 0x1c62 <MDIO_s8GetPortVal+0x78>
     case DIO_PORTD:L_s8RetVal=PIND; break;
    1c5a:	e0 e3       	ldi	r30, 0x30	; 48
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	80 81       	ld	r24, Z
    1c60:	89 83       	std	Y+1, r24	; 0x01
     }
return L_s8RetVal;
    1c62:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c64:	0f 90       	pop	r0
    1c66:	0f 90       	pop	r0
    1c68:	0f 90       	pop	r0
    1c6a:	0f 90       	pop	r0
    1c6c:	cf 91       	pop	r28
    1c6e:	df 91       	pop	r29
    1c70:	08 95       	ret

00001c72 <MADC_vInit>:
#include "ADC_int.h"
#include "ADC_cfg.h"
#include "ADC_prv.h"

void MADC_vInit(void)
{
    1c72:	df 93       	push	r29
    1c74:	cf 93       	push	r28
    1c76:	cd b7       	in	r28, 0x3d	; 61
    1c78:	de b7       	in	r29, 0x3e	; 62
    /* 1- Vref Selection */
#if ADC_REF == AVCC
    SET_BIT(ADMUX, 6);
    1c7a:	a7 e2       	ldi	r26, 0x27	; 39
    1c7c:	b0 e0       	ldi	r27, 0x00	; 0
    1c7e:	e7 e2       	ldi	r30, 0x27	; 39
    1c80:	f0 e0       	ldi	r31, 0x00	; 0
    1c82:	80 81       	ld	r24, Z
    1c84:	80 64       	ori	r24, 0x40	; 64
    1c86:	8c 93       	st	X, r24
    CLR_BIT(ADMUX, 7);
    1c88:	a7 e2       	ldi	r26, 0x27	; 39
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	e7 e2       	ldi	r30, 0x27	; 39
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	8f 77       	andi	r24, 0x7F	; 127
    1c94:	8c 93       	st	X, r24
    SET_BIT(ADMUX, 6);
    SET_BIT(ADMUX, 7);
#endif

    /* 2- Data Adjustment direction = Right Adjust */
    CLR_BIT(ADMUX, 5);
    1c96:	a7 e2       	ldi	r26, 0x27	; 39
    1c98:	b0 e0       	ldi	r27, 0x00	; 0
    1c9a:	e7 e2       	ldi	r30, 0x27	; 39
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	8f 7d       	andi	r24, 0xDF	; 223
    1ca2:	8c 93       	st	X, r24

    /* 3- Select Prescaler */
    ADCSRA = (ADCSRA & 0b11111000) | PRESCALER;
    1ca4:	a6 e2       	ldi	r26, 0x26	; 38
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e6 e2       	ldi	r30, 0x26	; 38
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	88 7f       	andi	r24, 0xF8	; 248
    1cb0:	86 60       	ori	r24, 0x06	; 6
    1cb2:	8c 93       	st	X, r24

    /* 4- Auto Trigger Disabled */
    CLR_BIT(ADCSRA, 5);
    1cb4:	a6 e2       	ldi	r26, 0x26	; 38
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	e6 e2       	ldi	r30, 0x26	; 38
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	8f 7d       	andi	r24, 0xDF	; 223
    1cc0:	8c 93       	st	X, r24

    /* 5- Interrupt Disabled */
    CLR_BIT(ADCSRA, 3);
    1cc2:	a6 e2       	ldi	r26, 0x26	; 38
    1cc4:	b0 e0       	ldi	r27, 0x00	; 0
    1cc6:	e6 e2       	ldi	r30, 0x26	; 38
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	87 7f       	andi	r24, 0xF7	; 247
    1cce:	8c 93       	st	X, r24

    /* 6- Enable ADC */
    SET_BIT(ADCSRA, 7);
    1cd0:	a6 e2       	ldi	r26, 0x26	; 38
    1cd2:	b0 e0       	ldi	r27, 0x00	; 0
    1cd4:	e6 e2       	ldi	r30, 0x26	; 38
    1cd6:	f0 e0       	ldi	r31, 0x00	; 0
    1cd8:	80 81       	ld	r24, Z
    1cda:	80 68       	ori	r24, 0x80	; 128
    1cdc:	8c 93       	st	X, r24
}
    1cde:	cf 91       	pop	r28
    1ce0:	df 91       	pop	r29
    1ce2:	08 95       	ret

00001ce4 <MADC_u16AnalogRead>:

u16 MADC_u16AnalogRead(u8 A_u8ChannelNum)
{
    1ce4:	df 93       	push	r29
    1ce6:	cf 93       	push	r28
    1ce8:	0f 92       	push	r0
    1cea:	cd b7       	in	r28, 0x3d	; 61
    1cec:	de b7       	in	r29, 0x3e	; 62
    1cee:	89 83       	std	Y+1, r24	; 0x01
    /* 1- Select ADC Channel */
    ADMUX = (ADMUX & 0b11100000) | (A_u8ChannelNum & 0x07);
    1cf0:	a7 e2       	ldi	r26, 0x27	; 39
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e7 e2       	ldi	r30, 0x27	; 39
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	98 2f       	mov	r25, r24
    1cfc:	90 7e       	andi	r25, 0xE0	; 224
    1cfe:	89 81       	ldd	r24, Y+1	; 0x01
    1d00:	87 70       	andi	r24, 0x07	; 7
    1d02:	89 2b       	or	r24, r25
    1d04:	8c 93       	st	X, r24

    /* 2- Start Conversion */
    SET_BIT(ADCSRA, 6);
    1d06:	a6 e2       	ldi	r26, 0x26	; 38
    1d08:	b0 e0       	ldi	r27, 0x00	; 0
    1d0a:	e6 e2       	ldi	r30, 0x26	; 38
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	80 81       	ld	r24, Z
    1d10:	80 64       	ori	r24, 0x40	; 64
    1d12:	8c 93       	st	X, r24

    /* 3- Wait for conversion complete */
    while (GET_BIT(ADCSRA, 4) == 0);
    1d14:	e6 e2       	ldi	r30, 0x26	; 38
    1d16:	f0 e0       	ldi	r31, 0x00	; 0
    1d18:	80 81       	ld	r24, Z
    1d1a:	82 95       	swap	r24
    1d1c:	8f 70       	andi	r24, 0x0F	; 15
    1d1e:	88 2f       	mov	r24, r24
    1d20:	90 e0       	ldi	r25, 0x00	; 0
    1d22:	81 70       	andi	r24, 0x01	; 1
    1d24:	90 70       	andi	r25, 0x00	; 0
    1d26:	00 97       	sbiw	r24, 0x00	; 0
    1d28:	a9 f3       	breq	.-22     	; 0x1d14 <MADC_u16AnalogRead+0x30>

    /* 4- Clear the flag by writing 1 */
    SET_BIT(ADCSRA, 4);
    1d2a:	a6 e2       	ldi	r26, 0x26	; 38
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	e6 e2       	ldi	r30, 0x26	; 38
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	80 61       	ori	r24, 0x10	; 16
    1d36:	8c 93       	st	X, r24

    /* 5- Return ADC value */
    return ADC;
    1d38:	e4 e2       	ldi	r30, 0x24	; 36
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	91 81       	ldd	r25, Z+1	; 0x01
}
    1d40:	0f 90       	pop	r0
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <HSWITCH_vInit>:
#include "SWITCH_cfg.h"
#include "SWITCH_int.h"
#include "SWITCH_prv.h"


void HSWITCH_vInit(){
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	cd b7       	in	r28, 0x3d	; 61
    1d4e:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPinDir(SWITCH_PORT,SWITCH_PIN,DIO_INPUT);
    1d50:	81 e4       	ldi	r24, 0x41	; 65
    1d52:	60 e0       	ldi	r22, 0x00	; 0
    1d54:	40 e0       	ldi	r20, 0x00	; 0
    1d56:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
#if SWITCH_TYPE == PULLUP
	MDIO_voidSetPinVal(SWITCH_PORT,SWITCH_PIN,DIO_HIGH);
    1d5a:	81 e4       	ldi	r24, 0x41	; 65
    1d5c:	60 e0       	ldi	r22, 0x00	; 0
    1d5e:	41 e0       	ldi	r20, 0x01	; 1
    1d60:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
#elif SWITCH_TYPE == PULLDOWN
	MDIO_voidSetPinVal(SWITCH_PORT,SWITCH_PIN,DIO_HIGH);
#endif
}
    1d64:	cf 91       	pop	r28
    1d66:	df 91       	pop	r29
    1d68:	08 95       	ret

00001d6a <HSTEPPER_vInit>:

static void HSTEPPER_svMotorCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle);
static void HSTEPPER_svMotorCCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle);

extern Stepper_Motor_cfg_t    Motor[NUMBER_OF_Motor];
void HSTEPPER_vInit(){
    1d6a:	df 93       	push	r29
    1d6c:	cf 93       	push	r28
    1d6e:	00 d0       	rcall	.+0      	; 0x1d70 <HSTEPPER_vInit+0x6>
    1d70:	cd b7       	in	r28, 0x3d	; 61
    1d72:	de b7       	in	r29, 0x3e	; 62
   for (u8 L_u8iterator =0; L_u8iterator<NUMBER_OF_Motor; L_u8iterator++ ){
    1d74:	1a 82       	std	Y+2, r1	; 0x02
    1d76:	6e c0       	rjmp	.+220    	; 0x1e54 <HSTEPPER_vInit+0xea>
	   for(u8 L_u8SecIterator=0; L_u8SecIterator < 4; L_u8SecIterator++){
    1d78:	19 82       	std	Y+1, r1	; 0x01
    1d7a:	65 c0       	rjmp	.+202    	; 0x1e46 <HSTEPPER_vInit+0xdc>
		   MDIO_voidSetPinDir(Motor[L_u8SecIterator].PortNum[L_u8SecIterator],Motor[L_u8SecIterator].PinNum[L_u8SecIterator],DIO_OUTPUT);
    1d7c:	89 81       	ldd	r24, Y+1	; 0x01
    1d7e:	28 2f       	mov	r18, r24
    1d80:	30 e0       	ldi	r19, 0x00	; 0
    1d82:	89 81       	ldd	r24, Y+1	; 0x01
    1d84:	48 2f       	mov	r20, r24
    1d86:	50 e0       	ldi	r21, 0x00	; 0
    1d88:	c9 01       	movw	r24, r18
    1d8a:	88 0f       	add	r24, r24
    1d8c:	99 1f       	adc	r25, r25
    1d8e:	9c 01       	movw	r18, r24
    1d90:	22 0f       	add	r18, r18
    1d92:	33 1f       	adc	r19, r19
    1d94:	22 0f       	add	r18, r18
    1d96:	33 1f       	adc	r19, r19
    1d98:	82 0f       	add	r24, r18
    1d9a:	93 1f       	adc	r25, r19
    1d9c:	84 0f       	add	r24, r20
    1d9e:	95 1f       	adc	r25, r21
    1da0:	fc 01       	movw	r30, r24
    1da2:	e9 53       	subi	r30, 0x39	; 57
    1da4:	fe 4f       	sbci	r31, 0xFE	; 254
    1da6:	60 81       	ld	r22, Z
    1da8:	89 81       	ldd	r24, Y+1	; 0x01
    1daa:	28 2f       	mov	r18, r24
    1dac:	30 e0       	ldi	r19, 0x00	; 0
    1dae:	89 81       	ldd	r24, Y+1	; 0x01
    1db0:	48 2f       	mov	r20, r24
    1db2:	50 e0       	ldi	r21, 0x00	; 0
    1db4:	c9 01       	movw	r24, r18
    1db6:	88 0f       	add	r24, r24
    1db8:	99 1f       	adc	r25, r25
    1dba:	9c 01       	movw	r18, r24
    1dbc:	22 0f       	add	r18, r18
    1dbe:	33 1f       	adc	r19, r19
    1dc0:	22 0f       	add	r18, r18
    1dc2:	33 1f       	adc	r19, r19
    1dc4:	82 0f       	add	r24, r18
    1dc6:	93 1f       	adc	r25, r19
    1dc8:	84 0f       	add	r24, r20
    1dca:	95 1f       	adc	r25, r21
    1dcc:	fc 01       	movw	r30, r24
    1dce:	e5 53       	subi	r30, 0x35	; 53
    1dd0:	fe 4f       	sbci	r31, 0xFE	; 254
    1dd2:	90 81       	ld	r25, Z
    1dd4:	86 2f       	mov	r24, r22
    1dd6:	69 2f       	mov	r22, r25
    1dd8:	41 e0       	ldi	r20, 0x01	; 1
    1dda:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
		   MDIO_voidSetPinVal(Motor[L_u8SecIterator].PortNum[L_u8SecIterator],Motor[L_u8SecIterator].PinNum[L_u8SecIterator],DIO_LOW);
    1dde:	89 81       	ldd	r24, Y+1	; 0x01
    1de0:	28 2f       	mov	r18, r24
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	89 81       	ldd	r24, Y+1	; 0x01
    1de6:	48 2f       	mov	r20, r24
    1de8:	50 e0       	ldi	r21, 0x00	; 0
    1dea:	c9 01       	movw	r24, r18
    1dec:	88 0f       	add	r24, r24
    1dee:	99 1f       	adc	r25, r25
    1df0:	9c 01       	movw	r18, r24
    1df2:	22 0f       	add	r18, r18
    1df4:	33 1f       	adc	r19, r19
    1df6:	22 0f       	add	r18, r18
    1df8:	33 1f       	adc	r19, r19
    1dfa:	82 0f       	add	r24, r18
    1dfc:	93 1f       	adc	r25, r19
    1dfe:	84 0f       	add	r24, r20
    1e00:	95 1f       	adc	r25, r21
    1e02:	fc 01       	movw	r30, r24
    1e04:	e9 53       	subi	r30, 0x39	; 57
    1e06:	fe 4f       	sbci	r31, 0xFE	; 254
    1e08:	60 81       	ld	r22, Z
    1e0a:	89 81       	ldd	r24, Y+1	; 0x01
    1e0c:	28 2f       	mov	r18, r24
    1e0e:	30 e0       	ldi	r19, 0x00	; 0
    1e10:	89 81       	ldd	r24, Y+1	; 0x01
    1e12:	48 2f       	mov	r20, r24
    1e14:	50 e0       	ldi	r21, 0x00	; 0
    1e16:	c9 01       	movw	r24, r18
    1e18:	88 0f       	add	r24, r24
    1e1a:	99 1f       	adc	r25, r25
    1e1c:	9c 01       	movw	r18, r24
    1e1e:	22 0f       	add	r18, r18
    1e20:	33 1f       	adc	r19, r19
    1e22:	22 0f       	add	r18, r18
    1e24:	33 1f       	adc	r19, r19
    1e26:	82 0f       	add	r24, r18
    1e28:	93 1f       	adc	r25, r19
    1e2a:	84 0f       	add	r24, r20
    1e2c:	95 1f       	adc	r25, r21
    1e2e:	fc 01       	movw	r30, r24
    1e30:	e5 53       	subi	r30, 0x35	; 53
    1e32:	fe 4f       	sbci	r31, 0xFE	; 254
    1e34:	90 81       	ld	r25, Z
    1e36:	86 2f       	mov	r24, r22
    1e38:	69 2f       	mov	r22, r25
    1e3a:	40 e0       	ldi	r20, 0x00	; 0
    1e3c:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
static void HSTEPPER_svMotorCCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle);

extern Stepper_Motor_cfg_t    Motor[NUMBER_OF_Motor];
void HSTEPPER_vInit(){
   for (u8 L_u8iterator =0; L_u8iterator<NUMBER_OF_Motor; L_u8iterator++ ){
	   for(u8 L_u8SecIterator=0; L_u8SecIterator < 4; L_u8SecIterator++){
    1e40:	89 81       	ldd	r24, Y+1	; 0x01
    1e42:	8f 5f       	subi	r24, 0xFF	; 255
    1e44:	89 83       	std	Y+1, r24	; 0x01
    1e46:	89 81       	ldd	r24, Y+1	; 0x01
    1e48:	84 30       	cpi	r24, 0x04	; 4
    1e4a:	08 f4       	brcc	.+2      	; 0x1e4e <HSTEPPER_vInit+0xe4>
    1e4c:	97 cf       	rjmp	.-210    	; 0x1d7c <HSTEPPER_vInit+0x12>
static void HSTEPPER_svMotorCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle);
static void HSTEPPER_svMotorCCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle);

extern Stepper_Motor_cfg_t    Motor[NUMBER_OF_Motor];
void HSTEPPER_vInit(){
   for (u8 L_u8iterator =0; L_u8iterator<NUMBER_OF_Motor; L_u8iterator++ ){
    1e4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e50:	8f 5f       	subi	r24, 0xFF	; 255
    1e52:	8a 83       	std	Y+2, r24	; 0x02
    1e54:	8a 81       	ldd	r24, Y+2	; 0x02
    1e56:	88 23       	and	r24, r24
    1e58:	09 f4       	brne	.+2      	; 0x1e5c <HSTEPPER_vInit+0xf2>
    1e5a:	8e cf       	rjmp	.-228    	; 0x1d78 <HSTEPPER_vInit+0xe>
		   MDIO_voidSetPinDir(Motor[L_u8SecIterator].PortNum[L_u8SecIterator],Motor[L_u8SecIterator].PinNum[L_u8SecIterator],DIO_OUTPUT);
		   MDIO_voidSetPinVal(Motor[L_u8SecIterator].PortNum[L_u8SecIterator],Motor[L_u8SecIterator].PinNum[L_u8SecIterator],DIO_LOW);
	   }
   }

}
    1e5c:	0f 90       	pop	r0
    1e5e:	0f 90       	pop	r0
    1e60:	cf 91       	pop	r28
    1e62:	df 91       	pop	r29
    1e64:	08 95       	ret

00001e66 <HSTEPPER_svMotorCW>:

static void HSTEPPER_svMotorCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle)
{
    1e66:	df 93       	push	r29
    1e68:	cf 93       	push	r28
    1e6a:	cd b7       	in	r28, 0x3d	; 61
    1e6c:	de b7       	in	r29, 0x3e	; 62
    1e6e:	6b 97       	sbiw	r28, 0x1b	; 27
    1e70:	0f b6       	in	r0, 0x3f	; 63
    1e72:	f8 94       	cli
    1e74:	de bf       	out	0x3e, r29	; 62
    1e76:	0f be       	out	0x3f, r0	; 63
    1e78:	cd bf       	out	0x3d, r28	; 61
    1e7a:	99 8f       	std	Y+25, r25	; 0x19
    1e7c:	88 8f       	std	Y+24, r24	; 0x18
    1e7e:	7b 8f       	std	Y+27, r23	; 0x1b
    1e80:	6a 8f       	std	Y+26, r22	; 0x1a
#if TYPE == FULL

	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
    1e82:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1e84:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1e86:	cc 01       	movw	r24, r24
    1e88:	a0 e0       	ldi	r26, 0x00	; 0
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	bc 01       	movw	r22, r24
    1e8e:	cd 01       	movw	r24, r26
    1e90:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1e94:	dc 01       	movw	r26, r24
    1e96:	cb 01       	movw	r24, r22
    1e98:	bc 01       	movw	r22, r24
    1e9a:	cd 01       	movw	r24, r26
    1e9c:	2e e0       	ldi	r18, 0x0E	; 14
    1e9e:	3d e2       	ldi	r19, 0x2D	; 45
    1ea0:	42 eb       	ldi	r20, 0xB2	; 178
    1ea2:	5d e3       	ldi	r21, 0x3D	; 61
    1ea4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1ea8:	dc 01       	movw	r26, r24
    1eaa:	cb 01       	movw	r24, r22
    1eac:	8c 8b       	std	Y+20, r24	; 0x14
    1eae:	9d 8b       	std	Y+21, r25	; 0x15
    1eb0:	ae 8b       	std	Y+22, r26	; 0x16
    1eb2:	bf 8b       	std	Y+23, r27	; 0x17
	L_f64Angle = L_f64Angle/4.0;
    1eb4:	6c 89       	ldd	r22, Y+20	; 0x14
    1eb6:	7d 89       	ldd	r23, Y+21	; 0x15
    1eb8:	8e 89       	ldd	r24, Y+22	; 0x16
    1eba:	9f 89       	ldd	r25, Y+23	; 0x17
    1ebc:	20 e0       	ldi	r18, 0x00	; 0
    1ebe:	30 e0       	ldi	r19, 0x00	; 0
    1ec0:	40 e8       	ldi	r20, 0x80	; 128
    1ec2:	50 e4       	ldi	r21, 0x40	; 64
    1ec4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1ec8:	dc 01       	movw	r26, r24
    1eca:	cb 01       	movw	r24, r22
    1ecc:	8c 8b       	std	Y+20, r24	; 0x14
    1ece:	9d 8b       	std	Y+21, r25	; 0x15
    1ed0:	ae 8b       	std	Y+22, r26	; 0x16
    1ed2:	bf 8b       	std	Y+23, r27	; 0x17
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
    1ed4:	18 8a       	std	Y+16, r1	; 0x10
    1ed6:	19 8a       	std	Y+17, r1	; 0x11
    1ed8:	1a 8a       	std	Y+18, r1	; 0x12
    1eda:	1b 8a       	std	Y+19, r1	; 0x13
    1edc:	dc c0       	rjmp	.+440    	; 0x2096 <HSTEPPER_svMotorCW+0x230>
	{
		for(u8 L_u8J=0;L_u8J<4;L_u8J++)
    1ede:	1f 86       	std	Y+15, r1	; 0x0f
    1ee0:	cb c0       	rjmp	.+406    	; 0x2078 <HSTEPPER_svMotorCW+0x212>
		{
			MDIO_voidSetPinVal(A_SMotor->PortNum[orange],A_SMotor->PinNum[orange],GET_BIT(CGA_u8FullStep[L_u8J],0));
    1ee2:	e8 8d       	ldd	r30, Y+24	; 0x18
    1ee4:	f9 8d       	ldd	r31, Y+25	; 0x19
    1ee6:	20 81       	ld	r18, Z
    1ee8:	e8 8d       	ldd	r30, Y+24	; 0x18
    1eea:	f9 8d       	ldd	r31, Y+25	; 0x19
    1eec:	34 81       	ldd	r19, Z+4	; 0x04
    1eee:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ef0:	88 2f       	mov	r24, r24
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	fc 01       	movw	r30, r24
    1ef6:	ef 52       	subi	r30, 0x2F	; 47
    1ef8:	fe 4f       	sbci	r31, 0xFE	; 254
    1efa:	80 81       	ld	r24, Z
    1efc:	98 2f       	mov	r25, r24
    1efe:	91 70       	andi	r25, 0x01	; 1
    1f00:	82 2f       	mov	r24, r18
    1f02:	63 2f       	mov	r22, r19
    1f04:	49 2f       	mov	r20, r25
    1f06:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[yellow],A_SMotor->PinNum[yellow],GET_BIT(CGA_u8FullStep[L_u8J],1));
    1f0a:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f0c:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f0e:	21 81       	ldd	r18, Z+1	; 0x01
    1f10:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f12:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f14:	35 81       	ldd	r19, Z+5	; 0x05
    1f16:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f18:	88 2f       	mov	r24, r24
    1f1a:	90 e0       	ldi	r25, 0x00	; 0
    1f1c:	fc 01       	movw	r30, r24
    1f1e:	ef 52       	subi	r30, 0x2F	; 47
    1f20:	fe 4f       	sbci	r31, 0xFE	; 254
    1f22:	80 81       	ld	r24, Z
    1f24:	86 95       	lsr	r24
    1f26:	98 2f       	mov	r25, r24
    1f28:	91 70       	andi	r25, 0x01	; 1
    1f2a:	82 2f       	mov	r24, r18
    1f2c:	63 2f       	mov	r22, r19
    1f2e:	49 2f       	mov	r20, r25
    1f30:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[pink],A_SMotor->PinNum[pink],GET_BIT(CGA_u8FullStep[L_u8J],2));
    1f34:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f36:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f38:	22 81       	ldd	r18, Z+2	; 0x02
    1f3a:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f3c:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f3e:	36 81       	ldd	r19, Z+6	; 0x06
    1f40:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f42:	88 2f       	mov	r24, r24
    1f44:	90 e0       	ldi	r25, 0x00	; 0
    1f46:	fc 01       	movw	r30, r24
    1f48:	ef 52       	subi	r30, 0x2F	; 47
    1f4a:	fe 4f       	sbci	r31, 0xFE	; 254
    1f4c:	80 81       	ld	r24, Z
    1f4e:	86 95       	lsr	r24
    1f50:	86 95       	lsr	r24
    1f52:	98 2f       	mov	r25, r24
    1f54:	91 70       	andi	r25, 0x01	; 1
    1f56:	82 2f       	mov	r24, r18
    1f58:	63 2f       	mov	r22, r19
    1f5a:	49 2f       	mov	r20, r25
    1f5c:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[blue],A_SMotor->PinNum[blue],GET_BIT(CGA_u8FullStep[L_u8J],3));
    1f60:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f62:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f64:	23 81       	ldd	r18, Z+3	; 0x03
    1f66:	e8 8d       	ldd	r30, Y+24	; 0x18
    1f68:	f9 8d       	ldd	r31, Y+25	; 0x19
    1f6a:	37 81       	ldd	r19, Z+7	; 0x07
    1f6c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f6e:	88 2f       	mov	r24, r24
    1f70:	90 e0       	ldi	r25, 0x00	; 0
    1f72:	fc 01       	movw	r30, r24
    1f74:	ef 52       	subi	r30, 0x2F	; 47
    1f76:	fe 4f       	sbci	r31, 0xFE	; 254
    1f78:	80 81       	ld	r24, Z
    1f7a:	86 95       	lsr	r24
    1f7c:	86 95       	lsr	r24
    1f7e:	86 95       	lsr	r24
    1f80:	98 2f       	mov	r25, r24
    1f82:	91 70       	andi	r25, 0x01	; 1
    1f84:	82 2f       	mov	r24, r18
    1f86:	63 2f       	mov	r22, r19
    1f88:	49 2f       	mov	r20, r25
    1f8a:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    1f8e:	80 e0       	ldi	r24, 0x00	; 0
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	a8 ec       	ldi	r26, 0xC8	; 200
    1f94:	b2 e4       	ldi	r27, 0x42	; 66
    1f96:	8b 87       	std	Y+11, r24	; 0x0b
    1f98:	9c 87       	std	Y+12, r25	; 0x0c
    1f9a:	ad 87       	std	Y+13, r26	; 0x0d
    1f9c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f9e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fa0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fa2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa6:	20 e0       	ldi	r18, 0x00	; 0
    1fa8:	30 e0       	ldi	r19, 0x00	; 0
    1faa:	4a ef       	ldi	r20, 0xFA	; 250
    1fac:	54 e4       	ldi	r21, 0x44	; 68
    1fae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb2:	dc 01       	movw	r26, r24
    1fb4:	cb 01       	movw	r24, r22
    1fb6:	8f 83       	std	Y+7, r24	; 0x07
    1fb8:	98 87       	std	Y+8, r25	; 0x08
    1fba:	a9 87       	std	Y+9, r26	; 0x09
    1fbc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fbe:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc0:	78 85       	ldd	r23, Y+8	; 0x08
    1fc2:	89 85       	ldd	r24, Y+9	; 0x09
    1fc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc6:	20 e0       	ldi	r18, 0x00	; 0
    1fc8:	30 e0       	ldi	r19, 0x00	; 0
    1fca:	40 e8       	ldi	r20, 0x80	; 128
    1fcc:	5f e3       	ldi	r21, 0x3F	; 63
    1fce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fd2:	88 23       	and	r24, r24
    1fd4:	2c f4       	brge	.+10     	; 0x1fe0 <HSTEPPER_svMotorCW+0x17a>
		__ticks = 1;
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	9e 83       	std	Y+6, r25	; 0x06
    1fdc:	8d 83       	std	Y+5, r24	; 0x05
    1fde:	3f c0       	rjmp	.+126    	; 0x205e <HSTEPPER_svMotorCW+0x1f8>
	else if (__tmp > 65535)
    1fe0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fe2:	78 85       	ldd	r23, Y+8	; 0x08
    1fe4:	89 85       	ldd	r24, Y+9	; 0x09
    1fe6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fe8:	20 e0       	ldi	r18, 0x00	; 0
    1fea:	3f ef       	ldi	r19, 0xFF	; 255
    1fec:	4f e7       	ldi	r20, 0x7F	; 127
    1fee:	57 e4       	ldi	r21, 0x47	; 71
    1ff0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ff4:	18 16       	cp	r1, r24
    1ff6:	4c f5       	brge	.+82     	; 0x204a <HSTEPPER_svMotorCW+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ff8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ffa:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ffc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ffe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2000:	20 e0       	ldi	r18, 0x00	; 0
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	40 e2       	ldi	r20, 0x20	; 32
    2006:	51 e4       	ldi	r21, 0x41	; 65
    2008:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    200c:	dc 01       	movw	r26, r24
    200e:	cb 01       	movw	r24, r22
    2010:	bc 01       	movw	r22, r24
    2012:	cd 01       	movw	r24, r26
    2014:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2018:	dc 01       	movw	r26, r24
    201a:	cb 01       	movw	r24, r22
    201c:	9e 83       	std	Y+6, r25	; 0x06
    201e:	8d 83       	std	Y+5, r24	; 0x05
    2020:	0f c0       	rjmp	.+30     	; 0x2040 <HSTEPPER_svMotorCW+0x1da>
    2022:	88 ec       	ldi	r24, 0xC8	; 200
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	9c 83       	std	Y+4, r25	; 0x04
    2028:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    202a:	8b 81       	ldd	r24, Y+3	; 0x03
    202c:	9c 81       	ldd	r25, Y+4	; 0x04
    202e:	01 97       	sbiw	r24, 0x01	; 1
    2030:	f1 f7       	brne	.-4      	; 0x202e <HSTEPPER_svMotorCW+0x1c8>
    2032:	9c 83       	std	Y+4, r25	; 0x04
    2034:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2036:	8d 81       	ldd	r24, Y+5	; 0x05
    2038:	9e 81       	ldd	r25, Y+6	; 0x06
    203a:	01 97       	sbiw	r24, 0x01	; 1
    203c:	9e 83       	std	Y+6, r25	; 0x06
    203e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2040:	8d 81       	ldd	r24, Y+5	; 0x05
    2042:	9e 81       	ldd	r25, Y+6	; 0x06
    2044:	00 97       	sbiw	r24, 0x00	; 0
    2046:	69 f7       	brne	.-38     	; 0x2022 <HSTEPPER_svMotorCW+0x1bc>
    2048:	14 c0       	rjmp	.+40     	; 0x2072 <HSTEPPER_svMotorCW+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    204a:	6f 81       	ldd	r22, Y+7	; 0x07
    204c:	78 85       	ldd	r23, Y+8	; 0x08
    204e:	89 85       	ldd	r24, Y+9	; 0x09
    2050:	9a 85       	ldd	r25, Y+10	; 0x0a
    2052:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2056:	dc 01       	movw	r26, r24
    2058:	cb 01       	movw	r24, r22
    205a:	9e 83       	std	Y+6, r25	; 0x06
    205c:	8d 83       	std	Y+5, r24	; 0x05
    205e:	8d 81       	ldd	r24, Y+5	; 0x05
    2060:	9e 81       	ldd	r25, Y+6	; 0x06
    2062:	9a 83       	std	Y+2, r25	; 0x02
    2064:	89 83       	std	Y+1, r24	; 0x01
    2066:	89 81       	ldd	r24, Y+1	; 0x01
    2068:	9a 81       	ldd	r25, Y+2	; 0x02
    206a:	01 97       	sbiw	r24, 0x01	; 1
    206c:	f1 f7       	brne	.-4      	; 0x206a <HSTEPPER_svMotorCW+0x204>
    206e:	9a 83       	std	Y+2, r25	; 0x02
    2070:	89 83       	std	Y+1, r24	; 0x01

	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
	L_f64Angle = L_f64Angle/4.0;
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
	{
		for(u8 L_u8J=0;L_u8J<4;L_u8J++)
    2072:	8f 85       	ldd	r24, Y+15	; 0x0f
    2074:	8f 5f       	subi	r24, 0xFF	; 255
    2076:	8f 87       	std	Y+15, r24	; 0x0f
    2078:	8f 85       	ldd	r24, Y+15	; 0x0f
    207a:	84 30       	cpi	r24, 0x04	; 4
    207c:	08 f4       	brcc	.+2      	; 0x2080 <HSTEPPER_svMotorCW+0x21a>
    207e:	31 cf       	rjmp	.-414    	; 0x1ee2 <HSTEPPER_svMotorCW+0x7c>
{
#if TYPE == FULL

	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
	L_f64Angle = L_f64Angle/4.0;
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
    2080:	88 89       	ldd	r24, Y+16	; 0x10
    2082:	99 89       	ldd	r25, Y+17	; 0x11
    2084:	aa 89       	ldd	r26, Y+18	; 0x12
    2086:	bb 89       	ldd	r27, Y+19	; 0x13
    2088:	01 96       	adiw	r24, 0x01	; 1
    208a:	a1 1d       	adc	r26, r1
    208c:	b1 1d       	adc	r27, r1
    208e:	88 8b       	std	Y+16, r24	; 0x10
    2090:	99 8b       	std	Y+17, r25	; 0x11
    2092:	aa 8b       	std	Y+18, r26	; 0x12
    2094:	bb 8b       	std	Y+19, r27	; 0x13
    2096:	6c 89       	ldd	r22, Y+20	; 0x14
    2098:	7d 89       	ldd	r23, Y+21	; 0x15
    209a:	8e 89       	ldd	r24, Y+22	; 0x16
    209c:	9f 89       	ldd	r25, Y+23	; 0x17
    209e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20a2:	9b 01       	movw	r18, r22
    20a4:	ac 01       	movw	r20, r24
    20a6:	88 89       	ldd	r24, Y+16	; 0x10
    20a8:	99 89       	ldd	r25, Y+17	; 0x11
    20aa:	aa 89       	ldd	r26, Y+18	; 0x12
    20ac:	bb 89       	ldd	r27, Y+19	; 0x13
    20ae:	82 17       	cp	r24, r18
    20b0:	93 07       	cpc	r25, r19
    20b2:	a4 07       	cpc	r26, r20
    20b4:	b5 07       	cpc	r27, r21
    20b6:	08 f4       	brcc	.+2      	; 0x20ba <HSTEPPER_svMotorCW+0x254>
    20b8:	12 cf       	rjmp	.-476    	; 0x1ede <HSTEPPER_svMotorCW+0x78>
			_delay_ms(DELAY_OF_STEP_IN_ML);
		}

	}
#endif
}
    20ba:	6b 96       	adiw	r28, 0x1b	; 27
    20bc:	0f b6       	in	r0, 0x3f	; 63
    20be:	f8 94       	cli
    20c0:	de bf       	out	0x3e, r29	; 62
    20c2:	0f be       	out	0x3f, r0	; 63
    20c4:	cd bf       	out	0x3d, r28	; 61
    20c6:	cf 91       	pop	r28
    20c8:	df 91       	pop	r29
    20ca:	08 95       	ret

000020cc <HSTEPPER_svMotorCCW>:
static void HSTEPPER_svMotorCCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle)
{
    20cc:	df 93       	push	r29
    20ce:	cf 93       	push	r28
    20d0:	cd b7       	in	r28, 0x3d	; 61
    20d2:	de b7       	in	r29, 0x3e	; 62
    20d4:	6b 97       	sbiw	r28, 0x1b	; 27
    20d6:	0f b6       	in	r0, 0x3f	; 63
    20d8:	f8 94       	cli
    20da:	de bf       	out	0x3e, r29	; 62
    20dc:	0f be       	out	0x3f, r0	; 63
    20de:	cd bf       	out	0x3d, r28	; 61
    20e0:	99 8f       	std	Y+25, r25	; 0x19
    20e2:	88 8f       	std	Y+24, r24	; 0x18
    20e4:	7b 8f       	std	Y+27, r23	; 0x1b
    20e6:	6a 8f       	std	Y+26, r22	; 0x1a
#if TYPE == FULL
	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
    20e8:	8a 8d       	ldd	r24, Y+26	; 0x1a
    20ea:	9b 8d       	ldd	r25, Y+27	; 0x1b
    20ec:	cc 01       	movw	r24, r24
    20ee:	a0 e0       	ldi	r26, 0x00	; 0
    20f0:	b0 e0       	ldi	r27, 0x00	; 0
    20f2:	bc 01       	movw	r22, r24
    20f4:	cd 01       	movw	r24, r26
    20f6:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    20fa:	dc 01       	movw	r26, r24
    20fc:	cb 01       	movw	r24, r22
    20fe:	bc 01       	movw	r22, r24
    2100:	cd 01       	movw	r24, r26
    2102:	2e e0       	ldi	r18, 0x0E	; 14
    2104:	3d e2       	ldi	r19, 0x2D	; 45
    2106:	42 eb       	ldi	r20, 0xB2	; 178
    2108:	5d e3       	ldi	r21, 0x3D	; 61
    210a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    210e:	dc 01       	movw	r26, r24
    2110:	cb 01       	movw	r24, r22
    2112:	8c 8b       	std	Y+20, r24	; 0x14
    2114:	9d 8b       	std	Y+21, r25	; 0x15
    2116:	ae 8b       	std	Y+22, r26	; 0x16
    2118:	bf 8b       	std	Y+23, r27	; 0x17
	L_f64Angle = L_f64Angle/4.0;
    211a:	6c 89       	ldd	r22, Y+20	; 0x14
    211c:	7d 89       	ldd	r23, Y+21	; 0x15
    211e:	8e 89       	ldd	r24, Y+22	; 0x16
    2120:	9f 89       	ldd	r25, Y+23	; 0x17
    2122:	20 e0       	ldi	r18, 0x00	; 0
    2124:	30 e0       	ldi	r19, 0x00	; 0
    2126:	40 e8       	ldi	r20, 0x80	; 128
    2128:	50 e4       	ldi	r21, 0x40	; 64
    212a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    212e:	dc 01       	movw	r26, r24
    2130:	cb 01       	movw	r24, r22
    2132:	8c 8b       	std	Y+20, r24	; 0x14
    2134:	9d 8b       	std	Y+21, r25	; 0x15
    2136:	ae 8b       	std	Y+22, r26	; 0x16
    2138:	bf 8b       	std	Y+23, r27	; 0x17
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
    213a:	18 8a       	std	Y+16, r1	; 0x10
    213c:	19 8a       	std	Y+17, r1	; 0x11
    213e:	1a 8a       	std	Y+18, r1	; 0x12
    2140:	1b 8a       	std	Y+19, r1	; 0x13
    2142:	e1 c0       	rjmp	.+450    	; 0x2306 <HSTEPPER_svMotorCCW+0x23a>
	{
		for(u8 L_u8J=4;L_u8J>0;L_u8J--)
    2144:	84 e0       	ldi	r24, 0x04	; 4
    2146:	8f 87       	std	Y+15, r24	; 0x0f
    2148:	cf c0       	rjmp	.+414    	; 0x22e8 <HSTEPPER_svMotorCCW+0x21c>
		{
			MDIO_voidSetPinVal(A_SMotor->PortNum[orange],A_SMotor->PinNum[orange],GET_BIT(CGA_u8FullStep[L_u8J-1],0));
    214a:	e8 8d       	ldd	r30, Y+24	; 0x18
    214c:	f9 8d       	ldd	r31, Y+25	; 0x19
    214e:	20 81       	ld	r18, Z
    2150:	e8 8d       	ldd	r30, Y+24	; 0x18
    2152:	f9 8d       	ldd	r31, Y+25	; 0x19
    2154:	34 81       	ldd	r19, Z+4	; 0x04
    2156:	8f 85       	ldd	r24, Y+15	; 0x0f
    2158:	88 2f       	mov	r24, r24
    215a:	90 e0       	ldi	r25, 0x00	; 0
    215c:	01 97       	sbiw	r24, 0x01	; 1
    215e:	fc 01       	movw	r30, r24
    2160:	ef 52       	subi	r30, 0x2F	; 47
    2162:	fe 4f       	sbci	r31, 0xFE	; 254
    2164:	80 81       	ld	r24, Z
    2166:	98 2f       	mov	r25, r24
    2168:	91 70       	andi	r25, 0x01	; 1
    216a:	82 2f       	mov	r24, r18
    216c:	63 2f       	mov	r22, r19
    216e:	49 2f       	mov	r20, r25
    2170:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[yellow],A_SMotor->PinNum[yellow],GET_BIT(CGA_u8FullStep[L_u8J-1],1));
    2174:	e8 8d       	ldd	r30, Y+24	; 0x18
    2176:	f9 8d       	ldd	r31, Y+25	; 0x19
    2178:	21 81       	ldd	r18, Z+1	; 0x01
    217a:	e8 8d       	ldd	r30, Y+24	; 0x18
    217c:	f9 8d       	ldd	r31, Y+25	; 0x19
    217e:	35 81       	ldd	r19, Z+5	; 0x05
    2180:	8f 85       	ldd	r24, Y+15	; 0x0f
    2182:	88 2f       	mov	r24, r24
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	01 97       	sbiw	r24, 0x01	; 1
    2188:	fc 01       	movw	r30, r24
    218a:	ef 52       	subi	r30, 0x2F	; 47
    218c:	fe 4f       	sbci	r31, 0xFE	; 254
    218e:	80 81       	ld	r24, Z
    2190:	86 95       	lsr	r24
    2192:	98 2f       	mov	r25, r24
    2194:	91 70       	andi	r25, 0x01	; 1
    2196:	82 2f       	mov	r24, r18
    2198:	63 2f       	mov	r22, r19
    219a:	49 2f       	mov	r20, r25
    219c:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[pink],A_SMotor->PinNum[pink],GET_BIT(CGA_u8FullStep[L_u8J-1],2));
    21a0:	e8 8d       	ldd	r30, Y+24	; 0x18
    21a2:	f9 8d       	ldd	r31, Y+25	; 0x19
    21a4:	22 81       	ldd	r18, Z+2	; 0x02
    21a6:	e8 8d       	ldd	r30, Y+24	; 0x18
    21a8:	f9 8d       	ldd	r31, Y+25	; 0x19
    21aa:	36 81       	ldd	r19, Z+6	; 0x06
    21ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    21ae:	88 2f       	mov	r24, r24
    21b0:	90 e0       	ldi	r25, 0x00	; 0
    21b2:	01 97       	sbiw	r24, 0x01	; 1
    21b4:	fc 01       	movw	r30, r24
    21b6:	ef 52       	subi	r30, 0x2F	; 47
    21b8:	fe 4f       	sbci	r31, 0xFE	; 254
    21ba:	80 81       	ld	r24, Z
    21bc:	86 95       	lsr	r24
    21be:	86 95       	lsr	r24
    21c0:	98 2f       	mov	r25, r24
    21c2:	91 70       	andi	r25, 0x01	; 1
    21c4:	82 2f       	mov	r24, r18
    21c6:	63 2f       	mov	r22, r19
    21c8:	49 2f       	mov	r20, r25
    21ca:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
			MDIO_voidSetPinVal(A_SMotor->PortNum[blue],A_SMotor->PinNum[blue],GET_BIT(CGA_u8FullStep[L_u8J-1],3));
    21ce:	e8 8d       	ldd	r30, Y+24	; 0x18
    21d0:	f9 8d       	ldd	r31, Y+25	; 0x19
    21d2:	23 81       	ldd	r18, Z+3	; 0x03
    21d4:	e8 8d       	ldd	r30, Y+24	; 0x18
    21d6:	f9 8d       	ldd	r31, Y+25	; 0x19
    21d8:	37 81       	ldd	r19, Z+7	; 0x07
    21da:	8f 85       	ldd	r24, Y+15	; 0x0f
    21dc:	88 2f       	mov	r24, r24
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	01 97       	sbiw	r24, 0x01	; 1
    21e2:	fc 01       	movw	r30, r24
    21e4:	ef 52       	subi	r30, 0x2F	; 47
    21e6:	fe 4f       	sbci	r31, 0xFE	; 254
    21e8:	80 81       	ld	r24, Z
    21ea:	86 95       	lsr	r24
    21ec:	86 95       	lsr	r24
    21ee:	86 95       	lsr	r24
    21f0:	98 2f       	mov	r25, r24
    21f2:	91 70       	andi	r25, 0x01	; 1
    21f4:	82 2f       	mov	r24, r18
    21f6:	63 2f       	mov	r22, r19
    21f8:	49 2f       	mov	r20, r25
    21fa:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    21fe:	80 e0       	ldi	r24, 0x00	; 0
    2200:	90 e0       	ldi	r25, 0x00	; 0
    2202:	a8 ec       	ldi	r26, 0xC8	; 200
    2204:	b2 e4       	ldi	r27, 0x42	; 66
    2206:	8b 87       	std	Y+11, r24	; 0x0b
    2208:	9c 87       	std	Y+12, r25	; 0x0c
    220a:	ad 87       	std	Y+13, r26	; 0x0d
    220c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    220e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2210:	7c 85       	ldd	r23, Y+12	; 0x0c
    2212:	8d 85       	ldd	r24, Y+13	; 0x0d
    2214:	9e 85       	ldd	r25, Y+14	; 0x0e
    2216:	20 e0       	ldi	r18, 0x00	; 0
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	4a ef       	ldi	r20, 0xFA	; 250
    221c:	54 e4       	ldi	r21, 0x44	; 68
    221e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2222:	dc 01       	movw	r26, r24
    2224:	cb 01       	movw	r24, r22
    2226:	8f 83       	std	Y+7, r24	; 0x07
    2228:	98 87       	std	Y+8, r25	; 0x08
    222a:	a9 87       	std	Y+9, r26	; 0x09
    222c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    222e:	6f 81       	ldd	r22, Y+7	; 0x07
    2230:	78 85       	ldd	r23, Y+8	; 0x08
    2232:	89 85       	ldd	r24, Y+9	; 0x09
    2234:	9a 85       	ldd	r25, Y+10	; 0x0a
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	40 e8       	ldi	r20, 0x80	; 128
    223c:	5f e3       	ldi	r21, 0x3F	; 63
    223e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2242:	88 23       	and	r24, r24
    2244:	2c f4       	brge	.+10     	; 0x2250 <HSTEPPER_svMotorCCW+0x184>
		__ticks = 1;
    2246:	81 e0       	ldi	r24, 0x01	; 1
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	9e 83       	std	Y+6, r25	; 0x06
    224c:	8d 83       	std	Y+5, r24	; 0x05
    224e:	3f c0       	rjmp	.+126    	; 0x22ce <HSTEPPER_svMotorCCW+0x202>
	else if (__tmp > 65535)
    2250:	6f 81       	ldd	r22, Y+7	; 0x07
    2252:	78 85       	ldd	r23, Y+8	; 0x08
    2254:	89 85       	ldd	r24, Y+9	; 0x09
    2256:	9a 85       	ldd	r25, Y+10	; 0x0a
    2258:	20 e0       	ldi	r18, 0x00	; 0
    225a:	3f ef       	ldi	r19, 0xFF	; 255
    225c:	4f e7       	ldi	r20, 0x7F	; 127
    225e:	57 e4       	ldi	r21, 0x47	; 71
    2260:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2264:	18 16       	cp	r1, r24
    2266:	4c f5       	brge	.+82     	; 0x22ba <HSTEPPER_svMotorCCW+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2268:	6b 85       	ldd	r22, Y+11	; 0x0b
    226a:	7c 85       	ldd	r23, Y+12	; 0x0c
    226c:	8d 85       	ldd	r24, Y+13	; 0x0d
    226e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2270:	20 e0       	ldi	r18, 0x00	; 0
    2272:	30 e0       	ldi	r19, 0x00	; 0
    2274:	40 e2       	ldi	r20, 0x20	; 32
    2276:	51 e4       	ldi	r21, 0x41	; 65
    2278:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    227c:	dc 01       	movw	r26, r24
    227e:	cb 01       	movw	r24, r22
    2280:	bc 01       	movw	r22, r24
    2282:	cd 01       	movw	r24, r26
    2284:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2288:	dc 01       	movw	r26, r24
    228a:	cb 01       	movw	r24, r22
    228c:	9e 83       	std	Y+6, r25	; 0x06
    228e:	8d 83       	std	Y+5, r24	; 0x05
    2290:	0f c0       	rjmp	.+30     	; 0x22b0 <HSTEPPER_svMotorCCW+0x1e4>
    2292:	88 ec       	ldi	r24, 0xC8	; 200
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	9c 83       	std	Y+4, r25	; 0x04
    2298:	8b 83       	std	Y+3, r24	; 0x03
    229a:	8b 81       	ldd	r24, Y+3	; 0x03
    229c:	9c 81       	ldd	r25, Y+4	; 0x04
    229e:	01 97       	sbiw	r24, 0x01	; 1
    22a0:	f1 f7       	brne	.-4      	; 0x229e <HSTEPPER_svMotorCCW+0x1d2>
    22a2:	9c 83       	std	Y+4, r25	; 0x04
    22a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22a6:	8d 81       	ldd	r24, Y+5	; 0x05
    22a8:	9e 81       	ldd	r25, Y+6	; 0x06
    22aa:	01 97       	sbiw	r24, 0x01	; 1
    22ac:	9e 83       	std	Y+6, r25	; 0x06
    22ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22b0:	8d 81       	ldd	r24, Y+5	; 0x05
    22b2:	9e 81       	ldd	r25, Y+6	; 0x06
    22b4:	00 97       	sbiw	r24, 0x00	; 0
    22b6:	69 f7       	brne	.-38     	; 0x2292 <HSTEPPER_svMotorCCW+0x1c6>
    22b8:	14 c0       	rjmp	.+40     	; 0x22e2 <HSTEPPER_svMotorCCW+0x216>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22ba:	6f 81       	ldd	r22, Y+7	; 0x07
    22bc:	78 85       	ldd	r23, Y+8	; 0x08
    22be:	89 85       	ldd	r24, Y+9	; 0x09
    22c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    22c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22c6:	dc 01       	movw	r26, r24
    22c8:	cb 01       	movw	r24, r22
    22ca:	9e 83       	std	Y+6, r25	; 0x06
    22cc:	8d 83       	std	Y+5, r24	; 0x05
    22ce:	8d 81       	ldd	r24, Y+5	; 0x05
    22d0:	9e 81       	ldd	r25, Y+6	; 0x06
    22d2:	9a 83       	std	Y+2, r25	; 0x02
    22d4:	89 83       	std	Y+1, r24	; 0x01
    22d6:	89 81       	ldd	r24, Y+1	; 0x01
    22d8:	9a 81       	ldd	r25, Y+2	; 0x02
    22da:	01 97       	sbiw	r24, 0x01	; 1
    22dc:	f1 f7       	brne	.-4      	; 0x22da <HSTEPPER_svMotorCCW+0x20e>
    22de:	9a 83       	std	Y+2, r25	; 0x02
    22e0:	89 83       	std	Y+1, r24	; 0x01
#if TYPE == FULL
	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
	L_f64Angle = L_f64Angle/4.0;
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
	{
		for(u8 L_u8J=4;L_u8J>0;L_u8J--)
    22e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    22e4:	81 50       	subi	r24, 0x01	; 1
    22e6:	8f 87       	std	Y+15, r24	; 0x0f
    22e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    22ea:	88 23       	and	r24, r24
    22ec:	09 f0       	breq	.+2      	; 0x22f0 <HSTEPPER_svMotorCCW+0x224>
    22ee:	2d cf       	rjmp	.-422    	; 0x214a <HSTEPPER_svMotorCCW+0x7e>
static void HSTEPPER_svMotorCCW(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle)
{
#if TYPE == FULL
	f64 L_f64Angle = (f64)A_u16Angle/(STEP);
	L_f64Angle = L_f64Angle/4.0;
	for(u32 L_u32i=0;L_u32i<(u32)L_f64Angle;L_u32i++)
    22f0:	88 89       	ldd	r24, Y+16	; 0x10
    22f2:	99 89       	ldd	r25, Y+17	; 0x11
    22f4:	aa 89       	ldd	r26, Y+18	; 0x12
    22f6:	bb 89       	ldd	r27, Y+19	; 0x13
    22f8:	01 96       	adiw	r24, 0x01	; 1
    22fa:	a1 1d       	adc	r26, r1
    22fc:	b1 1d       	adc	r27, r1
    22fe:	88 8b       	std	Y+16, r24	; 0x10
    2300:	99 8b       	std	Y+17, r25	; 0x11
    2302:	aa 8b       	std	Y+18, r26	; 0x12
    2304:	bb 8b       	std	Y+19, r27	; 0x13
    2306:	6c 89       	ldd	r22, Y+20	; 0x14
    2308:	7d 89       	ldd	r23, Y+21	; 0x15
    230a:	8e 89       	ldd	r24, Y+22	; 0x16
    230c:	9f 89       	ldd	r25, Y+23	; 0x17
    230e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2312:	9b 01       	movw	r18, r22
    2314:	ac 01       	movw	r20, r24
    2316:	88 89       	ldd	r24, Y+16	; 0x10
    2318:	99 89       	ldd	r25, Y+17	; 0x11
    231a:	aa 89       	ldd	r26, Y+18	; 0x12
    231c:	bb 89       	ldd	r27, Y+19	; 0x13
    231e:	82 17       	cp	r24, r18
    2320:	93 07       	cpc	r25, r19
    2322:	a4 07       	cpc	r26, r20
    2324:	b5 07       	cpc	r27, r21
    2326:	08 f4       	brcc	.+2      	; 0x232a <HSTEPPER_svMotorCCW+0x25e>
    2328:	0d cf       	rjmp	.-486    	; 0x2144 <HSTEPPER_svMotorCCW+0x78>
				_delay_ms(DELAY_OF_STEP_IN_ML);
			}

		}
#endif
}
    232a:	6b 96       	adiw	r28, 0x1b	; 27
    232c:	0f b6       	in	r0, 0x3f	; 63
    232e:	f8 94       	cli
    2330:	de bf       	out	0x3e, r29	; 62
    2332:	0f be       	out	0x3f, r0	; 63
    2334:	cd bf       	out	0x3d, r28	; 61
    2336:	cf 91       	pop	r28
    2338:	df 91       	pop	r29
    233a:	08 95       	ret

0000233c <HSTEPPER_vAngle>:
void HSTEPPER_vAngle(Stepper_Motor_cfg_t *A_SMotor,u16 A_u16Angle)
{
    233c:	df 93       	push	r29
    233e:	cf 93       	push	r28
    2340:	00 d0       	rcall	.+0      	; 0x2342 <HSTEPPER_vAngle+0x6>
    2342:	00 d0       	rcall	.+0      	; 0x2344 <HSTEPPER_vAngle+0x8>
    2344:	cd b7       	in	r28, 0x3d	; 61
    2346:	de b7       	in	r29, 0x3e	; 62
    2348:	9a 83       	std	Y+2, r25	; 0x02
    234a:	89 83       	std	Y+1, r24	; 0x01
    234c:	7c 83       	std	Y+4, r23	; 0x04
    234e:	6b 83       	std	Y+3, r22	; 0x03
	if(A_u16Angle>360)
    2350:	8b 81       	ldd	r24, Y+3	; 0x03
    2352:	9c 81       	ldd	r25, Y+4	; 0x04
    2354:	21 e0       	ldi	r18, 0x01	; 1
    2356:	89 36       	cpi	r24, 0x69	; 105
    2358:	92 07       	cpc	r25, r18
    235a:	30 f0       	brcs	.+12     	; 0x2368 <HSTEPPER_vAngle+0x2c>
	{
		A_u16Angle = A_u16Angle -360;
    235c:	8b 81       	ldd	r24, Y+3	; 0x03
    235e:	9c 81       	ldd	r25, Y+4	; 0x04
    2360:	88 56       	subi	r24, 0x68	; 104
    2362:	91 40       	sbci	r25, 0x01	; 1
    2364:	9c 83       	std	Y+4, r25	; 0x04
    2366:	8b 83       	std	Y+3, r24	; 0x03
	}
	if(A_u16Angle > (A_SMotor->InitialAngle)  )
    2368:	e9 81       	ldd	r30, Y+1	; 0x01
    236a:	fa 81       	ldd	r31, Y+2	; 0x02
    236c:	20 85       	ldd	r18, Z+8	; 0x08
    236e:	31 85       	ldd	r19, Z+9	; 0x09
    2370:	8b 81       	ldd	r24, Y+3	; 0x03
    2372:	9c 81       	ldd	r25, Y+4	; 0x04
    2374:	28 17       	cp	r18, r24
    2376:	39 07       	cpc	r19, r25
    2378:	b0 f4       	brcc	.+44     	; 0x23a6 <HSTEPPER_vAngle+0x6a>
	{
		HSTEPPER_svMotorCW(A_SMotor,(A_u16Angle-(A_SMotor->InitialAngle)));
    237a:	e9 81       	ldd	r30, Y+1	; 0x01
    237c:	fa 81       	ldd	r31, Y+2	; 0x02
    237e:	20 85       	ldd	r18, Z+8	; 0x08
    2380:	31 85       	ldd	r19, Z+9	; 0x09
    2382:	8b 81       	ldd	r24, Y+3	; 0x03
    2384:	9c 81       	ldd	r25, Y+4	; 0x04
    2386:	ac 01       	movw	r20, r24
    2388:	42 1b       	sub	r20, r18
    238a:	53 0b       	sbc	r21, r19
    238c:	9a 01       	movw	r18, r20
    238e:	89 81       	ldd	r24, Y+1	; 0x01
    2390:	9a 81       	ldd	r25, Y+2	; 0x02
    2392:	b9 01       	movw	r22, r18
    2394:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <HSTEPPER_svMotorCW>
		A_SMotor->InitialAngle = A_u16Angle ;
    2398:	e9 81       	ldd	r30, Y+1	; 0x01
    239a:	fa 81       	ldd	r31, Y+2	; 0x02
    239c:	8b 81       	ldd	r24, Y+3	; 0x03
    239e:	9c 81       	ldd	r25, Y+4	; 0x04
    23a0:	91 87       	std	Z+9, r25	; 0x09
    23a2:	80 87       	std	Z+8, r24	; 0x08
    23a4:	13 c0       	rjmp	.+38     	; 0x23cc <HSTEPPER_vAngle+0x90>
	}
	else
	{
		HSTEPPER_svMotorCCW(A_SMotor,(A_SMotor->InitialAngle-(A_u16Angle)));
    23a6:	e9 81       	ldd	r30, Y+1	; 0x01
    23a8:	fa 81       	ldd	r31, Y+2	; 0x02
    23aa:	20 85       	ldd	r18, Z+8	; 0x08
    23ac:	31 85       	ldd	r19, Z+9	; 0x09
    23ae:	8b 81       	ldd	r24, Y+3	; 0x03
    23b0:	9c 81       	ldd	r25, Y+4	; 0x04
    23b2:	28 1b       	sub	r18, r24
    23b4:	39 0b       	sbc	r19, r25
    23b6:	89 81       	ldd	r24, Y+1	; 0x01
    23b8:	9a 81       	ldd	r25, Y+2	; 0x02
    23ba:	b9 01       	movw	r22, r18
    23bc:	0e 94 66 10 	call	0x20cc	; 0x20cc <HSTEPPER_svMotorCCW>
		A_SMotor->InitialAngle = A_u16Angle ;
    23c0:	e9 81       	ldd	r30, Y+1	; 0x01
    23c2:	fa 81       	ldd	r31, Y+2	; 0x02
    23c4:	8b 81       	ldd	r24, Y+3	; 0x03
    23c6:	9c 81       	ldd	r25, Y+4	; 0x04
    23c8:	91 87       	std	Z+9, r25	; 0x09
    23ca:	80 87       	std	Z+8, r24	; 0x08
	}
}
    23cc:	0f 90       	pop	r0
    23ce:	0f 90       	pop	r0
    23d0:	0f 90       	pop	r0
    23d2:	0f 90       	pop	r0
    23d4:	cf 91       	pop	r28
    23d6:	df 91       	pop	r29
    23d8:	08 95       	ret

000023da <HSSD_vInit>:
		0x07,
		0x7F,
		0x6F       //9
};
void HSSD_vInit(void)
{
    23da:	df 93       	push	r29
    23dc:	cf 93       	push	r28
    23de:	cd b7       	in	r28, 0x3d	; 61
    23e0:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPortDir(SSD_PORT,0xFF);
    23e2:	84 e4       	ldi	r24, 0x44	; 68
    23e4:	6f ef       	ldi	r22, 0xFF	; 255
    23e6:	0e 94 0a 0c 	call	0x1814	; 0x1814 <MDIO_voidSetPortDir>

}
    23ea:	cf 91       	pop	r28
    23ec:	df 91       	pop	r29
    23ee:	08 95       	ret

000023f0 <HSSD_vDisplayNum>:

// Display
void HSSD_vDisplayNum(u8 A_u8Num)
{
    23f0:	df 93       	push	r29
    23f2:	cf 93       	push	r28
    23f4:	0f 92       	push	r0
    23f6:	cd b7       	in	r28, 0x3d	; 61
    23f8:	de b7       	in	r29, 0x3e	; 62
    23fa:	89 83       	std	Y+1, r24	; 0x01
#if SSD_TYPE == COM_ANODE
	// Common Anode
	MDIO_voidSetPortVal(SSD_PORT,~CGR_u8SsdNum[A_u8Num]);
    23fc:	89 81       	ldd	r24, Y+1	; 0x01
    23fe:	88 2f       	mov	r24, r24
    2400:	90 e0       	ldi	r25, 0x00	; 0
    2402:	fc 01       	movw	r30, r24
    2404:	e3 52       	subi	r30, 0x23	; 35
    2406:	fe 4f       	sbci	r31, 0xFE	; 254
    2408:	80 81       	ld	r24, Z
    240a:	98 2f       	mov	r25, r24
    240c:	90 95       	com	r25
    240e:	84 e4       	ldi	r24, 0x44	; 68
    2410:	69 2f       	mov	r22, r25
    2412:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>
#elif SSD_TYPE == COM_CATHODE
	// Common cathode
	MDIO_voidSetPortVal(SSD_PORT,CGR_u8SsdNum[A_u8Num]);
#endif
}
    2416:	0f 90       	pop	r0
    2418:	cf 91       	pop	r28
    241a:	df 91       	pop	r29
    241c:	08 95       	ret

0000241e <HSSD_vTurnOff>:

void HSSD_vTurnOff(void)
{
    241e:	df 93       	push	r29
    2420:	cf 93       	push	r28
    2422:	cd b7       	in	r28, 0x3d	; 61
    2424:	de b7       	in	r29, 0x3e	; 62
#if SSD_TYPE == COM_ANODE
	// Common Anode
	MDIO_voidSetPortVal(SSD_PORT,0xFF);
    2426:	84 e4       	ldi	r24, 0x44	; 68
    2428:	6f ef       	ldi	r22, 0xFF	; 255
    242a:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>
#elif SSD_TYPE == COM_CATHODE
	// Common cathode
	MDIO_voidSetPortVal(SSD_PORT,0x00);
#endif
}
    242e:	cf 91       	pop	r28
    2430:	df 91       	pop	r29
    2432:	08 95       	ret

00002434 <HLCD_voidInit>:
#include "../../MCAL/DIO/DIO_int.h"
#include <util/delay.h>

static u8 CursorIndex = 0;

void HLCD_voidInit(void){
    2434:	df 93       	push	r29
    2436:	cf 93       	push	r28
    2438:	cd b7       	in	r28, 0x3d	; 61
    243a:	de b7       	in	r29, 0x3e	; 62
    243c:	e8 97       	sbiw	r28, 0x38	; 56
    243e:	0f b6       	in	r0, 0x3f	; 63
    2440:	f8 94       	cli
    2442:	de bf       	out	0x3e, r29	; 62
    2444:	0f be       	out	0x3f, r0	; 63
    2446:	cd bf       	out	0x3d, r28	; 61
	MDIO_voidSetPortDir(LCD_DATA_PORT,0xFF);
    2448:	82 e4       	ldi	r24, 0x42	; 66
    244a:	6f ef       	ldi	r22, 0xFF	; 255
    244c:	0e 94 0a 0c 	call	0x1814	; 0x1814 <MDIO_voidSetPortDir>
	// RS RW EN
	MDIO_voidSetPinDir(LCD_CONTROLL,LCD_RS,DIO_OUTPUT);
    2450:	81 e4       	ldi	r24, 0x41	; 65
    2452:	60 e0       	ldi	r22, 0x00	; 0
    2454:	41 e0       	ldi	r20, 0x01	; 1
    2456:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	MDIO_voidSetPinDir(LCD_CONTROLL,LCD_RW,DIO_OUTPUT);
    245a:	81 e4       	ldi	r24, 0x41	; 65
    245c:	61 e0       	ldi	r22, 0x01	; 1
    245e:	41 e0       	ldi	r20, 0x01	; 1
    2460:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	MDIO_voidSetPinDir(LCD_CONTROLL,LCD_ENAble,DIO_OUTPUT);
    2464:	81 e4       	ldi	r24, 0x41	; 65
    2466:	62 e0       	ldi	r22, 0x02	; 2
    2468:	41 e0       	ldi	r20, 0x01	; 1
    246a:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
    246e:	80 e0       	ldi	r24, 0x00	; 0
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	a8 e4       	ldi	r26, 0x48	; 72
    2474:	b2 e4       	ldi	r27, 0x42	; 66
    2476:	8d ab       	std	Y+53, r24	; 0x35
    2478:	9e ab       	std	Y+54, r25	; 0x36
    247a:	af ab       	std	Y+55, r26	; 0x37
    247c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    247e:	6d a9       	ldd	r22, Y+53	; 0x35
    2480:	7e a9       	ldd	r23, Y+54	; 0x36
    2482:	8f a9       	ldd	r24, Y+55	; 0x37
    2484:	98 ad       	ldd	r25, Y+56	; 0x38
    2486:	20 e0       	ldi	r18, 0x00	; 0
    2488:	30 e0       	ldi	r19, 0x00	; 0
    248a:	4a ef       	ldi	r20, 0xFA	; 250
    248c:	54 e4       	ldi	r21, 0x44	; 68
    248e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2492:	dc 01       	movw	r26, r24
    2494:	cb 01       	movw	r24, r22
    2496:	89 ab       	std	Y+49, r24	; 0x31
    2498:	9a ab       	std	Y+50, r25	; 0x32
    249a:	ab ab       	std	Y+51, r26	; 0x33
    249c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    249e:	69 a9       	ldd	r22, Y+49	; 0x31
    24a0:	7a a9       	ldd	r23, Y+50	; 0x32
    24a2:	8b a9       	ldd	r24, Y+51	; 0x33
    24a4:	9c a9       	ldd	r25, Y+52	; 0x34
    24a6:	20 e0       	ldi	r18, 0x00	; 0
    24a8:	30 e0       	ldi	r19, 0x00	; 0
    24aa:	40 e8       	ldi	r20, 0x80	; 128
    24ac:	5f e3       	ldi	r21, 0x3F	; 63
    24ae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    24b2:	88 23       	and	r24, r24
    24b4:	2c f4       	brge	.+10     	; 0x24c0 <HLCD_voidInit+0x8c>
		__ticks = 1;
    24b6:	81 e0       	ldi	r24, 0x01	; 1
    24b8:	90 e0       	ldi	r25, 0x00	; 0
    24ba:	98 ab       	std	Y+48, r25	; 0x30
    24bc:	8f a7       	std	Y+47, r24	; 0x2f
    24be:	3f c0       	rjmp	.+126    	; 0x253e <HLCD_voidInit+0x10a>
	else if (__tmp > 65535)
    24c0:	69 a9       	ldd	r22, Y+49	; 0x31
    24c2:	7a a9       	ldd	r23, Y+50	; 0x32
    24c4:	8b a9       	ldd	r24, Y+51	; 0x33
    24c6:	9c a9       	ldd	r25, Y+52	; 0x34
    24c8:	20 e0       	ldi	r18, 0x00	; 0
    24ca:	3f ef       	ldi	r19, 0xFF	; 255
    24cc:	4f e7       	ldi	r20, 0x7F	; 127
    24ce:	57 e4       	ldi	r21, 0x47	; 71
    24d0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24d4:	18 16       	cp	r1, r24
    24d6:	4c f5       	brge	.+82     	; 0x252a <HLCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24d8:	6d a9       	ldd	r22, Y+53	; 0x35
    24da:	7e a9       	ldd	r23, Y+54	; 0x36
    24dc:	8f a9       	ldd	r24, Y+55	; 0x37
    24de:	98 ad       	ldd	r25, Y+56	; 0x38
    24e0:	20 e0       	ldi	r18, 0x00	; 0
    24e2:	30 e0       	ldi	r19, 0x00	; 0
    24e4:	40 e2       	ldi	r20, 0x20	; 32
    24e6:	51 e4       	ldi	r21, 0x41	; 65
    24e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24ec:	dc 01       	movw	r26, r24
    24ee:	cb 01       	movw	r24, r22
    24f0:	bc 01       	movw	r22, r24
    24f2:	cd 01       	movw	r24, r26
    24f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24f8:	dc 01       	movw	r26, r24
    24fa:	cb 01       	movw	r24, r22
    24fc:	98 ab       	std	Y+48, r25	; 0x30
    24fe:	8f a7       	std	Y+47, r24	; 0x2f
    2500:	0f c0       	rjmp	.+30     	; 0x2520 <HLCD_voidInit+0xec>
    2502:	88 ec       	ldi	r24, 0xC8	; 200
    2504:	90 e0       	ldi	r25, 0x00	; 0
    2506:	9e a7       	std	Y+46, r25	; 0x2e
    2508:	8d a7       	std	Y+45, r24	; 0x2d
    250a:	8d a5       	ldd	r24, Y+45	; 0x2d
    250c:	9e a5       	ldd	r25, Y+46	; 0x2e
    250e:	01 97       	sbiw	r24, 0x01	; 1
    2510:	f1 f7       	brne	.-4      	; 0x250e <HLCD_voidInit+0xda>
    2512:	9e a7       	std	Y+46, r25	; 0x2e
    2514:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2516:	8f a5       	ldd	r24, Y+47	; 0x2f
    2518:	98 a9       	ldd	r25, Y+48	; 0x30
    251a:	01 97       	sbiw	r24, 0x01	; 1
    251c:	98 ab       	std	Y+48, r25	; 0x30
    251e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2520:	8f a5       	ldd	r24, Y+47	; 0x2f
    2522:	98 a9       	ldd	r25, Y+48	; 0x30
    2524:	00 97       	sbiw	r24, 0x00	; 0
    2526:	69 f7       	brne	.-38     	; 0x2502 <HLCD_voidInit+0xce>
    2528:	14 c0       	rjmp	.+40     	; 0x2552 <HLCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    252a:	69 a9       	ldd	r22, Y+49	; 0x31
    252c:	7a a9       	ldd	r23, Y+50	; 0x32
    252e:	8b a9       	ldd	r24, Y+51	; 0x33
    2530:	9c a9       	ldd	r25, Y+52	; 0x34
    2532:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2536:	dc 01       	movw	r26, r24
    2538:	cb 01       	movw	r24, r22
    253a:	98 ab       	std	Y+48, r25	; 0x30
    253c:	8f a7       	std	Y+47, r24	; 0x2f
    253e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2540:	98 a9       	ldd	r25, Y+48	; 0x30
    2542:	9c a7       	std	Y+44, r25	; 0x2c
    2544:	8b a7       	std	Y+43, r24	; 0x2b
    2546:	8b a5       	ldd	r24, Y+43	; 0x2b
    2548:	9c a5       	ldd	r25, Y+44	; 0x2c
    254a:	01 97       	sbiw	r24, 0x01	; 1
    254c:	f1 f7       	brne	.-4      	; 0x254a <HLCD_voidInit+0x116>
    254e:	9c a7       	std	Y+44, r25	; 0x2c
    2550:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);
	//FUNCTION SET
	HLCD_voidSendCommand(0x38);
    2552:	88 e3       	ldi	r24, 0x38	; 56
    2554:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
    2558:	80 e0       	ldi	r24, 0x00	; 0
    255a:	90 e0       	ldi	r25, 0x00	; 0
    255c:	a0 e8       	ldi	r26, 0x80	; 128
    255e:	bf e3       	ldi	r27, 0x3F	; 63
    2560:	8f a3       	std	Y+39, r24	; 0x27
    2562:	98 a7       	std	Y+40, r25	; 0x28
    2564:	a9 a7       	std	Y+41, r26	; 0x29
    2566:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2568:	6f a1       	ldd	r22, Y+39	; 0x27
    256a:	78 a5       	ldd	r23, Y+40	; 0x28
    256c:	89 a5       	ldd	r24, Y+41	; 0x29
    256e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2570:	20 e0       	ldi	r18, 0x00	; 0
    2572:	30 e0       	ldi	r19, 0x00	; 0
    2574:	4a ef       	ldi	r20, 0xFA	; 250
    2576:	54 e4       	ldi	r21, 0x44	; 68
    2578:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    257c:	dc 01       	movw	r26, r24
    257e:	cb 01       	movw	r24, r22
    2580:	8b a3       	std	Y+35, r24	; 0x23
    2582:	9c a3       	std	Y+36, r25	; 0x24
    2584:	ad a3       	std	Y+37, r26	; 0x25
    2586:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2588:	6b a1       	ldd	r22, Y+35	; 0x23
    258a:	7c a1       	ldd	r23, Y+36	; 0x24
    258c:	8d a1       	ldd	r24, Y+37	; 0x25
    258e:	9e a1       	ldd	r25, Y+38	; 0x26
    2590:	20 e0       	ldi	r18, 0x00	; 0
    2592:	30 e0       	ldi	r19, 0x00	; 0
    2594:	40 e8       	ldi	r20, 0x80	; 128
    2596:	5f e3       	ldi	r21, 0x3F	; 63
    2598:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    259c:	88 23       	and	r24, r24
    259e:	2c f4       	brge	.+10     	; 0x25aa <HLCD_voidInit+0x176>
		__ticks = 1;
    25a0:	81 e0       	ldi	r24, 0x01	; 1
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	9a a3       	std	Y+34, r25	; 0x22
    25a6:	89 a3       	std	Y+33, r24	; 0x21
    25a8:	3f c0       	rjmp	.+126    	; 0x2628 <HLCD_voidInit+0x1f4>
	else if (__tmp > 65535)
    25aa:	6b a1       	ldd	r22, Y+35	; 0x23
    25ac:	7c a1       	ldd	r23, Y+36	; 0x24
    25ae:	8d a1       	ldd	r24, Y+37	; 0x25
    25b0:	9e a1       	ldd	r25, Y+38	; 0x26
    25b2:	20 e0       	ldi	r18, 0x00	; 0
    25b4:	3f ef       	ldi	r19, 0xFF	; 255
    25b6:	4f e7       	ldi	r20, 0x7F	; 127
    25b8:	57 e4       	ldi	r21, 0x47	; 71
    25ba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25be:	18 16       	cp	r1, r24
    25c0:	4c f5       	brge	.+82     	; 0x2614 <HLCD_voidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25c2:	6f a1       	ldd	r22, Y+39	; 0x27
    25c4:	78 a5       	ldd	r23, Y+40	; 0x28
    25c6:	89 a5       	ldd	r24, Y+41	; 0x29
    25c8:	9a a5       	ldd	r25, Y+42	; 0x2a
    25ca:	20 e0       	ldi	r18, 0x00	; 0
    25cc:	30 e0       	ldi	r19, 0x00	; 0
    25ce:	40 e2       	ldi	r20, 0x20	; 32
    25d0:	51 e4       	ldi	r21, 0x41	; 65
    25d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25d6:	dc 01       	movw	r26, r24
    25d8:	cb 01       	movw	r24, r22
    25da:	bc 01       	movw	r22, r24
    25dc:	cd 01       	movw	r24, r26
    25de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25e2:	dc 01       	movw	r26, r24
    25e4:	cb 01       	movw	r24, r22
    25e6:	9a a3       	std	Y+34, r25	; 0x22
    25e8:	89 a3       	std	Y+33, r24	; 0x21
    25ea:	0f c0       	rjmp	.+30     	; 0x260a <HLCD_voidInit+0x1d6>
    25ec:	88 ec       	ldi	r24, 0xC8	; 200
    25ee:	90 e0       	ldi	r25, 0x00	; 0
    25f0:	98 a3       	std	Y+32, r25	; 0x20
    25f2:	8f 8f       	std	Y+31, r24	; 0x1f
    25f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    25f6:	98 a1       	ldd	r25, Y+32	; 0x20
    25f8:	01 97       	sbiw	r24, 0x01	; 1
    25fa:	f1 f7       	brne	.-4      	; 0x25f8 <HLCD_voidInit+0x1c4>
    25fc:	98 a3       	std	Y+32, r25	; 0x20
    25fe:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2600:	89 a1       	ldd	r24, Y+33	; 0x21
    2602:	9a a1       	ldd	r25, Y+34	; 0x22
    2604:	01 97       	sbiw	r24, 0x01	; 1
    2606:	9a a3       	std	Y+34, r25	; 0x22
    2608:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    260a:	89 a1       	ldd	r24, Y+33	; 0x21
    260c:	9a a1       	ldd	r25, Y+34	; 0x22
    260e:	00 97       	sbiw	r24, 0x00	; 0
    2610:	69 f7       	brne	.-38     	; 0x25ec <HLCD_voidInit+0x1b8>
    2612:	14 c0       	rjmp	.+40     	; 0x263c <HLCD_voidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2614:	6b a1       	ldd	r22, Y+35	; 0x23
    2616:	7c a1       	ldd	r23, Y+36	; 0x24
    2618:	8d a1       	ldd	r24, Y+37	; 0x25
    261a:	9e a1       	ldd	r25, Y+38	; 0x26
    261c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2620:	dc 01       	movw	r26, r24
    2622:	cb 01       	movw	r24, r22
    2624:	9a a3       	std	Y+34, r25	; 0x22
    2626:	89 a3       	std	Y+33, r24	; 0x21
    2628:	89 a1       	ldd	r24, Y+33	; 0x21
    262a:	9a a1       	ldd	r25, Y+34	; 0x22
    262c:	9e 8f       	std	Y+30, r25	; 0x1e
    262e:	8d 8f       	std	Y+29, r24	; 0x1d
    2630:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2632:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2634:	01 97       	sbiw	r24, 0x01	; 1
    2636:	f1 f7       	brne	.-4      	; 0x2634 <HLCD_voidInit+0x200>
    2638:	9e 8f       	std	Y+30, r25	; 0x1e
    263a:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);
	HLCD_voidSendCommand(0x0C);
    263c:	8c e0       	ldi	r24, 0x0C	; 12
    263e:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
    2642:	80 e0       	ldi	r24, 0x00	; 0
    2644:	90 e0       	ldi	r25, 0x00	; 0
    2646:	a0 e8       	ldi	r26, 0x80	; 128
    2648:	bf e3       	ldi	r27, 0x3F	; 63
    264a:	89 8f       	std	Y+25, r24	; 0x19
    264c:	9a 8f       	std	Y+26, r25	; 0x1a
    264e:	ab 8f       	std	Y+27, r26	; 0x1b
    2650:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2652:	69 8d       	ldd	r22, Y+25	; 0x19
    2654:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2656:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2658:	9c 8d       	ldd	r25, Y+28	; 0x1c
    265a:	20 e0       	ldi	r18, 0x00	; 0
    265c:	30 e0       	ldi	r19, 0x00	; 0
    265e:	4a ef       	ldi	r20, 0xFA	; 250
    2660:	54 e4       	ldi	r21, 0x44	; 68
    2662:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2666:	dc 01       	movw	r26, r24
    2668:	cb 01       	movw	r24, r22
    266a:	8d 8b       	std	Y+21, r24	; 0x15
    266c:	9e 8b       	std	Y+22, r25	; 0x16
    266e:	af 8b       	std	Y+23, r26	; 0x17
    2670:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2672:	6d 89       	ldd	r22, Y+21	; 0x15
    2674:	7e 89       	ldd	r23, Y+22	; 0x16
    2676:	8f 89       	ldd	r24, Y+23	; 0x17
    2678:	98 8d       	ldd	r25, Y+24	; 0x18
    267a:	20 e0       	ldi	r18, 0x00	; 0
    267c:	30 e0       	ldi	r19, 0x00	; 0
    267e:	40 e8       	ldi	r20, 0x80	; 128
    2680:	5f e3       	ldi	r21, 0x3F	; 63
    2682:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2686:	88 23       	and	r24, r24
    2688:	2c f4       	brge	.+10     	; 0x2694 <HLCD_voidInit+0x260>
		__ticks = 1;
    268a:	81 e0       	ldi	r24, 0x01	; 1
    268c:	90 e0       	ldi	r25, 0x00	; 0
    268e:	9c 8b       	std	Y+20, r25	; 0x14
    2690:	8b 8b       	std	Y+19, r24	; 0x13
    2692:	3f c0       	rjmp	.+126    	; 0x2712 <HLCD_voidInit+0x2de>
	else if (__tmp > 65535)
    2694:	6d 89       	ldd	r22, Y+21	; 0x15
    2696:	7e 89       	ldd	r23, Y+22	; 0x16
    2698:	8f 89       	ldd	r24, Y+23	; 0x17
    269a:	98 8d       	ldd	r25, Y+24	; 0x18
    269c:	20 e0       	ldi	r18, 0x00	; 0
    269e:	3f ef       	ldi	r19, 0xFF	; 255
    26a0:	4f e7       	ldi	r20, 0x7F	; 127
    26a2:	57 e4       	ldi	r21, 0x47	; 71
    26a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26a8:	18 16       	cp	r1, r24
    26aa:	4c f5       	brge	.+82     	; 0x26fe <HLCD_voidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26ac:	69 8d       	ldd	r22, Y+25	; 0x19
    26ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    26b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    26b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    26b4:	20 e0       	ldi	r18, 0x00	; 0
    26b6:	30 e0       	ldi	r19, 0x00	; 0
    26b8:	40 e2       	ldi	r20, 0x20	; 32
    26ba:	51 e4       	ldi	r21, 0x41	; 65
    26bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26c0:	dc 01       	movw	r26, r24
    26c2:	cb 01       	movw	r24, r22
    26c4:	bc 01       	movw	r22, r24
    26c6:	cd 01       	movw	r24, r26
    26c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26cc:	dc 01       	movw	r26, r24
    26ce:	cb 01       	movw	r24, r22
    26d0:	9c 8b       	std	Y+20, r25	; 0x14
    26d2:	8b 8b       	std	Y+19, r24	; 0x13
    26d4:	0f c0       	rjmp	.+30     	; 0x26f4 <HLCD_voidInit+0x2c0>
    26d6:	88 ec       	ldi	r24, 0xC8	; 200
    26d8:	90 e0       	ldi	r25, 0x00	; 0
    26da:	9a 8b       	std	Y+18, r25	; 0x12
    26dc:	89 8b       	std	Y+17, r24	; 0x11
    26de:	89 89       	ldd	r24, Y+17	; 0x11
    26e0:	9a 89       	ldd	r25, Y+18	; 0x12
    26e2:	01 97       	sbiw	r24, 0x01	; 1
    26e4:	f1 f7       	brne	.-4      	; 0x26e2 <HLCD_voidInit+0x2ae>
    26e6:	9a 8b       	std	Y+18, r25	; 0x12
    26e8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26ea:	8b 89       	ldd	r24, Y+19	; 0x13
    26ec:	9c 89       	ldd	r25, Y+20	; 0x14
    26ee:	01 97       	sbiw	r24, 0x01	; 1
    26f0:	9c 8b       	std	Y+20, r25	; 0x14
    26f2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26f4:	8b 89       	ldd	r24, Y+19	; 0x13
    26f6:	9c 89       	ldd	r25, Y+20	; 0x14
    26f8:	00 97       	sbiw	r24, 0x00	; 0
    26fa:	69 f7       	brne	.-38     	; 0x26d6 <HLCD_voidInit+0x2a2>
    26fc:	14 c0       	rjmp	.+40     	; 0x2726 <HLCD_voidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26fe:	6d 89       	ldd	r22, Y+21	; 0x15
    2700:	7e 89       	ldd	r23, Y+22	; 0x16
    2702:	8f 89       	ldd	r24, Y+23	; 0x17
    2704:	98 8d       	ldd	r25, Y+24	; 0x18
    2706:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    270a:	dc 01       	movw	r26, r24
    270c:	cb 01       	movw	r24, r22
    270e:	9c 8b       	std	Y+20, r25	; 0x14
    2710:	8b 8b       	std	Y+19, r24	; 0x13
    2712:	8b 89       	ldd	r24, Y+19	; 0x13
    2714:	9c 89       	ldd	r25, Y+20	; 0x14
    2716:	98 8b       	std	Y+16, r25	; 0x10
    2718:	8f 87       	std	Y+15, r24	; 0x0f
    271a:	8f 85       	ldd	r24, Y+15	; 0x0f
    271c:	98 89       	ldd	r25, Y+16	; 0x10
    271e:	01 97       	sbiw	r24, 0x01	; 1
    2720:	f1 f7       	brne	.-4      	; 0x271e <HLCD_voidInit+0x2ea>
    2722:	98 8b       	std	Y+16, r25	; 0x10
    2724:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);
    // CLEAR
    HLCD_voidSendCommand(0x01);
    2726:	81 e0       	ldi	r24, 0x01	; 1
    2728:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
    272c:	80 e0       	ldi	r24, 0x00	; 0
    272e:	90 e0       	ldi	r25, 0x00	; 0
    2730:	a0 e0       	ldi	r26, 0x00	; 0
    2732:	b0 e4       	ldi	r27, 0x40	; 64
    2734:	8b 87       	std	Y+11, r24	; 0x0b
    2736:	9c 87       	std	Y+12, r25	; 0x0c
    2738:	ad 87       	std	Y+13, r26	; 0x0d
    273a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    273c:	6b 85       	ldd	r22, Y+11	; 0x0b
    273e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2740:	8d 85       	ldd	r24, Y+13	; 0x0d
    2742:	9e 85       	ldd	r25, Y+14	; 0x0e
    2744:	20 e0       	ldi	r18, 0x00	; 0
    2746:	30 e0       	ldi	r19, 0x00	; 0
    2748:	4a ef       	ldi	r20, 0xFA	; 250
    274a:	54 e4       	ldi	r21, 0x44	; 68
    274c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2750:	dc 01       	movw	r26, r24
    2752:	cb 01       	movw	r24, r22
    2754:	8f 83       	std	Y+7, r24	; 0x07
    2756:	98 87       	std	Y+8, r25	; 0x08
    2758:	a9 87       	std	Y+9, r26	; 0x09
    275a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    275c:	6f 81       	ldd	r22, Y+7	; 0x07
    275e:	78 85       	ldd	r23, Y+8	; 0x08
    2760:	89 85       	ldd	r24, Y+9	; 0x09
    2762:	9a 85       	ldd	r25, Y+10	; 0x0a
    2764:	20 e0       	ldi	r18, 0x00	; 0
    2766:	30 e0       	ldi	r19, 0x00	; 0
    2768:	40 e8       	ldi	r20, 0x80	; 128
    276a:	5f e3       	ldi	r21, 0x3F	; 63
    276c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2770:	88 23       	and	r24, r24
    2772:	2c f4       	brge	.+10     	; 0x277e <HLCD_voidInit+0x34a>
		__ticks = 1;
    2774:	81 e0       	ldi	r24, 0x01	; 1
    2776:	90 e0       	ldi	r25, 0x00	; 0
    2778:	9e 83       	std	Y+6, r25	; 0x06
    277a:	8d 83       	std	Y+5, r24	; 0x05
    277c:	3f c0       	rjmp	.+126    	; 0x27fc <HLCD_voidInit+0x3c8>
	else if (__tmp > 65535)
    277e:	6f 81       	ldd	r22, Y+7	; 0x07
    2780:	78 85       	ldd	r23, Y+8	; 0x08
    2782:	89 85       	ldd	r24, Y+9	; 0x09
    2784:	9a 85       	ldd	r25, Y+10	; 0x0a
    2786:	20 e0       	ldi	r18, 0x00	; 0
    2788:	3f ef       	ldi	r19, 0xFF	; 255
    278a:	4f e7       	ldi	r20, 0x7F	; 127
    278c:	57 e4       	ldi	r21, 0x47	; 71
    278e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2792:	18 16       	cp	r1, r24
    2794:	4c f5       	brge	.+82     	; 0x27e8 <HLCD_voidInit+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2796:	6b 85       	ldd	r22, Y+11	; 0x0b
    2798:	7c 85       	ldd	r23, Y+12	; 0x0c
    279a:	8d 85       	ldd	r24, Y+13	; 0x0d
    279c:	9e 85       	ldd	r25, Y+14	; 0x0e
    279e:	20 e0       	ldi	r18, 0x00	; 0
    27a0:	30 e0       	ldi	r19, 0x00	; 0
    27a2:	40 e2       	ldi	r20, 0x20	; 32
    27a4:	51 e4       	ldi	r21, 0x41	; 65
    27a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27aa:	dc 01       	movw	r26, r24
    27ac:	cb 01       	movw	r24, r22
    27ae:	bc 01       	movw	r22, r24
    27b0:	cd 01       	movw	r24, r26
    27b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27b6:	dc 01       	movw	r26, r24
    27b8:	cb 01       	movw	r24, r22
    27ba:	9e 83       	std	Y+6, r25	; 0x06
    27bc:	8d 83       	std	Y+5, r24	; 0x05
    27be:	0f c0       	rjmp	.+30     	; 0x27de <HLCD_voidInit+0x3aa>
    27c0:	88 ec       	ldi	r24, 0xC8	; 200
    27c2:	90 e0       	ldi	r25, 0x00	; 0
    27c4:	9c 83       	std	Y+4, r25	; 0x04
    27c6:	8b 83       	std	Y+3, r24	; 0x03
    27c8:	8b 81       	ldd	r24, Y+3	; 0x03
    27ca:	9c 81       	ldd	r25, Y+4	; 0x04
    27cc:	01 97       	sbiw	r24, 0x01	; 1
    27ce:	f1 f7       	brne	.-4      	; 0x27cc <HLCD_voidInit+0x398>
    27d0:	9c 83       	std	Y+4, r25	; 0x04
    27d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27d4:	8d 81       	ldd	r24, Y+5	; 0x05
    27d6:	9e 81       	ldd	r25, Y+6	; 0x06
    27d8:	01 97       	sbiw	r24, 0x01	; 1
    27da:	9e 83       	std	Y+6, r25	; 0x06
    27dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27de:	8d 81       	ldd	r24, Y+5	; 0x05
    27e0:	9e 81       	ldd	r25, Y+6	; 0x06
    27e2:	00 97       	sbiw	r24, 0x00	; 0
    27e4:	69 f7       	brne	.-38     	; 0x27c0 <HLCD_voidInit+0x38c>
    27e6:	14 c0       	rjmp	.+40     	; 0x2810 <HLCD_voidInit+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27e8:	6f 81       	ldd	r22, Y+7	; 0x07
    27ea:	78 85       	ldd	r23, Y+8	; 0x08
    27ec:	89 85       	ldd	r24, Y+9	; 0x09
    27ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    27f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27f4:	dc 01       	movw	r26, r24
    27f6:	cb 01       	movw	r24, r22
    27f8:	9e 83       	std	Y+6, r25	; 0x06
    27fa:	8d 83       	std	Y+5, r24	; 0x05
    27fc:	8d 81       	ldd	r24, Y+5	; 0x05
    27fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2800:	9a 83       	std	Y+2, r25	; 0x02
    2802:	89 83       	std	Y+1, r24	; 0x01
    2804:	89 81       	ldd	r24, Y+1	; 0x01
    2806:	9a 81       	ldd	r25, Y+2	; 0x02
    2808:	01 97       	sbiw	r24, 0x01	; 1
    280a:	f1 f7       	brne	.-4      	; 0x2808 <HLCD_voidInit+0x3d4>
    280c:	9a 83       	std	Y+2, r25	; 0x02
    280e:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
    // ENTRY MODE SET
    HLCD_voidSendCommand(0x06);
    2810:	86 e0       	ldi	r24, 0x06	; 6
    2812:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
}
    2816:	e8 96       	adiw	r28, 0x38	; 56
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	f8 94       	cli
    281c:	de bf       	out	0x3e, r29	; 62
    281e:	0f be       	out	0x3f, r0	; 63
    2820:	cd bf       	out	0x3d, r28	; 61
    2822:	cf 91       	pop	r28
    2824:	df 91       	pop	r29
    2826:	08 95       	ret

00002828 <HLCD_voidSendCommand>:


void HLCD_voidSendCommand(u8 A_u8Command){
    2828:	df 93       	push	r29
    282a:	cf 93       	push	r28
    282c:	cd b7       	in	r28, 0x3d	; 61
    282e:	de b7       	in	r29, 0x3e	; 62
    2830:	6d 97       	sbiw	r28, 0x1d	; 29
    2832:	0f b6       	in	r0, 0x3f	; 63
    2834:	f8 94       	cli
    2836:	de bf       	out	0x3e, r29	; 62
    2838:	0f be       	out	0x3f, r0	; 63
    283a:	cd bf       	out	0x3d, r28	; 61
    283c:	8d 8f       	std	Y+29, r24	; 0x1d
	// RS =LOW
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_RS,DIO_LOW);
    283e:	81 e4       	ldi	r24, 0x41	; 65
    2840:	60 e0       	ldi	r22, 0x00	; 0
    2842:	40 e0       	ldi	r20, 0x00	; 0
    2844:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
	// WRITE =LOW
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_RW,DIO_LOW);
    2848:	81 e4       	ldi	r24, 0x41	; 65
    284a:	61 e0       	ldi	r22, 0x01	; 1
    284c:	40 e0       	ldi	r20, 0x00	; 0
    284e:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
	//SEND COMMAND
	MDIO_voidSetPortVal(LCD_DATA_PORT,A_u8Command);
    2852:	82 e4       	ldi	r24, 0x42	; 66
    2854:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2856:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>
	//ENABLE
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_ENAble,DIO_HIGH);
    285a:	81 e4       	ldi	r24, 0x41	; 65
    285c:	62 e0       	ldi	r22, 0x02	; 2
    285e:	41 e0       	ldi	r20, 0x01	; 1
    2860:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    2864:	80 e0       	ldi	r24, 0x00	; 0
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	a0 e8       	ldi	r26, 0x80	; 128
    286a:	bf e3       	ldi	r27, 0x3F	; 63
    286c:	89 8f       	std	Y+25, r24	; 0x19
    286e:	9a 8f       	std	Y+26, r25	; 0x1a
    2870:	ab 8f       	std	Y+27, r26	; 0x1b
    2872:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2874:	69 8d       	ldd	r22, Y+25	; 0x19
    2876:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2878:	8b 8d       	ldd	r24, Y+27	; 0x1b
    287a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    287c:	20 e0       	ldi	r18, 0x00	; 0
    287e:	30 e0       	ldi	r19, 0x00	; 0
    2880:	4a ef       	ldi	r20, 0xFA	; 250
    2882:	54 e4       	ldi	r21, 0x44	; 68
    2884:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2888:	dc 01       	movw	r26, r24
    288a:	cb 01       	movw	r24, r22
    288c:	8d 8b       	std	Y+21, r24	; 0x15
    288e:	9e 8b       	std	Y+22, r25	; 0x16
    2890:	af 8b       	std	Y+23, r26	; 0x17
    2892:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2894:	6d 89       	ldd	r22, Y+21	; 0x15
    2896:	7e 89       	ldd	r23, Y+22	; 0x16
    2898:	8f 89       	ldd	r24, Y+23	; 0x17
    289a:	98 8d       	ldd	r25, Y+24	; 0x18
    289c:	20 e0       	ldi	r18, 0x00	; 0
    289e:	30 e0       	ldi	r19, 0x00	; 0
    28a0:	40 e8       	ldi	r20, 0x80	; 128
    28a2:	5f e3       	ldi	r21, 0x3F	; 63
    28a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28a8:	88 23       	and	r24, r24
    28aa:	2c f4       	brge	.+10     	; 0x28b6 <HLCD_voidSendCommand+0x8e>
		__ticks = 1;
    28ac:	81 e0       	ldi	r24, 0x01	; 1
    28ae:	90 e0       	ldi	r25, 0x00	; 0
    28b0:	9c 8b       	std	Y+20, r25	; 0x14
    28b2:	8b 8b       	std	Y+19, r24	; 0x13
    28b4:	3f c0       	rjmp	.+126    	; 0x2934 <HLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    28b6:	6d 89       	ldd	r22, Y+21	; 0x15
    28b8:	7e 89       	ldd	r23, Y+22	; 0x16
    28ba:	8f 89       	ldd	r24, Y+23	; 0x17
    28bc:	98 8d       	ldd	r25, Y+24	; 0x18
    28be:	20 e0       	ldi	r18, 0x00	; 0
    28c0:	3f ef       	ldi	r19, 0xFF	; 255
    28c2:	4f e7       	ldi	r20, 0x7F	; 127
    28c4:	57 e4       	ldi	r21, 0x47	; 71
    28c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28ca:	18 16       	cp	r1, r24
    28cc:	4c f5       	brge	.+82     	; 0x2920 <HLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28ce:	69 8d       	ldd	r22, Y+25	; 0x19
    28d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28d6:	20 e0       	ldi	r18, 0x00	; 0
    28d8:	30 e0       	ldi	r19, 0x00	; 0
    28da:	40 e2       	ldi	r20, 0x20	; 32
    28dc:	51 e4       	ldi	r21, 0x41	; 65
    28de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28e2:	dc 01       	movw	r26, r24
    28e4:	cb 01       	movw	r24, r22
    28e6:	bc 01       	movw	r22, r24
    28e8:	cd 01       	movw	r24, r26
    28ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28ee:	dc 01       	movw	r26, r24
    28f0:	cb 01       	movw	r24, r22
    28f2:	9c 8b       	std	Y+20, r25	; 0x14
    28f4:	8b 8b       	std	Y+19, r24	; 0x13
    28f6:	0f c0       	rjmp	.+30     	; 0x2916 <HLCD_voidSendCommand+0xee>
    28f8:	88 ec       	ldi	r24, 0xC8	; 200
    28fa:	90 e0       	ldi	r25, 0x00	; 0
    28fc:	9a 8b       	std	Y+18, r25	; 0x12
    28fe:	89 8b       	std	Y+17, r24	; 0x11
    2900:	89 89       	ldd	r24, Y+17	; 0x11
    2902:	9a 89       	ldd	r25, Y+18	; 0x12
    2904:	01 97       	sbiw	r24, 0x01	; 1
    2906:	f1 f7       	brne	.-4      	; 0x2904 <HLCD_voidSendCommand+0xdc>
    2908:	9a 8b       	std	Y+18, r25	; 0x12
    290a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    290c:	8b 89       	ldd	r24, Y+19	; 0x13
    290e:	9c 89       	ldd	r25, Y+20	; 0x14
    2910:	01 97       	sbiw	r24, 0x01	; 1
    2912:	9c 8b       	std	Y+20, r25	; 0x14
    2914:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2916:	8b 89       	ldd	r24, Y+19	; 0x13
    2918:	9c 89       	ldd	r25, Y+20	; 0x14
    291a:	00 97       	sbiw	r24, 0x00	; 0
    291c:	69 f7       	brne	.-38     	; 0x28f8 <HLCD_voidSendCommand+0xd0>
    291e:	14 c0       	rjmp	.+40     	; 0x2948 <HLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2920:	6d 89       	ldd	r22, Y+21	; 0x15
    2922:	7e 89       	ldd	r23, Y+22	; 0x16
    2924:	8f 89       	ldd	r24, Y+23	; 0x17
    2926:	98 8d       	ldd	r25, Y+24	; 0x18
    2928:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    292c:	dc 01       	movw	r26, r24
    292e:	cb 01       	movw	r24, r22
    2930:	9c 8b       	std	Y+20, r25	; 0x14
    2932:	8b 8b       	std	Y+19, r24	; 0x13
    2934:	8b 89       	ldd	r24, Y+19	; 0x13
    2936:	9c 89       	ldd	r25, Y+20	; 0x14
    2938:	98 8b       	std	Y+16, r25	; 0x10
    293a:	8f 87       	std	Y+15, r24	; 0x0f
    293c:	8f 85       	ldd	r24, Y+15	; 0x0f
    293e:	98 89       	ldd	r25, Y+16	; 0x10
    2940:	01 97       	sbiw	r24, 0x01	; 1
    2942:	f1 f7       	brne	.-4      	; 0x2940 <HLCD_voidSendCommand+0x118>
    2944:	98 8b       	std	Y+16, r25	; 0x10
    2946:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_ENAble,DIO_LOW);
    2948:	81 e4       	ldi	r24, 0x41	; 65
    294a:	62 e0       	ldi	r22, 0x02	; 2
    294c:	40 e0       	ldi	r20, 0x00	; 0
    294e:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	90 e0       	ldi	r25, 0x00	; 0
    2956:	a0 e8       	ldi	r26, 0x80	; 128
    2958:	bf e3       	ldi	r27, 0x3F	; 63
    295a:	8b 87       	std	Y+11, r24	; 0x0b
    295c:	9c 87       	std	Y+12, r25	; 0x0c
    295e:	ad 87       	std	Y+13, r26	; 0x0d
    2960:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2962:	6b 85       	ldd	r22, Y+11	; 0x0b
    2964:	7c 85       	ldd	r23, Y+12	; 0x0c
    2966:	8d 85       	ldd	r24, Y+13	; 0x0d
    2968:	9e 85       	ldd	r25, Y+14	; 0x0e
    296a:	20 e0       	ldi	r18, 0x00	; 0
    296c:	30 e0       	ldi	r19, 0x00	; 0
    296e:	4a ef       	ldi	r20, 0xFA	; 250
    2970:	54 e4       	ldi	r21, 0x44	; 68
    2972:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2976:	dc 01       	movw	r26, r24
    2978:	cb 01       	movw	r24, r22
    297a:	8f 83       	std	Y+7, r24	; 0x07
    297c:	98 87       	std	Y+8, r25	; 0x08
    297e:	a9 87       	std	Y+9, r26	; 0x09
    2980:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2982:	6f 81       	ldd	r22, Y+7	; 0x07
    2984:	78 85       	ldd	r23, Y+8	; 0x08
    2986:	89 85       	ldd	r24, Y+9	; 0x09
    2988:	9a 85       	ldd	r25, Y+10	; 0x0a
    298a:	20 e0       	ldi	r18, 0x00	; 0
    298c:	30 e0       	ldi	r19, 0x00	; 0
    298e:	40 e8       	ldi	r20, 0x80	; 128
    2990:	5f e3       	ldi	r21, 0x3F	; 63
    2992:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2996:	88 23       	and	r24, r24
    2998:	2c f4       	brge	.+10     	; 0x29a4 <HLCD_voidSendCommand+0x17c>
		__ticks = 1;
    299a:	81 e0       	ldi	r24, 0x01	; 1
    299c:	90 e0       	ldi	r25, 0x00	; 0
    299e:	9e 83       	std	Y+6, r25	; 0x06
    29a0:	8d 83       	std	Y+5, r24	; 0x05
    29a2:	3f c0       	rjmp	.+126    	; 0x2a22 <HLCD_voidSendCommand+0x1fa>
	else if (__tmp > 65535)
    29a4:	6f 81       	ldd	r22, Y+7	; 0x07
    29a6:	78 85       	ldd	r23, Y+8	; 0x08
    29a8:	89 85       	ldd	r24, Y+9	; 0x09
    29aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    29ac:	20 e0       	ldi	r18, 0x00	; 0
    29ae:	3f ef       	ldi	r19, 0xFF	; 255
    29b0:	4f e7       	ldi	r20, 0x7F	; 127
    29b2:	57 e4       	ldi	r21, 0x47	; 71
    29b4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29b8:	18 16       	cp	r1, r24
    29ba:	4c f5       	brge	.+82     	; 0x2a0e <HLCD_voidSendCommand+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    29be:	7c 85       	ldd	r23, Y+12	; 0x0c
    29c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    29c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    29c4:	20 e0       	ldi	r18, 0x00	; 0
    29c6:	30 e0       	ldi	r19, 0x00	; 0
    29c8:	40 e2       	ldi	r20, 0x20	; 32
    29ca:	51 e4       	ldi	r21, 0x41	; 65
    29cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29d0:	dc 01       	movw	r26, r24
    29d2:	cb 01       	movw	r24, r22
    29d4:	bc 01       	movw	r22, r24
    29d6:	cd 01       	movw	r24, r26
    29d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29dc:	dc 01       	movw	r26, r24
    29de:	cb 01       	movw	r24, r22
    29e0:	9e 83       	std	Y+6, r25	; 0x06
    29e2:	8d 83       	std	Y+5, r24	; 0x05
    29e4:	0f c0       	rjmp	.+30     	; 0x2a04 <HLCD_voidSendCommand+0x1dc>
    29e6:	88 ec       	ldi	r24, 0xC8	; 200
    29e8:	90 e0       	ldi	r25, 0x00	; 0
    29ea:	9c 83       	std	Y+4, r25	; 0x04
    29ec:	8b 83       	std	Y+3, r24	; 0x03
    29ee:	8b 81       	ldd	r24, Y+3	; 0x03
    29f0:	9c 81       	ldd	r25, Y+4	; 0x04
    29f2:	01 97       	sbiw	r24, 0x01	; 1
    29f4:	f1 f7       	brne	.-4      	; 0x29f2 <HLCD_voidSendCommand+0x1ca>
    29f6:	9c 83       	std	Y+4, r25	; 0x04
    29f8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29fa:	8d 81       	ldd	r24, Y+5	; 0x05
    29fc:	9e 81       	ldd	r25, Y+6	; 0x06
    29fe:	01 97       	sbiw	r24, 0x01	; 1
    2a00:	9e 83       	std	Y+6, r25	; 0x06
    2a02:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a04:	8d 81       	ldd	r24, Y+5	; 0x05
    2a06:	9e 81       	ldd	r25, Y+6	; 0x06
    2a08:	00 97       	sbiw	r24, 0x00	; 0
    2a0a:	69 f7       	brne	.-38     	; 0x29e6 <HLCD_voidSendCommand+0x1be>
    2a0c:	14 c0       	rjmp	.+40     	; 0x2a36 <HLCD_voidSendCommand+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a0e:	6f 81       	ldd	r22, Y+7	; 0x07
    2a10:	78 85       	ldd	r23, Y+8	; 0x08
    2a12:	89 85       	ldd	r24, Y+9	; 0x09
    2a14:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a1a:	dc 01       	movw	r26, r24
    2a1c:	cb 01       	movw	r24, r22
    2a1e:	9e 83       	std	Y+6, r25	; 0x06
    2a20:	8d 83       	std	Y+5, r24	; 0x05
    2a22:	8d 81       	ldd	r24, Y+5	; 0x05
    2a24:	9e 81       	ldd	r25, Y+6	; 0x06
    2a26:	9a 83       	std	Y+2, r25	; 0x02
    2a28:	89 83       	std	Y+1, r24	; 0x01
    2a2a:	89 81       	ldd	r24, Y+1	; 0x01
    2a2c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a2e:	01 97       	sbiw	r24, 0x01	; 1
    2a30:	f1 f7       	brne	.-4      	; 0x2a2e <HLCD_voidSendCommand+0x206>
    2a32:	9a 83       	std	Y+2, r25	; 0x02
    2a34:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    2a36:	6d 96       	adiw	r28, 0x1d	; 29
    2a38:	0f b6       	in	r0, 0x3f	; 63
    2a3a:	f8 94       	cli
    2a3c:	de bf       	out	0x3e, r29	; 62
    2a3e:	0f be       	out	0x3f, r0	; 63
    2a40:	cd bf       	out	0x3d, r28	; 61
    2a42:	cf 91       	pop	r28
    2a44:	df 91       	pop	r29
    2a46:	08 95       	ret

00002a48 <HLCD_voidSetCurs>:


void HLCD_voidSetCurs(u8 Copy_u8Row, u8 Copy_u8Col) {
    2a48:	df 93       	push	r29
    2a4a:	cf 93       	push	r28
    2a4c:	00 d0       	rcall	.+0      	; 0x2a4e <HLCD_voidSetCurs+0x6>
    2a4e:	00 d0       	rcall	.+0      	; 0x2a50 <HLCD_voidSetCurs+0x8>
    2a50:	cd b7       	in	r28, 0x3d	; 61
    2a52:	de b7       	in	r29, 0x3e	; 62
    2a54:	89 83       	std	Y+1, r24	; 0x01
    2a56:	6a 83       	std	Y+2, r22	; 0x02
	if (Copy_u8Col <= 15) {
    2a58:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5a:	80 31       	cpi	r24, 0x10	; 16
    2a5c:	f8 f4       	brcc	.+62     	; 0x2a9c <HLCD_voidSetCurs+0x54>
	        switch (Copy_u8Row) {
    2a5e:	89 81       	ldd	r24, Y+1	; 0x01
    2a60:	28 2f       	mov	r18, r24
    2a62:	30 e0       	ldi	r19, 0x00	; 0
    2a64:	3c 83       	std	Y+4, r19	; 0x04
    2a66:	2b 83       	std	Y+3, r18	; 0x03
    2a68:	8b 81       	ldd	r24, Y+3	; 0x03
    2a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    2a6c:	00 97       	sbiw	r24, 0x00	; 0
    2a6e:	31 f0       	breq	.+12     	; 0x2a7c <HLCD_voidSetCurs+0x34>
    2a70:	2b 81       	ldd	r18, Y+3	; 0x03
    2a72:	3c 81       	ldd	r19, Y+4	; 0x04
    2a74:	21 30       	cpi	r18, 0x01	; 1
    2a76:	31 05       	cpc	r19, r1
    2a78:	49 f0       	breq	.+18     	; 0x2a8c <HLCD_voidSetCurs+0x44>
    2a7a:	10 c0       	rjmp	.+32     	; 0x2a9c <HLCD_voidSetCurs+0x54>
	            case 0:
	                HLCD_voidSendCommand(0x80 + Copy_u8Col);
    2a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a7e:	80 58       	subi	r24, 0x80	; 128
    2a80:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
	                CursorIndex =Copy_u8Col;
    2a84:	8a 81       	ldd	r24, Y+2	; 0x02
    2a86:	80 93 0a 02 	sts	0x020A, r24
    2a8a:	08 c0       	rjmp	.+16     	; 0x2a9c <HLCD_voidSetCurs+0x54>
	                break;
	            case 1:
	                HLCD_voidSendCommand(0xC0 + Copy_u8Col);
    2a8c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a8e:	80 54       	subi	r24, 0x40	; 64
    2a90:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
	                CursorIndex =Copy_u8Col+16;
    2a94:	8a 81       	ldd	r24, Y+2	; 0x02
    2a96:	80 5f       	subi	r24, 0xF0	; 240
    2a98:	80 93 0a 02 	sts	0x020A, r24
	                break;
	        }
	    }
}
    2a9c:	0f 90       	pop	r0
    2a9e:	0f 90       	pop	r0
    2aa0:	0f 90       	pop	r0
    2aa2:	0f 90       	pop	r0
    2aa4:	cf 91       	pop	r28
    2aa6:	df 91       	pop	r29
    2aa8:	08 95       	ret

00002aaa <HLCD_voidSendChar>:

void HLCD_voidSendChar(u8 A_u8Char){
    2aaa:	df 93       	push	r29
    2aac:	cf 93       	push	r28
    2aae:	cd b7       	in	r28, 0x3d	; 61
    2ab0:	de b7       	in	r29, 0x3e	; 62
    2ab2:	6d 97       	sbiw	r28, 0x1d	; 29
    2ab4:	0f b6       	in	r0, 0x3f	; 63
    2ab6:	f8 94       	cli
    2ab8:	de bf       	out	0x3e, r29	; 62
    2aba:	0f be       	out	0x3f, r0	; 63
    2abc:	cd bf       	out	0x3d, r28	; 61
    2abe:	8d 8f       	std	Y+29, r24	; 0x1d
	// RS =1
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_RS,DIO_HIGH);
    2ac0:	81 e4       	ldi	r24, 0x41	; 65
    2ac2:	60 e0       	ldi	r22, 0x00	; 0
    2ac4:	41 e0       	ldi	r20, 0x01	; 1
    2ac6:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
	// RW =0
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_RW,DIO_LOW);
    2aca:	81 e4       	ldi	r24, 0x41	; 65
    2acc:	61 e0       	ldi	r22, 0x01	; 1
    2ace:	40 e0       	ldi	r20, 0x00	; 0
    2ad0:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
	// SEND DATA
	MDIO_voidSetPortVal(LCD_DATA_PORT,A_u8Char);
    2ad4:	82 e4       	ldi	r24, 0x42	; 66
    2ad6:	6d 8d       	ldd	r22, Y+29	; 0x1d
    2ad8:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>
	//ENABLE
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_ENAble,DIO_HIGH);
    2adc:	81 e4       	ldi	r24, 0x41	; 65
    2ade:	62 e0       	ldi	r22, 0x02	; 2
    2ae0:	41 e0       	ldi	r20, 0x01	; 1
    2ae2:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    2ae6:	80 e0       	ldi	r24, 0x00	; 0
    2ae8:	90 e0       	ldi	r25, 0x00	; 0
    2aea:	a0 e8       	ldi	r26, 0x80	; 128
    2aec:	bf e3       	ldi	r27, 0x3F	; 63
    2aee:	89 8f       	std	Y+25, r24	; 0x19
    2af0:	9a 8f       	std	Y+26, r25	; 0x1a
    2af2:	ab 8f       	std	Y+27, r26	; 0x1b
    2af4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2af6:	69 8d       	ldd	r22, Y+25	; 0x19
    2af8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2afa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2afc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2afe:	20 e0       	ldi	r18, 0x00	; 0
    2b00:	30 e0       	ldi	r19, 0x00	; 0
    2b02:	4a ef       	ldi	r20, 0xFA	; 250
    2b04:	54 e4       	ldi	r21, 0x44	; 68
    2b06:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b0a:	dc 01       	movw	r26, r24
    2b0c:	cb 01       	movw	r24, r22
    2b0e:	8d 8b       	std	Y+21, r24	; 0x15
    2b10:	9e 8b       	std	Y+22, r25	; 0x16
    2b12:	af 8b       	std	Y+23, r26	; 0x17
    2b14:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2b16:	6d 89       	ldd	r22, Y+21	; 0x15
    2b18:	7e 89       	ldd	r23, Y+22	; 0x16
    2b1a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b1c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b1e:	20 e0       	ldi	r18, 0x00	; 0
    2b20:	30 e0       	ldi	r19, 0x00	; 0
    2b22:	40 e8       	ldi	r20, 0x80	; 128
    2b24:	5f e3       	ldi	r21, 0x3F	; 63
    2b26:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b2a:	88 23       	and	r24, r24
    2b2c:	2c f4       	brge	.+10     	; 0x2b38 <HLCD_voidSendChar+0x8e>
		__ticks = 1;
    2b2e:	81 e0       	ldi	r24, 0x01	; 1
    2b30:	90 e0       	ldi	r25, 0x00	; 0
    2b32:	9c 8b       	std	Y+20, r25	; 0x14
    2b34:	8b 8b       	std	Y+19, r24	; 0x13
    2b36:	3f c0       	rjmp	.+126    	; 0x2bb6 <HLCD_voidSendChar+0x10c>
	else if (__tmp > 65535)
    2b38:	6d 89       	ldd	r22, Y+21	; 0x15
    2b3a:	7e 89       	ldd	r23, Y+22	; 0x16
    2b3c:	8f 89       	ldd	r24, Y+23	; 0x17
    2b3e:	98 8d       	ldd	r25, Y+24	; 0x18
    2b40:	20 e0       	ldi	r18, 0x00	; 0
    2b42:	3f ef       	ldi	r19, 0xFF	; 255
    2b44:	4f e7       	ldi	r20, 0x7F	; 127
    2b46:	57 e4       	ldi	r21, 0x47	; 71
    2b48:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b4c:	18 16       	cp	r1, r24
    2b4e:	4c f5       	brge	.+82     	; 0x2ba2 <HLCD_voidSendChar+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b50:	69 8d       	ldd	r22, Y+25	; 0x19
    2b52:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b54:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b56:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b58:	20 e0       	ldi	r18, 0x00	; 0
    2b5a:	30 e0       	ldi	r19, 0x00	; 0
    2b5c:	40 e2       	ldi	r20, 0x20	; 32
    2b5e:	51 e4       	ldi	r21, 0x41	; 65
    2b60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b64:	dc 01       	movw	r26, r24
    2b66:	cb 01       	movw	r24, r22
    2b68:	bc 01       	movw	r22, r24
    2b6a:	cd 01       	movw	r24, r26
    2b6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b70:	dc 01       	movw	r26, r24
    2b72:	cb 01       	movw	r24, r22
    2b74:	9c 8b       	std	Y+20, r25	; 0x14
    2b76:	8b 8b       	std	Y+19, r24	; 0x13
    2b78:	0f c0       	rjmp	.+30     	; 0x2b98 <HLCD_voidSendChar+0xee>
    2b7a:	88 ec       	ldi	r24, 0xC8	; 200
    2b7c:	90 e0       	ldi	r25, 0x00	; 0
    2b7e:	9a 8b       	std	Y+18, r25	; 0x12
    2b80:	89 8b       	std	Y+17, r24	; 0x11
    2b82:	89 89       	ldd	r24, Y+17	; 0x11
    2b84:	9a 89       	ldd	r25, Y+18	; 0x12
    2b86:	01 97       	sbiw	r24, 0x01	; 1
    2b88:	f1 f7       	brne	.-4      	; 0x2b86 <HLCD_voidSendChar+0xdc>
    2b8a:	9a 8b       	std	Y+18, r25	; 0x12
    2b8c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b8e:	8b 89       	ldd	r24, Y+19	; 0x13
    2b90:	9c 89       	ldd	r25, Y+20	; 0x14
    2b92:	01 97       	sbiw	r24, 0x01	; 1
    2b94:	9c 8b       	std	Y+20, r25	; 0x14
    2b96:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b98:	8b 89       	ldd	r24, Y+19	; 0x13
    2b9a:	9c 89       	ldd	r25, Y+20	; 0x14
    2b9c:	00 97       	sbiw	r24, 0x00	; 0
    2b9e:	69 f7       	brne	.-38     	; 0x2b7a <HLCD_voidSendChar+0xd0>
    2ba0:	14 c0       	rjmp	.+40     	; 0x2bca <HLCD_voidSendChar+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ba2:	6d 89       	ldd	r22, Y+21	; 0x15
    2ba4:	7e 89       	ldd	r23, Y+22	; 0x16
    2ba6:	8f 89       	ldd	r24, Y+23	; 0x17
    2ba8:	98 8d       	ldd	r25, Y+24	; 0x18
    2baa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bae:	dc 01       	movw	r26, r24
    2bb0:	cb 01       	movw	r24, r22
    2bb2:	9c 8b       	std	Y+20, r25	; 0x14
    2bb4:	8b 8b       	std	Y+19, r24	; 0x13
    2bb6:	8b 89       	ldd	r24, Y+19	; 0x13
    2bb8:	9c 89       	ldd	r25, Y+20	; 0x14
    2bba:	98 8b       	std	Y+16, r25	; 0x10
    2bbc:	8f 87       	std	Y+15, r24	; 0x0f
    2bbe:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bc0:	98 89       	ldd	r25, Y+16	; 0x10
    2bc2:	01 97       	sbiw	r24, 0x01	; 1
    2bc4:	f1 f7       	brne	.-4      	; 0x2bc2 <HLCD_voidSendChar+0x118>
    2bc6:	98 8b       	std	Y+16, r25	; 0x10
    2bc8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	MDIO_voidSetPinVal(LCD_CONTROLL,LCD_ENAble,DIO_LOW);
    2bca:	81 e4       	ldi	r24, 0x41	; 65
    2bcc:	62 e0       	ldi	r22, 0x02	; 2
    2bce:	40 e0       	ldi	r20, 0x00	; 0
    2bd0:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	90 e0       	ldi	r25, 0x00	; 0
    2bd8:	a0 e8       	ldi	r26, 0x80	; 128
    2bda:	bf e3       	ldi	r27, 0x3F	; 63
    2bdc:	8b 87       	std	Y+11, r24	; 0x0b
    2bde:	9c 87       	std	Y+12, r25	; 0x0c
    2be0:	ad 87       	std	Y+13, r26	; 0x0d
    2be2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2be4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2be6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2be8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bea:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bec:	20 e0       	ldi	r18, 0x00	; 0
    2bee:	30 e0       	ldi	r19, 0x00	; 0
    2bf0:	4a ef       	ldi	r20, 0xFA	; 250
    2bf2:	54 e4       	ldi	r21, 0x44	; 68
    2bf4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bf8:	dc 01       	movw	r26, r24
    2bfa:	cb 01       	movw	r24, r22
    2bfc:	8f 83       	std	Y+7, r24	; 0x07
    2bfe:	98 87       	std	Y+8, r25	; 0x08
    2c00:	a9 87       	std	Y+9, r26	; 0x09
    2c02:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c04:	6f 81       	ldd	r22, Y+7	; 0x07
    2c06:	78 85       	ldd	r23, Y+8	; 0x08
    2c08:	89 85       	ldd	r24, Y+9	; 0x09
    2c0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c0c:	20 e0       	ldi	r18, 0x00	; 0
    2c0e:	30 e0       	ldi	r19, 0x00	; 0
    2c10:	40 e8       	ldi	r20, 0x80	; 128
    2c12:	5f e3       	ldi	r21, 0x3F	; 63
    2c14:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c18:	88 23       	and	r24, r24
    2c1a:	2c f4       	brge	.+10     	; 0x2c26 <HLCD_voidSendChar+0x17c>
		__ticks = 1;
    2c1c:	81 e0       	ldi	r24, 0x01	; 1
    2c1e:	90 e0       	ldi	r25, 0x00	; 0
    2c20:	9e 83       	std	Y+6, r25	; 0x06
    2c22:	8d 83       	std	Y+5, r24	; 0x05
    2c24:	3f c0       	rjmp	.+126    	; 0x2ca4 <HLCD_voidSendChar+0x1fa>
	else if (__tmp > 65535)
    2c26:	6f 81       	ldd	r22, Y+7	; 0x07
    2c28:	78 85       	ldd	r23, Y+8	; 0x08
    2c2a:	89 85       	ldd	r24, Y+9	; 0x09
    2c2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c2e:	20 e0       	ldi	r18, 0x00	; 0
    2c30:	3f ef       	ldi	r19, 0xFF	; 255
    2c32:	4f e7       	ldi	r20, 0x7F	; 127
    2c34:	57 e4       	ldi	r21, 0x47	; 71
    2c36:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c3a:	18 16       	cp	r1, r24
    2c3c:	4c f5       	brge	.+82     	; 0x2c90 <HLCD_voidSendChar+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c3e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c40:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c42:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c44:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c46:	20 e0       	ldi	r18, 0x00	; 0
    2c48:	30 e0       	ldi	r19, 0x00	; 0
    2c4a:	40 e2       	ldi	r20, 0x20	; 32
    2c4c:	51 e4       	ldi	r21, 0x41	; 65
    2c4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c52:	dc 01       	movw	r26, r24
    2c54:	cb 01       	movw	r24, r22
    2c56:	bc 01       	movw	r22, r24
    2c58:	cd 01       	movw	r24, r26
    2c5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c5e:	dc 01       	movw	r26, r24
    2c60:	cb 01       	movw	r24, r22
    2c62:	9e 83       	std	Y+6, r25	; 0x06
    2c64:	8d 83       	std	Y+5, r24	; 0x05
    2c66:	0f c0       	rjmp	.+30     	; 0x2c86 <HLCD_voidSendChar+0x1dc>
    2c68:	88 ec       	ldi	r24, 0xC8	; 200
    2c6a:	90 e0       	ldi	r25, 0x00	; 0
    2c6c:	9c 83       	std	Y+4, r25	; 0x04
    2c6e:	8b 83       	std	Y+3, r24	; 0x03
    2c70:	8b 81       	ldd	r24, Y+3	; 0x03
    2c72:	9c 81       	ldd	r25, Y+4	; 0x04
    2c74:	01 97       	sbiw	r24, 0x01	; 1
    2c76:	f1 f7       	brne	.-4      	; 0x2c74 <HLCD_voidSendChar+0x1ca>
    2c78:	9c 83       	std	Y+4, r25	; 0x04
    2c7a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c7c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c7e:	9e 81       	ldd	r25, Y+6	; 0x06
    2c80:	01 97       	sbiw	r24, 0x01	; 1
    2c82:	9e 83       	std	Y+6, r25	; 0x06
    2c84:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c86:	8d 81       	ldd	r24, Y+5	; 0x05
    2c88:	9e 81       	ldd	r25, Y+6	; 0x06
    2c8a:	00 97       	sbiw	r24, 0x00	; 0
    2c8c:	69 f7       	brne	.-38     	; 0x2c68 <HLCD_voidSendChar+0x1be>
    2c8e:	14 c0       	rjmp	.+40     	; 0x2cb8 <HLCD_voidSendChar+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c90:	6f 81       	ldd	r22, Y+7	; 0x07
    2c92:	78 85       	ldd	r23, Y+8	; 0x08
    2c94:	89 85       	ldd	r24, Y+9	; 0x09
    2c96:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c9c:	dc 01       	movw	r26, r24
    2c9e:	cb 01       	movw	r24, r22
    2ca0:	9e 83       	std	Y+6, r25	; 0x06
    2ca2:	8d 83       	std	Y+5, r24	; 0x05
    2ca4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ca6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ca8:	9a 83       	std	Y+2, r25	; 0x02
    2caa:	89 83       	std	Y+1, r24	; 0x01
    2cac:	89 81       	ldd	r24, Y+1	; 0x01
    2cae:	9a 81       	ldd	r25, Y+2	; 0x02
    2cb0:	01 97       	sbiw	r24, 0x01	; 1
    2cb2:	f1 f7       	brne	.-4      	; 0x2cb0 <HLCD_voidSendChar+0x206>
    2cb4:	9a 83       	std	Y+2, r25	; 0x02
    2cb6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

	 CursorIndex++;
    2cb8:	80 91 0a 02 	lds	r24, 0x020A
    2cbc:	8f 5f       	subi	r24, 0xFF	; 255
    2cbe:	80 93 0a 02 	sts	0x020A, r24
	    if (CursorIndex == 16){
    2cc2:	80 91 0a 02 	lds	r24, 0x020A
    2cc6:	80 31       	cpi	r24, 0x10	; 16
    2cc8:	29 f4       	brne	.+10     	; 0x2cd4 <HLCD_voidSendChar+0x22a>
	        HLCD_voidSetCurs(1, 0);}
    2cca:	81 e0       	ldi	r24, 0x01	; 1
    2ccc:	60 e0       	ldi	r22, 0x00	; 0
    2cce:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>
    2cd2:	0a c0       	rjmp	.+20     	; 0x2ce8 <HLCD_voidSendChar+0x23e>
	    else if (CursorIndex == 32)
    2cd4:	80 91 0a 02 	lds	r24, 0x020A
    2cd8:	80 32       	cpi	r24, 0x20	; 32
    2cda:	31 f4       	brne	.+12     	; 0x2ce8 <HLCD_voidSendChar+0x23e>
	    {
	        HLCD_voidSetCurs(0, 0);
    2cdc:	80 e0       	ldi	r24, 0x00	; 0
    2cde:	60 e0       	ldi	r22, 0x00	; 0
    2ce0:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>
	        CursorIndex = 0;
    2ce4:	10 92 0a 02 	sts	0x020A, r1

}
}
    2ce8:	6d 96       	adiw	r28, 0x1d	; 29
    2cea:	0f b6       	in	r0, 0x3f	; 63
    2cec:	f8 94       	cli
    2cee:	de bf       	out	0x3e, r29	; 62
    2cf0:	0f be       	out	0x3f, r0	; 63
    2cf2:	cd bf       	out	0x3d, r28	; 61
    2cf4:	cf 91       	pop	r28
    2cf6:	df 91       	pop	r29
    2cf8:	08 95       	ret

00002cfa <HLCD_voidPrintString>:
void HLCD_voidPrintString(u8* Copy_pu8Str){
    2cfa:	df 93       	push	r29
    2cfc:	cf 93       	push	r28
    2cfe:	00 d0       	rcall	.+0      	; 0x2d00 <HLCD_voidPrintString+0x6>
    2d00:	0f 92       	push	r0
    2d02:	cd b7       	in	r28, 0x3d	; 61
    2d04:	de b7       	in	r29, 0x3e	; 62
    2d06:	9b 83       	std	Y+3, r25	; 0x03
    2d08:	8a 83       	std	Y+2, r24	; 0x02
	  u8 i = 0;
    2d0a:	19 82       	std	Y+1, r1	; 0x01
    2d0c:	0e c0       	rjmp	.+28     	; 0x2d2a <HLCD_voidPrintString+0x30>
	    while (Copy_pu8Str[i] != '\0') {
	        HLCD_voidSendChar(Copy_pu8Str[i]);
    2d0e:	89 81       	ldd	r24, Y+1	; 0x01
    2d10:	28 2f       	mov	r18, r24
    2d12:	30 e0       	ldi	r19, 0x00	; 0
    2d14:	8a 81       	ldd	r24, Y+2	; 0x02
    2d16:	9b 81       	ldd	r25, Y+3	; 0x03
    2d18:	fc 01       	movw	r30, r24
    2d1a:	e2 0f       	add	r30, r18
    2d1c:	f3 1f       	adc	r31, r19
    2d1e:	80 81       	ld	r24, Z
    2d20:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <HLCD_voidSendChar>
	        i++;
    2d24:	89 81       	ldd	r24, Y+1	; 0x01
    2d26:	8f 5f       	subi	r24, 0xFF	; 255
    2d28:	89 83       	std	Y+1, r24	; 0x01

}
}
void HLCD_voidPrintString(u8* Copy_pu8Str){
	  u8 i = 0;
	    while (Copy_pu8Str[i] != '\0') {
    2d2a:	89 81       	ldd	r24, Y+1	; 0x01
    2d2c:	28 2f       	mov	r18, r24
    2d2e:	30 e0       	ldi	r19, 0x00	; 0
    2d30:	8a 81       	ldd	r24, Y+2	; 0x02
    2d32:	9b 81       	ldd	r25, Y+3	; 0x03
    2d34:	fc 01       	movw	r30, r24
    2d36:	e2 0f       	add	r30, r18
    2d38:	f3 1f       	adc	r31, r19
    2d3a:	80 81       	ld	r24, Z
    2d3c:	88 23       	and	r24, r24
    2d3e:	39 f7       	brne	.-50     	; 0x2d0e <HLCD_voidPrintString+0x14>
	        HLCD_voidSendChar(Copy_pu8Str[i]);
	        i++;
	    }
}
    2d40:	0f 90       	pop	r0
    2d42:	0f 90       	pop	r0
    2d44:	0f 90       	pop	r0
    2d46:	cf 91       	pop	r28
    2d48:	df 91       	pop	r29
    2d4a:	08 95       	ret

00002d4c <HLCD_voidPrintNUM>:
void HLCD_voidPrintNUM(u8 Copy_u8Num){
    2d4c:	df 93       	push	r29
    2d4e:	cf 93       	push	r28
    2d50:	cd b7       	in	r28, 0x3d	; 61
    2d52:	de b7       	in	r29, 0x3e	; 62
    2d54:	2d 97       	sbiw	r28, 0x0d	; 13
    2d56:	0f b6       	in	r0, 0x3f	; 63
    2d58:	f8 94       	cli
    2d5a:	de bf       	out	0x3e, r29	; 62
    2d5c:	0f be       	out	0x3f, r0	; 63
    2d5e:	cd bf       	out	0x3d, r28	; 61
    2d60:	8d 87       	std	Y+13, r24	; 0x0d
	  u8 arr[10];
	    u8 count = 0;
    2d62:	1a 82       	std	Y+2, r1	; 0x02

	    if (Copy_u8Num == 0) {
    2d64:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d66:	88 23       	and	r24, r24
    2d68:	e9 f4       	brne	.+58     	; 0x2da4 <HLCD_voidPrintNUM+0x58>
	        HLCD_voidSendChar('0');
    2d6a:	80 e3       	ldi	r24, 0x30	; 48
    2d6c:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <HLCD_voidSendChar>
    2d70:	34 c0       	rjmp	.+104    	; 0x2dda <HLCD_voidPrintNUM+0x8e>
	        return;
	    }

	    while (Copy_u8Num != 0) {
	        arr[count++] = Copy_u8Num % 10;
    2d72:	8a 81       	ldd	r24, Y+2	; 0x02
    2d74:	48 2f       	mov	r20, r24
    2d76:	50 e0       	ldi	r21, 0x00	; 0
    2d78:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d7a:	9a e0       	ldi	r25, 0x0A	; 10
    2d7c:	69 2f       	mov	r22, r25
    2d7e:	0e 94 78 20 	call	0x40f0	; 0x40f0 <__udivmodqi4>
    2d82:	89 2f       	mov	r24, r25
    2d84:	28 2f       	mov	r18, r24
    2d86:	ce 01       	movw	r24, r28
    2d88:	03 96       	adiw	r24, 0x03	; 3
    2d8a:	fc 01       	movw	r30, r24
    2d8c:	e4 0f       	add	r30, r20
    2d8e:	f5 1f       	adc	r31, r21
    2d90:	20 83       	st	Z, r18
    2d92:	8a 81       	ldd	r24, Y+2	; 0x02
    2d94:	8f 5f       	subi	r24, 0xFF	; 255
    2d96:	8a 83       	std	Y+2, r24	; 0x02
	        Copy_u8Num /= 10;
    2d98:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d9a:	9a e0       	ldi	r25, 0x0A	; 10
    2d9c:	69 2f       	mov	r22, r25
    2d9e:	0e 94 78 20 	call	0x40f0	; 0x40f0 <__udivmodqi4>
    2da2:	8d 87       	std	Y+13, r24	; 0x0d
	    if (Copy_u8Num == 0) {
	        HLCD_voidSendChar('0');
	        return;
	    }

	    while (Copy_u8Num != 0) {
    2da4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2da6:	88 23       	and	r24, r24
    2da8:	21 f7       	brne	.-56     	; 0x2d72 <HLCD_voidPrintNUM+0x26>
	        arr[count++] = Copy_u8Num % 10;
	        Copy_u8Num /= 10;
	    }

	    for (s8 i = count - 1; i >= 0; i--) {
    2daa:	8a 81       	ldd	r24, Y+2	; 0x02
    2dac:	81 50       	subi	r24, 0x01	; 1
    2dae:	89 83       	std	Y+1, r24	; 0x01
    2db0:	11 c0       	rjmp	.+34     	; 0x2dd4 <HLCD_voidPrintNUM+0x88>
	        HLCD_voidSendChar(arr[i] + '0');
    2db2:	89 81       	ldd	r24, Y+1	; 0x01
    2db4:	28 2f       	mov	r18, r24
    2db6:	33 27       	eor	r19, r19
    2db8:	27 fd       	sbrc	r18, 7
    2dba:	30 95       	com	r19
    2dbc:	ce 01       	movw	r24, r28
    2dbe:	03 96       	adiw	r24, 0x03	; 3
    2dc0:	fc 01       	movw	r30, r24
    2dc2:	e2 0f       	add	r30, r18
    2dc4:	f3 1f       	adc	r31, r19
    2dc6:	80 81       	ld	r24, Z
    2dc8:	80 5d       	subi	r24, 0xD0	; 208
    2dca:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <HLCD_voidSendChar>
	    while (Copy_u8Num != 0) {
	        arr[count++] = Copy_u8Num % 10;
	        Copy_u8Num /= 10;
	    }

	    for (s8 i = count - 1; i >= 0; i--) {
    2dce:	89 81       	ldd	r24, Y+1	; 0x01
    2dd0:	81 50       	subi	r24, 0x01	; 1
    2dd2:	89 83       	std	Y+1, r24	; 0x01
    2dd4:	89 81       	ldd	r24, Y+1	; 0x01
    2dd6:	88 23       	and	r24, r24
    2dd8:	64 f7       	brge	.-40     	; 0x2db2 <HLCD_voidPrintNUM+0x66>
	        HLCD_voidSendChar(arr[i] + '0');
	    }
}
    2dda:	2d 96       	adiw	r28, 0x0d	; 13
    2ddc:	0f b6       	in	r0, 0x3f	; 63
    2dde:	f8 94       	cli
    2de0:	de bf       	out	0x3e, r29	; 62
    2de2:	0f be       	out	0x3f, r0	; 63
    2de4:	cd bf       	out	0x3d, r28	; 61
    2de6:	cf 91       	pop	r28
    2de8:	df 91       	pop	r29
    2dea:	08 95       	ret

00002dec <HLCD_voidClear>:
void HLCD_voidClear(){
    2dec:	df 93       	push	r29
    2dee:	cf 93       	push	r28
    2df0:	cd b7       	in	r28, 0x3d	; 61
    2df2:	de b7       	in	r29, 0x3e	; 62
    2df4:	2e 97       	sbiw	r28, 0x0e	; 14
    2df6:	0f b6       	in	r0, 0x3f	; 63
    2df8:	f8 94       	cli
    2dfa:	de bf       	out	0x3e, r29	; 62
    2dfc:	0f be       	out	0x3f, r0	; 63
    2dfe:	cd bf       	out	0x3d, r28	; 61
   HLCD_voidSendCommand(LCD_CLK_SCREEN);
    2e00:	81 e0       	ldi	r24, 0x01	; 1
    2e02:	0e 94 14 14 	call	0x2828	; 0x2828 <HLCD_voidSendCommand>
    2e06:	80 e0       	ldi	r24, 0x00	; 0
    2e08:	90 e0       	ldi	r25, 0x00	; 0
    2e0a:	a0 e0       	ldi	r26, 0x00	; 0
    2e0c:	b0 e4       	ldi	r27, 0x40	; 64
    2e0e:	8b 87       	std	Y+11, r24	; 0x0b
    2e10:	9c 87       	std	Y+12, r25	; 0x0c
    2e12:	ad 87       	std	Y+13, r26	; 0x0d
    2e14:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e16:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e18:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e1e:	20 e0       	ldi	r18, 0x00	; 0
    2e20:	30 e0       	ldi	r19, 0x00	; 0
    2e22:	4a ef       	ldi	r20, 0xFA	; 250
    2e24:	54 e4       	ldi	r21, 0x44	; 68
    2e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2a:	dc 01       	movw	r26, r24
    2e2c:	cb 01       	movw	r24, r22
    2e2e:	8f 83       	std	Y+7, r24	; 0x07
    2e30:	98 87       	std	Y+8, r25	; 0x08
    2e32:	a9 87       	std	Y+9, r26	; 0x09
    2e34:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e36:	6f 81       	ldd	r22, Y+7	; 0x07
    2e38:	78 85       	ldd	r23, Y+8	; 0x08
    2e3a:	89 85       	ldd	r24, Y+9	; 0x09
    2e3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e3e:	20 e0       	ldi	r18, 0x00	; 0
    2e40:	30 e0       	ldi	r19, 0x00	; 0
    2e42:	40 e8       	ldi	r20, 0x80	; 128
    2e44:	5f e3       	ldi	r21, 0x3F	; 63
    2e46:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e4a:	88 23       	and	r24, r24
    2e4c:	2c f4       	brge	.+10     	; 0x2e58 <HLCD_voidClear+0x6c>
		__ticks = 1;
    2e4e:	81 e0       	ldi	r24, 0x01	; 1
    2e50:	90 e0       	ldi	r25, 0x00	; 0
    2e52:	9e 83       	std	Y+6, r25	; 0x06
    2e54:	8d 83       	std	Y+5, r24	; 0x05
    2e56:	3f c0       	rjmp	.+126    	; 0x2ed6 <HLCD_voidClear+0xea>
	else if (__tmp > 65535)
    2e58:	6f 81       	ldd	r22, Y+7	; 0x07
    2e5a:	78 85       	ldd	r23, Y+8	; 0x08
    2e5c:	89 85       	ldd	r24, Y+9	; 0x09
    2e5e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e60:	20 e0       	ldi	r18, 0x00	; 0
    2e62:	3f ef       	ldi	r19, 0xFF	; 255
    2e64:	4f e7       	ldi	r20, 0x7F	; 127
    2e66:	57 e4       	ldi	r21, 0x47	; 71
    2e68:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e6c:	18 16       	cp	r1, r24
    2e6e:	4c f5       	brge	.+82     	; 0x2ec2 <HLCD_voidClear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e70:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e72:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e74:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e76:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e78:	20 e0       	ldi	r18, 0x00	; 0
    2e7a:	30 e0       	ldi	r19, 0x00	; 0
    2e7c:	40 e2       	ldi	r20, 0x20	; 32
    2e7e:	51 e4       	ldi	r21, 0x41	; 65
    2e80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e84:	dc 01       	movw	r26, r24
    2e86:	cb 01       	movw	r24, r22
    2e88:	bc 01       	movw	r22, r24
    2e8a:	cd 01       	movw	r24, r26
    2e8c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e90:	dc 01       	movw	r26, r24
    2e92:	cb 01       	movw	r24, r22
    2e94:	9e 83       	std	Y+6, r25	; 0x06
    2e96:	8d 83       	std	Y+5, r24	; 0x05
    2e98:	0f c0       	rjmp	.+30     	; 0x2eb8 <HLCD_voidClear+0xcc>
    2e9a:	88 ec       	ldi	r24, 0xC8	; 200
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	9c 83       	std	Y+4, r25	; 0x04
    2ea0:	8b 83       	std	Y+3, r24	; 0x03
    2ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea6:	01 97       	sbiw	r24, 0x01	; 1
    2ea8:	f1 f7       	brne	.-4      	; 0x2ea6 <HLCD_voidClear+0xba>
    2eaa:	9c 83       	std	Y+4, r25	; 0x04
    2eac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eae:	8d 81       	ldd	r24, Y+5	; 0x05
    2eb0:	9e 81       	ldd	r25, Y+6	; 0x06
    2eb2:	01 97       	sbiw	r24, 0x01	; 1
    2eb4:	9e 83       	std	Y+6, r25	; 0x06
    2eb6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2eb8:	8d 81       	ldd	r24, Y+5	; 0x05
    2eba:	9e 81       	ldd	r25, Y+6	; 0x06
    2ebc:	00 97       	sbiw	r24, 0x00	; 0
    2ebe:	69 f7       	brne	.-38     	; 0x2e9a <HLCD_voidClear+0xae>
    2ec0:	14 c0       	rjmp	.+40     	; 0x2eea <HLCD_voidClear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ec2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ec4:	78 85       	ldd	r23, Y+8	; 0x08
    2ec6:	89 85       	ldd	r24, Y+9	; 0x09
    2ec8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ece:	dc 01       	movw	r26, r24
    2ed0:	cb 01       	movw	r24, r22
    2ed2:	9e 83       	std	Y+6, r25	; 0x06
    2ed4:	8d 83       	std	Y+5, r24	; 0x05
    2ed6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eda:	9a 83       	std	Y+2, r25	; 0x02
    2edc:	89 83       	std	Y+1, r24	; 0x01
    2ede:	89 81       	ldd	r24, Y+1	; 0x01
    2ee0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ee2:	01 97       	sbiw	r24, 0x01	; 1
    2ee4:	f1 f7       	brne	.-4      	; 0x2ee2 <HLCD_voidClear+0xf6>
    2ee6:	9a 83       	std	Y+2, r25	; 0x02
    2ee8:	89 83       	std	Y+1, r24	; 0x01
   _delay_ms(2);
    CursorIndex = 0;
    2eea:	10 92 0a 02 	sts	0x020A, r1
}
    2eee:	2e 96       	adiw	r28, 0x0e	; 14
    2ef0:	0f b6       	in	r0, 0x3f	; 63
    2ef2:	f8 94       	cli
    2ef4:	de bf       	out	0x3e, r29	; 62
    2ef6:	0f be       	out	0x3f, r0	; 63
    2ef8:	cd bf       	out	0x3d, r28	; 61
    2efa:	cf 91       	pop	r28
    2efc:	df 91       	pop	r29
    2efe:	08 95       	ret

00002f00 <HKEY_vInit>:
	{'4','5','6','*'},
	{'1','2','3','-'},
	{'c','0','=','+'}
};

void HKEY_vInit(void) {
    2f00:	df 93       	push	r29
    2f02:	cf 93       	push	r28
    2f04:	cd b7       	in	r28, 0x3d	; 61
    2f06:	de b7       	in	r29, 0x3e	; 62
	MDIO_voidSetPortDir(KEY_BAD_PORT, 0x0F);
    2f08:	83 e4       	ldi	r24, 0x43	; 67
    2f0a:	6f e0       	ldi	r22, 0x0F	; 15
    2f0c:	0e 94 0a 0c 	call	0x1814	; 0x1814 <MDIO_voidSetPortDir>
	MDIO_voidSetPortVal(KEY_BAD_PORT, 0xFF);
    2f10:	83 e4       	ldi	r24, 0x43	; 67
    2f12:	6f ef       	ldi	r22, 0xFF	; 255
    2f14:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>
}
    2f18:	cf 91       	pop	r28
    2f1a:	df 91       	pop	r29
    2f1c:	08 95       	ret

00002f1e <HKEY_GetKeyBad>:

u8 HKEY_GetKeyBad(void) {
    2f1e:	df 93       	push	r29
    2f20:	cf 93       	push	r28
    2f22:	cd b7       	in	r28, 0x3d	; 61
    2f24:	de b7       	in	r29, 0x3e	; 62
    2f26:	62 97       	sbiw	r28, 0x12	; 18
    2f28:	0f b6       	in	r0, 0x3f	; 63
    2f2a:	f8 94       	cli
    2f2c:	de bf       	out	0x3e, r29	; 62
    2f2e:	0f be       	out	0x3f, r0	; 63
    2f30:	cd bf       	out	0x3d, r28	; 61
	u8 ReturnVal = 255;
    2f32:	8f ef       	ldi	r24, 0xFF	; 255
    2f34:	89 8b       	std	Y+17, r24	; 0x11

	for (u8 col = 0; col < 4; col++) {
    2f36:	18 8a       	std	Y+16, r1	; 0x10
    2f38:	b8 c0       	rjmp	.+368    	; 0x30aa <HKEY_GetKeyBad+0x18c>

		MDIO_voidSetPortVal(KEY_BAD_PORT, 0xFF);
    2f3a:	83 e4       	ldi	r24, 0x43	; 67
    2f3c:	6f ef       	ldi	r22, 0xFF	; 255
    2f3e:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <MDIO_voidSetPortVal>

		MDIO_voidSetPinVal(KEY_BAD_PORT, col, DIO_LOW);
    2f42:	83 e4       	ldi	r24, 0x43	; 67
    2f44:	68 89       	ldd	r22, Y+16	; 0x10
    2f46:	40 e0       	ldi	r20, 0x00	; 0
    2f48:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>

		for (u8 row = 0; row < 4; row++) {
    2f4c:	1f 86       	std	Y+15, r1	; 0x0f
    2f4e:	a6 c0       	rjmp	.+332    	; 0x309c <HKEY_GetKeyBad+0x17e>
			if (MDIO_s8GetPinVal(KEY_BAD_PORT, row + 4) == 0) {
    2f50:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f52:	98 2f       	mov	r25, r24
    2f54:	9c 5f       	subi	r25, 0xFC	; 252
    2f56:	83 e4       	ldi	r24, 0x43	; 67
    2f58:	69 2f       	mov	r22, r25
    2f5a:	0e 94 76 0d 	call	0x1aec	; 0x1aec <MDIO_s8GetPinVal>
    2f5e:	88 23       	and	r24, r24
    2f60:	09 f0       	breq	.+2      	; 0x2f64 <HKEY_GetKeyBad+0x46>
    2f62:	99 c0       	rjmp	.+306    	; 0x3096 <HKEY_GetKeyBad+0x178>
    2f64:	80 e0       	ldi	r24, 0x00	; 0
    2f66:	90 e0       	ldi	r25, 0x00	; 0
    2f68:	a0 ea       	ldi	r26, 0xA0	; 160
    2f6a:	b1 e4       	ldi	r27, 0x41	; 65
    2f6c:	8b 87       	std	Y+11, r24	; 0x0b
    2f6e:	9c 87       	std	Y+12, r25	; 0x0c
    2f70:	ad 87       	std	Y+13, r26	; 0x0d
    2f72:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f74:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f76:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f78:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f7a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f7c:	20 e0       	ldi	r18, 0x00	; 0
    2f7e:	30 e0       	ldi	r19, 0x00	; 0
    2f80:	4a ef       	ldi	r20, 0xFA	; 250
    2f82:	54 e4       	ldi	r21, 0x44	; 68
    2f84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f88:	dc 01       	movw	r26, r24
    2f8a:	cb 01       	movw	r24, r22
    2f8c:	8f 83       	std	Y+7, r24	; 0x07
    2f8e:	98 87       	std	Y+8, r25	; 0x08
    2f90:	a9 87       	std	Y+9, r26	; 0x09
    2f92:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f94:	6f 81       	ldd	r22, Y+7	; 0x07
    2f96:	78 85       	ldd	r23, Y+8	; 0x08
    2f98:	89 85       	ldd	r24, Y+9	; 0x09
    2f9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f9c:	20 e0       	ldi	r18, 0x00	; 0
    2f9e:	30 e0       	ldi	r19, 0x00	; 0
    2fa0:	40 e8       	ldi	r20, 0x80	; 128
    2fa2:	5f e3       	ldi	r21, 0x3F	; 63
    2fa4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fa8:	88 23       	and	r24, r24
    2faa:	2c f4       	brge	.+10     	; 0x2fb6 <HKEY_GetKeyBad+0x98>
		__ticks = 1;
    2fac:	81 e0       	ldi	r24, 0x01	; 1
    2fae:	90 e0       	ldi	r25, 0x00	; 0
    2fb0:	9e 83       	std	Y+6, r25	; 0x06
    2fb2:	8d 83       	std	Y+5, r24	; 0x05
    2fb4:	3f c0       	rjmp	.+126    	; 0x3034 <HKEY_GetKeyBad+0x116>
	else if (__tmp > 65535)
    2fb6:	6f 81       	ldd	r22, Y+7	; 0x07
    2fb8:	78 85       	ldd	r23, Y+8	; 0x08
    2fba:	89 85       	ldd	r24, Y+9	; 0x09
    2fbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fbe:	20 e0       	ldi	r18, 0x00	; 0
    2fc0:	3f ef       	ldi	r19, 0xFF	; 255
    2fc2:	4f e7       	ldi	r20, 0x7F	; 127
    2fc4:	57 e4       	ldi	r21, 0x47	; 71
    2fc6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fca:	18 16       	cp	r1, r24
    2fcc:	4c f5       	brge	.+82     	; 0x3020 <HKEY_GetKeyBad+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fce:	6b 85       	ldd	r22, Y+11	; 0x0b
    2fd0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2fd2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fd4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fd6:	20 e0       	ldi	r18, 0x00	; 0
    2fd8:	30 e0       	ldi	r19, 0x00	; 0
    2fda:	40 e2       	ldi	r20, 0x20	; 32
    2fdc:	51 e4       	ldi	r21, 0x41	; 65
    2fde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fe2:	dc 01       	movw	r26, r24
    2fe4:	cb 01       	movw	r24, r22
    2fe6:	bc 01       	movw	r22, r24
    2fe8:	cd 01       	movw	r24, r26
    2fea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fee:	dc 01       	movw	r26, r24
    2ff0:	cb 01       	movw	r24, r22
    2ff2:	9e 83       	std	Y+6, r25	; 0x06
    2ff4:	8d 83       	std	Y+5, r24	; 0x05
    2ff6:	0f c0       	rjmp	.+30     	; 0x3016 <HKEY_GetKeyBad+0xf8>
    2ff8:	88 ec       	ldi	r24, 0xC8	; 200
    2ffa:	90 e0       	ldi	r25, 0x00	; 0
    2ffc:	9c 83       	std	Y+4, r25	; 0x04
    2ffe:	8b 83       	std	Y+3, r24	; 0x03
    3000:	8b 81       	ldd	r24, Y+3	; 0x03
    3002:	9c 81       	ldd	r25, Y+4	; 0x04
    3004:	01 97       	sbiw	r24, 0x01	; 1
    3006:	f1 f7       	brne	.-4      	; 0x3004 <HKEY_GetKeyBad+0xe6>
    3008:	9c 83       	std	Y+4, r25	; 0x04
    300a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    300c:	8d 81       	ldd	r24, Y+5	; 0x05
    300e:	9e 81       	ldd	r25, Y+6	; 0x06
    3010:	01 97       	sbiw	r24, 0x01	; 1
    3012:	9e 83       	std	Y+6, r25	; 0x06
    3014:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3016:	8d 81       	ldd	r24, Y+5	; 0x05
    3018:	9e 81       	ldd	r25, Y+6	; 0x06
    301a:	00 97       	sbiw	r24, 0x00	; 0
    301c:	69 f7       	brne	.-38     	; 0x2ff8 <HKEY_GetKeyBad+0xda>
    301e:	14 c0       	rjmp	.+40     	; 0x3048 <HKEY_GetKeyBad+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3020:	6f 81       	ldd	r22, Y+7	; 0x07
    3022:	78 85       	ldd	r23, Y+8	; 0x08
    3024:	89 85       	ldd	r24, Y+9	; 0x09
    3026:	9a 85       	ldd	r25, Y+10	; 0x0a
    3028:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    302c:	dc 01       	movw	r26, r24
    302e:	cb 01       	movw	r24, r22
    3030:	9e 83       	std	Y+6, r25	; 0x06
    3032:	8d 83       	std	Y+5, r24	; 0x05
    3034:	8d 81       	ldd	r24, Y+5	; 0x05
    3036:	9e 81       	ldd	r25, Y+6	; 0x06
    3038:	9a 83       	std	Y+2, r25	; 0x02
    303a:	89 83       	std	Y+1, r24	; 0x01
    303c:	89 81       	ldd	r24, Y+1	; 0x01
    303e:	9a 81       	ldd	r25, Y+2	; 0x02
    3040:	01 97       	sbiw	r24, 0x01	; 1
    3042:	f1 f7       	brne	.-4      	; 0x3040 <HKEY_GetKeyBad+0x122>
    3044:	9a 83       	std	Y+2, r25	; 0x02
    3046:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(20); // Debouncing
				if (MDIO_s8GetPinVal(KEY_BAD_PORT, row + 4) == 0) {
    3048:	8f 85       	ldd	r24, Y+15	; 0x0f
    304a:	98 2f       	mov	r25, r24
    304c:	9c 5f       	subi	r25, 0xFC	; 252
    304e:	83 e4       	ldi	r24, 0x43	; 67
    3050:	69 2f       	mov	r22, r25
    3052:	0e 94 76 0d 	call	0x1aec	; 0x1aec <MDIO_s8GetPinVal>
    3056:	88 23       	and	r24, r24
    3058:	f1 f4       	brne	.+60     	; 0x3096 <HKEY_GetKeyBad+0x178>
					ReturnVal = CGR_u8KeyBad[row][col];
    305a:	8f 85       	ldd	r24, Y+15	; 0x0f
    305c:	48 2f       	mov	r20, r24
    305e:	50 e0       	ldi	r21, 0x00	; 0
    3060:	88 89       	ldd	r24, Y+16	; 0x10
    3062:	28 2f       	mov	r18, r24
    3064:	30 e0       	ldi	r19, 0x00	; 0
    3066:	ca 01       	movw	r24, r20
    3068:	88 0f       	add	r24, r24
    306a:	99 1f       	adc	r25, r25
    306c:	88 0f       	add	r24, r24
    306e:	99 1f       	adc	r25, r25
    3070:	82 0f       	add	r24, r18
    3072:	93 1f       	adc	r25, r19
    3074:	fc 01       	movw	r30, r24
    3076:	e9 51       	subi	r30, 0x19	; 25
    3078:	fe 4f       	sbci	r31, 0xFE	; 254
    307a:	80 81       	ld	r24, Z
    307c:	89 8b       	std	Y+17, r24	; 0x11
					while (MDIO_s8GetPinVal(KEY_BAD_PORT, row + 4) == 0);
    307e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3080:	98 2f       	mov	r25, r24
    3082:	9c 5f       	subi	r25, 0xFC	; 252
    3084:	83 e4       	ldi	r24, 0x43	; 67
    3086:	69 2f       	mov	r22, r25
    3088:	0e 94 76 0d 	call	0x1aec	; 0x1aec <MDIO_s8GetPinVal>
    308c:	88 23       	and	r24, r24
    308e:	b9 f3       	breq	.-18     	; 0x307e <HKEY_GetKeyBad+0x160>
					return ReturnVal;
    3090:	89 89       	ldd	r24, Y+17	; 0x11
    3092:	8a 8b       	std	Y+18, r24	; 0x12
    3094:	10 c0       	rjmp	.+32     	; 0x30b6 <HKEY_GetKeyBad+0x198>

		MDIO_voidSetPortVal(KEY_BAD_PORT, 0xFF);

		MDIO_voidSetPinVal(KEY_BAD_PORT, col, DIO_LOW);

		for (u8 row = 0; row < 4; row++) {
    3096:	8f 85       	ldd	r24, Y+15	; 0x0f
    3098:	8f 5f       	subi	r24, 0xFF	; 255
    309a:	8f 87       	std	Y+15, r24	; 0x0f
    309c:	8f 85       	ldd	r24, Y+15	; 0x0f
    309e:	84 30       	cpi	r24, 0x04	; 4
    30a0:	08 f4       	brcc	.+2      	; 0x30a4 <HKEY_GetKeyBad+0x186>
    30a2:	56 cf       	rjmp	.-340    	; 0x2f50 <HKEY_GetKeyBad+0x32>
}

u8 HKEY_GetKeyBad(void) {
	u8 ReturnVal = 255;

	for (u8 col = 0; col < 4; col++) {
    30a4:	88 89       	ldd	r24, Y+16	; 0x10
    30a6:	8f 5f       	subi	r24, 0xFF	; 255
    30a8:	88 8b       	std	Y+16, r24	; 0x10
    30aa:	88 89       	ldd	r24, Y+16	; 0x10
    30ac:	84 30       	cpi	r24, 0x04	; 4
    30ae:	08 f4       	brcc	.+2      	; 0x30b2 <HKEY_GetKeyBad+0x194>
    30b0:	44 cf       	rjmp	.-376    	; 0x2f3a <HKEY_GetKeyBad+0x1c>
				}
			}
		}
	}

	return ReturnVal;
    30b2:	89 89       	ldd	r24, Y+17	; 0x11
    30b4:	8a 8b       	std	Y+18, r24	; 0x12
    30b6:	8a 89       	ldd	r24, Y+18	; 0x12
}
    30b8:	62 96       	adiw	r28, 0x12	; 18
    30ba:	0f b6       	in	r0, 0x3f	; 63
    30bc:	f8 94       	cli
    30be:	de bf       	out	0x3e, r29	; 62
    30c0:	0f be       	out	0x3f, r0	; 63
    30c2:	cd bf       	out	0x3d, r28	; 61
    30c4:	cf 91       	pop	r28
    30c6:	df 91       	pop	r29
    30c8:	08 95       	ret

000030ca <main>:
#include "../HAL/LCD/LCD_int.h"
#include "../MCAL/ADC/ADC_int.h"
#include "../LIB/STD_TYPES.h"
#include <util/delay.h>

int main(){
    30ca:	0f 93       	push	r16
    30cc:	1f 93       	push	r17
    30ce:	df 93       	push	r29
    30d0:	cf 93       	push	r28
    30d2:	cd b7       	in	r28, 0x3d	; 61
    30d4:	de b7       	in	r29, 0x3e	; 62
    30d6:	cc 59       	subi	r28, 0x9C	; 156
    30d8:	d0 40       	sbci	r29, 0x00	; 0
    30da:	0f b6       	in	r0, 0x3f	; 63
    30dc:	f8 94       	cli
    30de:	de bf       	out	0x3e, r29	; 62
    30e0:	0f be       	out	0x3f, r0	; 63
    30e2:	cd bf       	out	0x3d, r28	; 61
	 * PINA5
	 * DARK LOW_VOLT LOW_ADC
	 * LIGHT HIGH_VOLT HIGH_ADC
	 * ONLY ONE CHANNEL USED IN ADC
	 */
	u8 pass[4]={'1','2','3','4'};
    30e4:	fe 01       	movw	r30, r28
    30e6:	eb 56       	subi	r30, 0x6B	; 107
    30e8:	ff 4f       	sbci	r31, 0xFF	; 255
    30ea:	81 e3       	ldi	r24, 0x31	; 49
    30ec:	80 83       	st	Z, r24
    30ee:	fe 01       	movw	r30, r28
    30f0:	eb 56       	subi	r30, 0x6B	; 107
    30f2:	ff 4f       	sbci	r31, 0xFF	; 255
    30f4:	82 e3       	ldi	r24, 0x32	; 50
    30f6:	81 83       	std	Z+1, r24	; 0x01
    30f8:	fe 01       	movw	r30, r28
    30fa:	eb 56       	subi	r30, 0x6B	; 107
    30fc:	ff 4f       	sbci	r31, 0xFF	; 255
    30fe:	83 e3       	ldi	r24, 0x33	; 51
    3100:	82 83       	std	Z+2, r24	; 0x02
    3102:	fe 01       	movw	r30, r28
    3104:	eb 56       	subi	r30, 0x6B	; 107
    3106:	ff 4f       	sbci	r31, 0xFF	; 255
    3108:	84 e3       	ldi	r24, 0x34	; 52
    310a:	83 83       	std	Z+3, r24	; 0x03
	u8 input_pass[4];
    u8 Blt=0;
    310c:	fe 01       	movw	r30, r28
    310e:	ec 56       	subi	r30, 0x6C	; 108
    3110:	ff 4f       	sbci	r31, 0xFF	; 255
    3112:	10 82       	st	Z, r1
    u8 KeyBad=0;
    3114:	fe 01       	movw	r30, r28
    3116:	ed 56       	subi	r30, 0x6D	; 109
    3118:	ff 4f       	sbci	r31, 0xFF	; 255
    311a:	10 82       	st	Z, r1
	f32 temp ,Analoge_voltage;


	u16 Value_of_Ldr;

	MDIO_voidSetPinDir(DIO_PORTA,DIO_PIN5,DIO_INPUT); //LDR
    311c:	81 e4       	ldi	r24, 0x41	; 65
    311e:	65 e0       	ldi	r22, 0x05	; 5
    3120:	40 e0       	ldi	r20, 0x00	; 0
    3122:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>

	MDIO_voidSetPinDir(DIO_PORTA,DIO_PIN3,DIO_OUTPUT);
    3126:	81 e4       	ldi	r24, 0x41	; 65
    3128:	63 e0       	ldi	r22, 0x03	; 3
    312a:	41 e0       	ldi	r20, 0x01	; 1
    312c:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	//MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN3,DIO_HIGH); // MOTOR
	MDIO_voidSetPinDir(DIO_PORTD,DIO_PIN7,DIO_OUTPUT);
    3130:	84 e4       	ldi	r24, 0x44	; 68
    3132:	67 e0       	ldi	r22, 0x07	; 7
    3134:	41 e0       	ldi	r20, 0x01	; 1
    3136:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	//MDIO_voidSetPinVal(DIO_PORTD,DIO_PIN7,DIO_HIGH); // LED
	u8 L_u8Letter;
	HKEY_vInit();
    313a:	0e 94 80 17 	call	0x2f00	; 0x2f00 <HKEY_vInit>

	HLCD_voidInit();
    313e:	0e 94 1a 12 	call	0x2434	; 0x2434 <HLCD_voidInit>
	MDIO_voidSetPinDir(DIO_PORTA,DIO_PIN4,DIO_INPUT); // LM35
    3142:	81 e4       	ldi	r24, 0x41	; 65
    3144:	64 e0       	ldi	r22, 0x04	; 4
    3146:	40 e0       	ldi	r20, 0x00	; 0
    3148:	0e 94 22 0b 	call	0x1644	; 0x1644 <MDIO_voidSetPinDir>
	MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN4,DIO_HIGH);
    314c:	81 e4       	ldi	r24, 0x41	; 65
    314e:	64 e0       	ldi	r22, 0x04	; 4
    3150:	41 e0       	ldi	r20, 0x01	; 1
    3152:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
	MADC_vInit();
    3156:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <MADC_vInit>
	MTIMER1A_vInit_PWM(); // OCR1A PORTD
    315a:	0e 94 85 09 	call	0x130a	; 0x130a <MTIMER1A_vInit_PWM>
	UART_vInit();
    315e:	0e 94 fd 07 	call	0xffa	; 0xffa <UART_vInit>

	 HLCD_voidPrintString("1- Keypad");
    3162:	80 e6       	ldi	r24, 0x60	; 96
    3164:	90 e0       	ldi	r25, 0x00	; 0
    3166:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
	    HLCD_voidSetCurs(1,0);
    316a:	81 e0       	ldi	r24, 0x01	; 1
    316c:	60 e0       	ldi	r22, 0x00	; 0
    316e:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>
	    HLCD_voidPrintString("2- Bluetooth");
    3172:	8a e6       	ldi	r24, 0x6A	; 106
    3174:	90 e0       	ldi	r25, 0x00	; 0
    3176:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>

	    u8 input_method = 0;
    317a:	fe 01       	movw	r30, r28
    317c:	eb 57       	subi	r30, 0x7B	; 123
    317e:	ff 4f       	sbci	r31, 0xFF	; 255
    3180:	10 82       	st	Z, r1
	    do {
	        input_method = HKEY_GetKeyBad();
    3182:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <HKEY_GetKeyBad>
    3186:	fe 01       	movw	r30, r28
    3188:	eb 57       	subi	r30, 0x7B	; 123
    318a:	ff 4f       	sbci	r31, 0xFF	; 255
    318c:	80 83       	st	Z, r24
	    } while(input_method == 0xFF);
    318e:	fe 01       	movw	r30, r28
    3190:	eb 57       	subi	r30, 0x7B	; 123
    3192:	ff 4f       	sbci	r31, 0xFF	; 255
    3194:	80 81       	ld	r24, Z
    3196:	8f 3f       	cpi	r24, 0xFF	; 255
    3198:	a1 f3       	breq	.-24     	; 0x3182 <main+0xb8>

	    HLCD_voidClear();
    319a:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
	    HLCD_voidPrintString("Enter Password:");
    319e:	87 e7       	ldi	r24, 0x77	; 119
    31a0:	90 e0       	ldi	r25, 0x00	; 0
    31a2:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
	    HLCD_voidSetCurs(1, 0);
    31a6:	81 e0       	ldi	r24, 0x01	; 1
    31a8:	60 e0       	ldi	r22, 0x00	; 0
    31aa:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>

	    // ==== Password Entry ====
	    for (u8 i = 0; i < 4; i++) {
    31ae:	fe 01       	movw	r30, r28
    31b0:	ed 57       	subi	r30, 0x7D	; 125
    31b2:	ff 4f       	sbci	r31, 0xFF	; 255
    31b4:	10 82       	st	Z, r1
    31b6:	63 c0       	rjmp	.+198    	; 0x327e <main+0x1b4>
	        if (input_method == '1') {
    31b8:	fe 01       	movw	r30, r28
    31ba:	eb 57       	subi	r30, 0x7B	; 123
    31bc:	ff 4f       	sbci	r31, 0xFF	; 255
    31be:	80 81       	ld	r24, Z
    31c0:	81 33       	cpi	r24, 0x31	; 49
    31c2:	29 f5       	brne	.+74     	; 0x320e <main+0x144>
	        	KeyBad=1;
    31c4:	fe 01       	movw	r30, r28
    31c6:	ed 56       	subi	r30, 0x6D	; 109
    31c8:	ff 4f       	sbci	r31, 0xFF	; 255
    31ca:	81 e0       	ldi	r24, 0x01	; 1
    31cc:	80 83       	st	Z, r24
	            do {
	                input_pass[i] = HKEY_GetKeyBad();
    31ce:	fe 01       	movw	r30, r28
    31d0:	ed 57       	subi	r30, 0x7D	; 125
    31d2:	ff 4f       	sbci	r31, 0xFF	; 255
    31d4:	80 81       	ld	r24, Z
    31d6:	08 2f       	mov	r16, r24
    31d8:	10 e0       	ldi	r17, 0x00	; 0
    31da:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <HKEY_GetKeyBad>
    31de:	28 2f       	mov	r18, r24
    31e0:	ce 01       	movw	r24, r28
    31e2:	87 56       	subi	r24, 0x67	; 103
    31e4:	9f 4f       	sbci	r25, 0xFF	; 255
    31e6:	fc 01       	movw	r30, r24
    31e8:	e0 0f       	add	r30, r16
    31ea:	f1 1f       	adc	r31, r17
    31ec:	20 83       	st	Z, r18
	            } while(input_pass[i] == 0xFF);
    31ee:	fe 01       	movw	r30, r28
    31f0:	ed 57       	subi	r30, 0x7D	; 125
    31f2:	ff 4f       	sbci	r31, 0xFF	; 255
    31f4:	80 81       	ld	r24, Z
    31f6:	28 2f       	mov	r18, r24
    31f8:	30 e0       	ldi	r19, 0x00	; 0
    31fa:	ce 01       	movw	r24, r28
    31fc:	87 56       	subi	r24, 0x67	; 103
    31fe:	9f 4f       	sbci	r25, 0xFF	; 255
    3200:	fc 01       	movw	r30, r24
    3202:	e2 0f       	add	r30, r18
    3204:	f3 1f       	adc	r31, r19
    3206:	80 81       	ld	r24, Z
    3208:	8f 3f       	cpi	r24, 0xFF	; 255
    320a:	09 f3       	breq	.-62     	; 0x31ce <main+0x104>
    320c:	2c c0       	rjmp	.+88     	; 0x3266 <main+0x19c>
	        } else if (input_method == '2') {
    320e:	fe 01       	movw	r30, r28
    3210:	eb 57       	subi	r30, 0x7B	; 123
    3212:	ff 4f       	sbci	r31, 0xFF	; 255
    3214:	80 81       	ld	r24, Z
    3216:	82 33       	cpi	r24, 0x32	; 50
    3218:	31 f5       	brne	.+76     	; 0x3266 <main+0x19c>
	        	Blt=1;
    321a:	fe 01       	movw	r30, r28
    321c:	ec 56       	subi	r30, 0x6C	; 108
    321e:	ff 4f       	sbci	r31, 0xFF	; 255
    3220:	81 e0       	ldi	r24, 0x01	; 1
    3222:	80 83       	st	Z, r24
	            input_pass[i] = (u8)UART_vRecive();
    3224:	fe 01       	movw	r30, r28
    3226:	ed 57       	subi	r30, 0x7D	; 125
    3228:	ff 4f       	sbci	r31, 0xFF	; 255
    322a:	80 81       	ld	r24, Z
    322c:	08 2f       	mov	r16, r24
    322e:	10 e0       	ldi	r17, 0x00	; 0
    3230:	0e 94 2c 08 	call	0x1058	; 0x1058 <UART_vRecive>
    3234:	28 2f       	mov	r18, r24
    3236:	ce 01       	movw	r24, r28
    3238:	87 56       	subi	r24, 0x67	; 103
    323a:	9f 4f       	sbci	r25, 0xFF	; 255
    323c:	fc 01       	movw	r30, r24
    323e:	e0 0f       	add	r30, r16
    3240:	f1 1f       	adc	r31, r17
    3242:	20 83       	st	Z, r18
	            UART_vSend((u16)input_pass[i]);
    3244:	fe 01       	movw	r30, r28
    3246:	ed 57       	subi	r30, 0x7D	; 125
    3248:	ff 4f       	sbci	r31, 0xFF	; 255
    324a:	80 81       	ld	r24, Z
    324c:	28 2f       	mov	r18, r24
    324e:	30 e0       	ldi	r19, 0x00	; 0
    3250:	ce 01       	movw	r24, r28
    3252:	87 56       	subi	r24, 0x67	; 103
    3254:	9f 4f       	sbci	r25, 0xFF	; 255
    3256:	fc 01       	movw	r30, r24
    3258:	e2 0f       	add	r30, r18
    325a:	f3 1f       	adc	r31, r19
    325c:	80 81       	ld	r24, Z
    325e:	88 2f       	mov	r24, r24
    3260:	90 e0       	ldi	r25, 0x00	; 0
    3262:	0e 94 10 08 	call	0x1020	; 0x1020 <UART_vSend>
	        }
	        HLCD_voidSendChar('*');
    3266:	8a e2       	ldi	r24, 0x2A	; 42
    3268:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <HLCD_voidSendChar>
	    HLCD_voidClear();
	    HLCD_voidPrintString("Enter Password:");
	    HLCD_voidSetCurs(1, 0);

	    // ==== Password Entry ====
	    for (u8 i = 0; i < 4; i++) {
    326c:	de 01       	movw	r26, r28
    326e:	ad 57       	subi	r26, 0x7D	; 125
    3270:	bf 4f       	sbci	r27, 0xFF	; 255
    3272:	fe 01       	movw	r30, r28
    3274:	ed 57       	subi	r30, 0x7D	; 125
    3276:	ff 4f       	sbci	r31, 0xFF	; 255
    3278:	80 81       	ld	r24, Z
    327a:	8f 5f       	subi	r24, 0xFF	; 255
    327c:	8c 93       	st	X, r24
    327e:	fe 01       	movw	r30, r28
    3280:	ed 57       	subi	r30, 0x7D	; 125
    3282:	ff 4f       	sbci	r31, 0xFF	; 255
    3284:	80 81       	ld	r24, Z
    3286:	84 30       	cpi	r24, 0x04	; 4
    3288:	08 f4       	brcc	.+2      	; 0x328c <main+0x1c2>
    328a:	96 cf       	rjmp	.-212    	; 0x31b8 <main+0xee>
	        }
	        HLCD_voidSendChar('*');
	    }

	    // ==== Password Check ====
	    u8 is_correct = 1;
    328c:	fe 01       	movw	r30, r28
    328e:	ec 57       	subi	r30, 0x7C	; 124
    3290:	ff 4f       	sbci	r31, 0xFF	; 255
    3292:	81 e0       	ldi	r24, 0x01	; 1
    3294:	80 83       	st	Z, r24
	    for (u8 i = 0; i < 4; i++) {
    3296:	fe 01       	movw	r30, r28
    3298:	ee 57       	subi	r30, 0x7E	; 126
    329a:	ff 4f       	sbci	r31, 0xFF	; 255
    329c:	10 82       	st	Z, r1
    329e:	2a c0       	rjmp	.+84     	; 0x32f4 <main+0x22a>
	        if (input_pass[i] != pass[i]) {
    32a0:	fe 01       	movw	r30, r28
    32a2:	ee 57       	subi	r30, 0x7E	; 126
    32a4:	ff 4f       	sbci	r31, 0xFF	; 255
    32a6:	80 81       	ld	r24, Z
    32a8:	28 2f       	mov	r18, r24
    32aa:	30 e0       	ldi	r19, 0x00	; 0
    32ac:	ce 01       	movw	r24, r28
    32ae:	87 56       	subi	r24, 0x67	; 103
    32b0:	9f 4f       	sbci	r25, 0xFF	; 255
    32b2:	fc 01       	movw	r30, r24
    32b4:	e2 0f       	add	r30, r18
    32b6:	f3 1f       	adc	r31, r19
    32b8:	40 81       	ld	r20, Z
    32ba:	fe 01       	movw	r30, r28
    32bc:	ee 57       	subi	r30, 0x7E	; 126
    32be:	ff 4f       	sbci	r31, 0xFF	; 255
    32c0:	80 81       	ld	r24, Z
    32c2:	28 2f       	mov	r18, r24
    32c4:	30 e0       	ldi	r19, 0x00	; 0
    32c6:	ce 01       	movw	r24, r28
    32c8:	8b 56       	subi	r24, 0x6B	; 107
    32ca:	9f 4f       	sbci	r25, 0xFF	; 255
    32cc:	fc 01       	movw	r30, r24
    32ce:	e2 0f       	add	r30, r18
    32d0:	f3 1f       	adc	r31, r19
    32d2:	80 81       	ld	r24, Z
    32d4:	48 17       	cp	r20, r24
    32d6:	29 f0       	breq	.+10     	; 0x32e2 <main+0x218>
	            is_correct = 0;
    32d8:	fe 01       	movw	r30, r28
    32da:	ec 57       	subi	r30, 0x7C	; 124
    32dc:	ff 4f       	sbci	r31, 0xFF	; 255
    32de:	10 82       	st	Z, r1
    32e0:	0f c0       	rjmp	.+30     	; 0x3300 <main+0x236>
	        HLCD_voidSendChar('*');
	    }

	    // ==== Password Check ====
	    u8 is_correct = 1;
	    for (u8 i = 0; i < 4; i++) {
    32e2:	de 01       	movw	r26, r28
    32e4:	ae 57       	subi	r26, 0x7E	; 126
    32e6:	bf 4f       	sbci	r27, 0xFF	; 255
    32e8:	fe 01       	movw	r30, r28
    32ea:	ee 57       	subi	r30, 0x7E	; 126
    32ec:	ff 4f       	sbci	r31, 0xFF	; 255
    32ee:	80 81       	ld	r24, Z
    32f0:	8f 5f       	subi	r24, 0xFF	; 255
    32f2:	8c 93       	st	X, r24
    32f4:	fe 01       	movw	r30, r28
    32f6:	ee 57       	subi	r30, 0x7E	; 126
    32f8:	ff 4f       	sbci	r31, 0xFF	; 255
    32fa:	80 81       	ld	r24, Z
    32fc:	84 30       	cpi	r24, 0x04	; 4
    32fe:	80 f2       	brcs	.-96     	; 0x32a0 <main+0x1d6>
	            is_correct = 0;
	            break;
	        }
	    }

	    HLCD_voidClear();
    3300:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
	    if (is_correct) {
    3304:	fe 01       	movw	r30, r28
    3306:	ec 57       	subi	r30, 0x7C	; 124
    3308:	ff 4f       	sbci	r31, 0xFF	; 255
    330a:	80 81       	ld	r24, Z
    330c:	88 23       	and	r24, r24
    330e:	09 f4       	brne	.+2      	; 0x3312 <main+0x248>
    3310:	24 c2       	rjmp	.+1096   	; 0x375a <main+0x690>
	        HLCD_voidPrintString("Access Granted");
    3312:	87 e8       	ldi	r24, 0x87	; 135
    3314:	90 e0       	ldi	r25, 0x00	; 0
    3316:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
    331a:	fe 01       	movw	r30, r28
    331c:	e5 58       	subi	r30, 0x85	; 133
    331e:	ff 4f       	sbci	r31, 0xFF	; 255
    3320:	80 e0       	ldi	r24, 0x00	; 0
    3322:	90 e0       	ldi	r25, 0x00	; 0
    3324:	aa e7       	ldi	r26, 0x7A	; 122
    3326:	b4 e4       	ldi	r27, 0x44	; 68
    3328:	80 83       	st	Z, r24
    332a:	91 83       	std	Z+1, r25	; 0x01
    332c:	a2 83       	std	Z+2, r26	; 0x02
    332e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3330:	8e 01       	movw	r16, r28
    3332:	09 58       	subi	r16, 0x89	; 137
    3334:	1f 4f       	sbci	r17, 0xFF	; 255
    3336:	fe 01       	movw	r30, r28
    3338:	e5 58       	subi	r30, 0x85	; 133
    333a:	ff 4f       	sbci	r31, 0xFF	; 255
    333c:	60 81       	ld	r22, Z
    333e:	71 81       	ldd	r23, Z+1	; 0x01
    3340:	82 81       	ldd	r24, Z+2	; 0x02
    3342:	93 81       	ldd	r25, Z+3	; 0x03
    3344:	20 e0       	ldi	r18, 0x00	; 0
    3346:	30 e0       	ldi	r19, 0x00	; 0
    3348:	4a ef       	ldi	r20, 0xFA	; 250
    334a:	54 e4       	ldi	r21, 0x44	; 68
    334c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3350:	dc 01       	movw	r26, r24
    3352:	cb 01       	movw	r24, r22
    3354:	f8 01       	movw	r30, r16
    3356:	80 83       	st	Z, r24
    3358:	91 83       	std	Z+1, r25	; 0x01
    335a:	a2 83       	std	Z+2, r26	; 0x02
    335c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    335e:	fe 01       	movw	r30, r28
    3360:	e9 58       	subi	r30, 0x89	; 137
    3362:	ff 4f       	sbci	r31, 0xFF	; 255
    3364:	60 81       	ld	r22, Z
    3366:	71 81       	ldd	r23, Z+1	; 0x01
    3368:	82 81       	ldd	r24, Z+2	; 0x02
    336a:	93 81       	ldd	r25, Z+3	; 0x03
    336c:	20 e0       	ldi	r18, 0x00	; 0
    336e:	30 e0       	ldi	r19, 0x00	; 0
    3370:	40 e8       	ldi	r20, 0x80	; 128
    3372:	5f e3       	ldi	r21, 0x3F	; 63
    3374:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3378:	88 23       	and	r24, r24
    337a:	44 f4       	brge	.+16     	; 0x338c <main+0x2c2>
		__ticks = 1;
    337c:	fe 01       	movw	r30, r28
    337e:	eb 58       	subi	r30, 0x8B	; 139
    3380:	ff 4f       	sbci	r31, 0xFF	; 255
    3382:	81 e0       	ldi	r24, 0x01	; 1
    3384:	90 e0       	ldi	r25, 0x00	; 0
    3386:	91 83       	std	Z+1, r25	; 0x01
    3388:	80 83       	st	Z, r24
    338a:	64 c0       	rjmp	.+200    	; 0x3454 <main+0x38a>
	else if (__tmp > 65535)
    338c:	fe 01       	movw	r30, r28
    338e:	e9 58       	subi	r30, 0x89	; 137
    3390:	ff 4f       	sbci	r31, 0xFF	; 255
    3392:	60 81       	ld	r22, Z
    3394:	71 81       	ldd	r23, Z+1	; 0x01
    3396:	82 81       	ldd	r24, Z+2	; 0x02
    3398:	93 81       	ldd	r25, Z+3	; 0x03
    339a:	20 e0       	ldi	r18, 0x00	; 0
    339c:	3f ef       	ldi	r19, 0xFF	; 255
    339e:	4f e7       	ldi	r20, 0x7F	; 127
    33a0:	57 e4       	ldi	r21, 0x47	; 71
    33a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    33a6:	18 16       	cp	r1, r24
    33a8:	0c f0       	brlt	.+2      	; 0x33ac <main+0x2e2>
    33aa:	43 c0       	rjmp	.+134    	; 0x3432 <main+0x368>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33ac:	fe 01       	movw	r30, r28
    33ae:	e5 58       	subi	r30, 0x85	; 133
    33b0:	ff 4f       	sbci	r31, 0xFF	; 255
    33b2:	60 81       	ld	r22, Z
    33b4:	71 81       	ldd	r23, Z+1	; 0x01
    33b6:	82 81       	ldd	r24, Z+2	; 0x02
    33b8:	93 81       	ldd	r25, Z+3	; 0x03
    33ba:	20 e0       	ldi	r18, 0x00	; 0
    33bc:	30 e0       	ldi	r19, 0x00	; 0
    33be:	40 e2       	ldi	r20, 0x20	; 32
    33c0:	51 e4       	ldi	r21, 0x41	; 65
    33c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33c6:	dc 01       	movw	r26, r24
    33c8:	cb 01       	movw	r24, r22
    33ca:	8e 01       	movw	r16, r28
    33cc:	0b 58       	subi	r16, 0x8B	; 139
    33ce:	1f 4f       	sbci	r17, 0xFF	; 255
    33d0:	bc 01       	movw	r22, r24
    33d2:	cd 01       	movw	r24, r26
    33d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33d8:	dc 01       	movw	r26, r24
    33da:	cb 01       	movw	r24, r22
    33dc:	f8 01       	movw	r30, r16
    33de:	91 83       	std	Z+1, r25	; 0x01
    33e0:	80 83       	st	Z, r24
    33e2:	1f c0       	rjmp	.+62     	; 0x3422 <main+0x358>
    33e4:	fe 01       	movw	r30, r28
    33e6:	ed 58       	subi	r30, 0x8D	; 141
    33e8:	ff 4f       	sbci	r31, 0xFF	; 255
    33ea:	88 ec       	ldi	r24, 0xC8	; 200
    33ec:	90 e0       	ldi	r25, 0x00	; 0
    33ee:	91 83       	std	Z+1, r25	; 0x01
    33f0:	80 83       	st	Z, r24
    33f2:	fe 01       	movw	r30, r28
    33f4:	ed 58       	subi	r30, 0x8D	; 141
    33f6:	ff 4f       	sbci	r31, 0xFF	; 255
    33f8:	80 81       	ld	r24, Z
    33fa:	91 81       	ldd	r25, Z+1	; 0x01
    33fc:	01 97       	sbiw	r24, 0x01	; 1
    33fe:	f1 f7       	brne	.-4      	; 0x33fc <main+0x332>
    3400:	fe 01       	movw	r30, r28
    3402:	ed 58       	subi	r30, 0x8D	; 141
    3404:	ff 4f       	sbci	r31, 0xFF	; 255
    3406:	91 83       	std	Z+1, r25	; 0x01
    3408:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    340a:	de 01       	movw	r26, r28
    340c:	ab 58       	subi	r26, 0x8B	; 139
    340e:	bf 4f       	sbci	r27, 0xFF	; 255
    3410:	fe 01       	movw	r30, r28
    3412:	eb 58       	subi	r30, 0x8B	; 139
    3414:	ff 4f       	sbci	r31, 0xFF	; 255
    3416:	80 81       	ld	r24, Z
    3418:	91 81       	ldd	r25, Z+1	; 0x01
    341a:	01 97       	sbiw	r24, 0x01	; 1
    341c:	11 96       	adiw	r26, 0x01	; 1
    341e:	9c 93       	st	X, r25
    3420:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3422:	fe 01       	movw	r30, r28
    3424:	eb 58       	subi	r30, 0x8B	; 139
    3426:	ff 4f       	sbci	r31, 0xFF	; 255
    3428:	80 81       	ld	r24, Z
    342a:	91 81       	ldd	r25, Z+1	; 0x01
    342c:	00 97       	sbiw	r24, 0x00	; 0
    342e:	d1 f6       	brne	.-76     	; 0x33e4 <main+0x31a>
    3430:	27 c0       	rjmp	.+78     	; 0x3480 <main+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3432:	8e 01       	movw	r16, r28
    3434:	0b 58       	subi	r16, 0x8B	; 139
    3436:	1f 4f       	sbci	r17, 0xFF	; 255
    3438:	fe 01       	movw	r30, r28
    343a:	e9 58       	subi	r30, 0x89	; 137
    343c:	ff 4f       	sbci	r31, 0xFF	; 255
    343e:	60 81       	ld	r22, Z
    3440:	71 81       	ldd	r23, Z+1	; 0x01
    3442:	82 81       	ldd	r24, Z+2	; 0x02
    3444:	93 81       	ldd	r25, Z+3	; 0x03
    3446:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    344a:	dc 01       	movw	r26, r24
    344c:	cb 01       	movw	r24, r22
    344e:	f8 01       	movw	r30, r16
    3450:	91 83       	std	Z+1, r25	; 0x01
    3452:	80 83       	st	Z, r24
    3454:	de 01       	movw	r26, r28
    3456:	af 58       	subi	r26, 0x8F	; 143
    3458:	bf 4f       	sbci	r27, 0xFF	; 255
    345a:	fe 01       	movw	r30, r28
    345c:	eb 58       	subi	r30, 0x8B	; 139
    345e:	ff 4f       	sbci	r31, 0xFF	; 255
    3460:	80 81       	ld	r24, Z
    3462:	91 81       	ldd	r25, Z+1	; 0x01
    3464:	8d 93       	st	X+, r24
    3466:	9c 93       	st	X, r25
    3468:	fe 01       	movw	r30, r28
    346a:	ef 58       	subi	r30, 0x8F	; 143
    346c:	ff 4f       	sbci	r31, 0xFF	; 255
    346e:	80 81       	ld	r24, Z
    3470:	91 81       	ldd	r25, Z+1	; 0x01
    3472:	01 97       	sbiw	r24, 0x01	; 1
    3474:	f1 f7       	brne	.-4      	; 0x3472 <main+0x3a8>
    3476:	fe 01       	movw	r30, r28
    3478:	ef 58       	subi	r30, 0x8F	; 143
    347a:	ff 4f       	sbci	r31, 0xFF	; 255
    347c:	91 83       	std	Z+1, r25	; 0x01
    347e:	80 83       	st	Z, r24
	        _delay_ms(1000);
	        HLCD_voidClear();}
    3480:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
    3484:	6a c1       	rjmp	.+724    	; 0x375a <main+0x690>


	    while (!is_correct) {
	            HLCD_voidClear();
    3486:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
	            HLCD_voidPrintString("Enter Password:");
    348a:	87 e7       	ldi	r24, 0x77	; 119
    348c:	90 e0       	ldi	r25, 0x00	; 0
    348e:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
	            HLCD_voidSetCurs(1, 0);
    3492:	81 e0       	ldi	r24, 0x01	; 1
    3494:	60 e0       	ldi	r22, 0x00	; 0
    3496:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>

	            for (u8 i = 0; i < 4; i++) {
    349a:	fe 01       	movw	r30, r28
    349c:	ef 57       	subi	r30, 0x7F	; 127
    349e:	ff 4f       	sbci	r31, 0xFF	; 255
    34a0:	10 82       	st	Z, r1
    34a2:	59 c0       	rjmp	.+178    	; 0x3556 <main+0x48c>
	                if (KeyBad) {
    34a4:	fe 01       	movw	r30, r28
    34a6:	ed 56       	subi	r30, 0x6D	; 109
    34a8:	ff 4f       	sbci	r31, 0xFF	; 255
    34aa:	80 81       	ld	r24, Z
    34ac:	88 23       	and	r24, r24
    34ae:	01 f1       	breq	.+64     	; 0x34f0 <main+0x426>
	                    do {
	                        input_pass[i] = HKEY_GetKeyBad();
    34b0:	fe 01       	movw	r30, r28
    34b2:	ef 57       	subi	r30, 0x7F	; 127
    34b4:	ff 4f       	sbci	r31, 0xFF	; 255
    34b6:	80 81       	ld	r24, Z
    34b8:	08 2f       	mov	r16, r24
    34ba:	10 e0       	ldi	r17, 0x00	; 0
    34bc:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <HKEY_GetKeyBad>
    34c0:	28 2f       	mov	r18, r24
    34c2:	ce 01       	movw	r24, r28
    34c4:	87 56       	subi	r24, 0x67	; 103
    34c6:	9f 4f       	sbci	r25, 0xFF	; 255
    34c8:	fc 01       	movw	r30, r24
    34ca:	e0 0f       	add	r30, r16
    34cc:	f1 1f       	adc	r31, r17
    34ce:	20 83       	st	Z, r18
	                    } while(input_pass[i] == 0xFF);
    34d0:	fe 01       	movw	r30, r28
    34d2:	ef 57       	subi	r30, 0x7F	; 127
    34d4:	ff 4f       	sbci	r31, 0xFF	; 255
    34d6:	80 81       	ld	r24, Z
    34d8:	28 2f       	mov	r18, r24
    34da:	30 e0       	ldi	r19, 0x00	; 0
    34dc:	ce 01       	movw	r24, r28
    34de:	87 56       	subi	r24, 0x67	; 103
    34e0:	9f 4f       	sbci	r25, 0xFF	; 255
    34e2:	fc 01       	movw	r30, r24
    34e4:	e2 0f       	add	r30, r18
    34e6:	f3 1f       	adc	r31, r19
    34e8:	80 81       	ld	r24, Z
    34ea:	8f 3f       	cpi	r24, 0xFF	; 255
    34ec:	09 f3       	breq	.-62     	; 0x34b0 <main+0x3e6>
    34ee:	27 c0       	rjmp	.+78     	; 0x353e <main+0x474>
	                }
	                else if (Blt) {
    34f0:	fe 01       	movw	r30, r28
    34f2:	ec 56       	subi	r30, 0x6C	; 108
    34f4:	ff 4f       	sbci	r31, 0xFF	; 255
    34f6:	80 81       	ld	r24, Z
    34f8:	88 23       	and	r24, r24
    34fa:	09 f1       	breq	.+66     	; 0x353e <main+0x474>

	                    input_pass[i] = (u8)UART_vRecive();
    34fc:	fe 01       	movw	r30, r28
    34fe:	ef 57       	subi	r30, 0x7F	; 127
    3500:	ff 4f       	sbci	r31, 0xFF	; 255
    3502:	80 81       	ld	r24, Z
    3504:	08 2f       	mov	r16, r24
    3506:	10 e0       	ldi	r17, 0x00	; 0
    3508:	0e 94 2c 08 	call	0x1058	; 0x1058 <UART_vRecive>
    350c:	28 2f       	mov	r18, r24
    350e:	ce 01       	movw	r24, r28
    3510:	87 56       	subi	r24, 0x67	; 103
    3512:	9f 4f       	sbci	r25, 0xFF	; 255
    3514:	fc 01       	movw	r30, r24
    3516:	e0 0f       	add	r30, r16
    3518:	f1 1f       	adc	r31, r17
    351a:	20 83       	st	Z, r18
	                    UART_vSend((u16)input_pass[i]); // Echo
    351c:	fe 01       	movw	r30, r28
    351e:	ef 57       	subi	r30, 0x7F	; 127
    3520:	ff 4f       	sbci	r31, 0xFF	; 255
    3522:	80 81       	ld	r24, Z
    3524:	28 2f       	mov	r18, r24
    3526:	30 e0       	ldi	r19, 0x00	; 0
    3528:	ce 01       	movw	r24, r28
    352a:	87 56       	subi	r24, 0x67	; 103
    352c:	9f 4f       	sbci	r25, 0xFF	; 255
    352e:	fc 01       	movw	r30, r24
    3530:	e2 0f       	add	r30, r18
    3532:	f3 1f       	adc	r31, r19
    3534:	80 81       	ld	r24, Z
    3536:	88 2f       	mov	r24, r24
    3538:	90 e0       	ldi	r25, 0x00	; 0
    353a:	0e 94 10 08 	call	0x1020	; 0x1020 <UART_vSend>
	                }
	                HLCD_voidSendChar('*');
    353e:	8a e2       	ldi	r24, 0x2A	; 42
    3540:	0e 94 55 15 	call	0x2aaa	; 0x2aaa <HLCD_voidSendChar>
	    while (!is_correct) {
	            HLCD_voidClear();
	            HLCD_voidPrintString("Enter Password:");
	            HLCD_voidSetCurs(1, 0);

	            for (u8 i = 0; i < 4; i++) {
    3544:	de 01       	movw	r26, r28
    3546:	af 57       	subi	r26, 0x7F	; 127
    3548:	bf 4f       	sbci	r27, 0xFF	; 255
    354a:	fe 01       	movw	r30, r28
    354c:	ef 57       	subi	r30, 0x7F	; 127
    354e:	ff 4f       	sbci	r31, 0xFF	; 255
    3550:	80 81       	ld	r24, Z
    3552:	8f 5f       	subi	r24, 0xFF	; 255
    3554:	8c 93       	st	X, r24
    3556:	fe 01       	movw	r30, r28
    3558:	ef 57       	subi	r30, 0x7F	; 127
    355a:	ff 4f       	sbci	r31, 0xFF	; 255
    355c:	80 81       	ld	r24, Z
    355e:	84 30       	cpi	r24, 0x04	; 4
    3560:	08 f4       	brcc	.+2      	; 0x3564 <main+0x49a>
    3562:	a0 cf       	rjmp	.-192    	; 0x34a4 <main+0x3da>
	                }
	                HLCD_voidSendChar('*');
	            }


	            is_correct = 1;
    3564:	fe 01       	movw	r30, r28
    3566:	ec 57       	subi	r30, 0x7C	; 124
    3568:	ff 4f       	sbci	r31, 0xFF	; 255
    356a:	81 e0       	ldi	r24, 0x01	; 1
    356c:	80 83       	st	Z, r24
	            for (u8 i = 0; i < 4; i++) {
    356e:	fe 01       	movw	r30, r28
    3570:	e0 58       	subi	r30, 0x80	; 128
    3572:	ff 4f       	sbci	r31, 0xFF	; 255
    3574:	10 82       	st	Z, r1
    3576:	2a c0       	rjmp	.+84     	; 0x35cc <main+0x502>
	                if (input_pass[i] != pass[i]) {
    3578:	fe 01       	movw	r30, r28
    357a:	e0 58       	subi	r30, 0x80	; 128
    357c:	ff 4f       	sbci	r31, 0xFF	; 255
    357e:	80 81       	ld	r24, Z
    3580:	28 2f       	mov	r18, r24
    3582:	30 e0       	ldi	r19, 0x00	; 0
    3584:	ce 01       	movw	r24, r28
    3586:	87 56       	subi	r24, 0x67	; 103
    3588:	9f 4f       	sbci	r25, 0xFF	; 255
    358a:	fc 01       	movw	r30, r24
    358c:	e2 0f       	add	r30, r18
    358e:	f3 1f       	adc	r31, r19
    3590:	40 81       	ld	r20, Z
    3592:	fe 01       	movw	r30, r28
    3594:	e0 58       	subi	r30, 0x80	; 128
    3596:	ff 4f       	sbci	r31, 0xFF	; 255
    3598:	80 81       	ld	r24, Z
    359a:	28 2f       	mov	r18, r24
    359c:	30 e0       	ldi	r19, 0x00	; 0
    359e:	ce 01       	movw	r24, r28
    35a0:	8b 56       	subi	r24, 0x6B	; 107
    35a2:	9f 4f       	sbci	r25, 0xFF	; 255
    35a4:	fc 01       	movw	r30, r24
    35a6:	e2 0f       	add	r30, r18
    35a8:	f3 1f       	adc	r31, r19
    35aa:	80 81       	ld	r24, Z
    35ac:	48 17       	cp	r20, r24
    35ae:	29 f0       	breq	.+10     	; 0x35ba <main+0x4f0>
	                    is_correct = 0;
    35b0:	fe 01       	movw	r30, r28
    35b2:	ec 57       	subi	r30, 0x7C	; 124
    35b4:	ff 4f       	sbci	r31, 0xFF	; 255
    35b6:	10 82       	st	Z, r1
    35b8:	0f c0       	rjmp	.+30     	; 0x35d8 <main+0x50e>
	                HLCD_voidSendChar('*');
	            }


	            is_correct = 1;
	            for (u8 i = 0; i < 4; i++) {
    35ba:	de 01       	movw	r26, r28
    35bc:	a0 58       	subi	r26, 0x80	; 128
    35be:	bf 4f       	sbci	r27, 0xFF	; 255
    35c0:	fe 01       	movw	r30, r28
    35c2:	e0 58       	subi	r30, 0x80	; 128
    35c4:	ff 4f       	sbci	r31, 0xFF	; 255
    35c6:	80 81       	ld	r24, Z
    35c8:	8f 5f       	subi	r24, 0xFF	; 255
    35ca:	8c 93       	st	X, r24
    35cc:	fe 01       	movw	r30, r28
    35ce:	e0 58       	subi	r30, 0x80	; 128
    35d0:	ff 4f       	sbci	r31, 0xFF	; 255
    35d2:	80 81       	ld	r24, Z
    35d4:	84 30       	cpi	r24, 0x04	; 4
    35d6:	80 f2       	brcs	.-96     	; 0x3578 <main+0x4ae>
	                    is_correct = 0;
	                    break;
	                }
	            }

	            if (!is_correct) {
    35d8:	fe 01       	movw	r30, r28
    35da:	ec 57       	subi	r30, 0x7C	; 124
    35dc:	ff 4f       	sbci	r31, 0xFF	; 255
    35de:	80 81       	ld	r24, Z
    35e0:	88 23       	and	r24, r24
    35e2:	09 f0       	breq	.+2      	; 0x35e6 <main+0x51c>
    35e4:	ba c0       	rjmp	.+372    	; 0x375a <main+0x690>
	                HLCD_voidClear();
    35e6:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
	                HLCD_voidPrintString("Wrong Password!");
    35ea:	86 e9       	ldi	r24, 0x96	; 150
    35ec:	90 e0       	ldi	r25, 0x00	; 0
    35ee:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
    35f2:	fe 01       	movw	r30, r28
    35f4:	e3 59       	subi	r30, 0x93	; 147
    35f6:	ff 4f       	sbci	r31, 0xFF	; 255
    35f8:	80 e0       	ldi	r24, 0x00	; 0
    35fa:	90 e0       	ldi	r25, 0x00	; 0
    35fc:	aa e7       	ldi	r26, 0x7A	; 122
    35fe:	b4 e4       	ldi	r27, 0x44	; 68
    3600:	80 83       	st	Z, r24
    3602:	91 83       	std	Z+1, r25	; 0x01
    3604:	a2 83       	std	Z+2, r26	; 0x02
    3606:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3608:	8e 01       	movw	r16, r28
    360a:	07 59       	subi	r16, 0x97	; 151
    360c:	1f 4f       	sbci	r17, 0xFF	; 255
    360e:	fe 01       	movw	r30, r28
    3610:	e3 59       	subi	r30, 0x93	; 147
    3612:	ff 4f       	sbci	r31, 0xFF	; 255
    3614:	60 81       	ld	r22, Z
    3616:	71 81       	ldd	r23, Z+1	; 0x01
    3618:	82 81       	ldd	r24, Z+2	; 0x02
    361a:	93 81       	ldd	r25, Z+3	; 0x03
    361c:	20 e0       	ldi	r18, 0x00	; 0
    361e:	30 e0       	ldi	r19, 0x00	; 0
    3620:	4a ef       	ldi	r20, 0xFA	; 250
    3622:	54 e4       	ldi	r21, 0x44	; 68
    3624:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3628:	dc 01       	movw	r26, r24
    362a:	cb 01       	movw	r24, r22
    362c:	f8 01       	movw	r30, r16
    362e:	80 83       	st	Z, r24
    3630:	91 83       	std	Z+1, r25	; 0x01
    3632:	a2 83       	std	Z+2, r26	; 0x02
    3634:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3636:	fe 01       	movw	r30, r28
    3638:	e7 59       	subi	r30, 0x97	; 151
    363a:	ff 4f       	sbci	r31, 0xFF	; 255
    363c:	60 81       	ld	r22, Z
    363e:	71 81       	ldd	r23, Z+1	; 0x01
    3640:	82 81       	ldd	r24, Z+2	; 0x02
    3642:	93 81       	ldd	r25, Z+3	; 0x03
    3644:	20 e0       	ldi	r18, 0x00	; 0
    3646:	30 e0       	ldi	r19, 0x00	; 0
    3648:	40 e8       	ldi	r20, 0x80	; 128
    364a:	5f e3       	ldi	r21, 0x3F	; 63
    364c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3650:	88 23       	and	r24, r24
    3652:	44 f4       	brge	.+16     	; 0x3664 <main+0x59a>
		__ticks = 1;
    3654:	fe 01       	movw	r30, r28
    3656:	e9 59       	subi	r30, 0x99	; 153
    3658:	ff 4f       	sbci	r31, 0xFF	; 255
    365a:	81 e0       	ldi	r24, 0x01	; 1
    365c:	90 e0       	ldi	r25, 0x00	; 0
    365e:	91 83       	std	Z+1, r25	; 0x01
    3660:	80 83       	st	Z, r24
    3662:	64 c0       	rjmp	.+200    	; 0x372c <main+0x662>
	else if (__tmp > 65535)
    3664:	fe 01       	movw	r30, r28
    3666:	e7 59       	subi	r30, 0x97	; 151
    3668:	ff 4f       	sbci	r31, 0xFF	; 255
    366a:	60 81       	ld	r22, Z
    366c:	71 81       	ldd	r23, Z+1	; 0x01
    366e:	82 81       	ldd	r24, Z+2	; 0x02
    3670:	93 81       	ldd	r25, Z+3	; 0x03
    3672:	20 e0       	ldi	r18, 0x00	; 0
    3674:	3f ef       	ldi	r19, 0xFF	; 255
    3676:	4f e7       	ldi	r20, 0x7F	; 127
    3678:	57 e4       	ldi	r21, 0x47	; 71
    367a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    367e:	18 16       	cp	r1, r24
    3680:	0c f0       	brlt	.+2      	; 0x3684 <main+0x5ba>
    3682:	43 c0       	rjmp	.+134    	; 0x370a <main+0x640>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3684:	fe 01       	movw	r30, r28
    3686:	e3 59       	subi	r30, 0x93	; 147
    3688:	ff 4f       	sbci	r31, 0xFF	; 255
    368a:	60 81       	ld	r22, Z
    368c:	71 81       	ldd	r23, Z+1	; 0x01
    368e:	82 81       	ldd	r24, Z+2	; 0x02
    3690:	93 81       	ldd	r25, Z+3	; 0x03
    3692:	20 e0       	ldi	r18, 0x00	; 0
    3694:	30 e0       	ldi	r19, 0x00	; 0
    3696:	40 e2       	ldi	r20, 0x20	; 32
    3698:	51 e4       	ldi	r21, 0x41	; 65
    369a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    369e:	dc 01       	movw	r26, r24
    36a0:	cb 01       	movw	r24, r22
    36a2:	8e 01       	movw	r16, r28
    36a4:	09 59       	subi	r16, 0x99	; 153
    36a6:	1f 4f       	sbci	r17, 0xFF	; 255
    36a8:	bc 01       	movw	r22, r24
    36aa:	cd 01       	movw	r24, r26
    36ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36b0:	dc 01       	movw	r26, r24
    36b2:	cb 01       	movw	r24, r22
    36b4:	f8 01       	movw	r30, r16
    36b6:	91 83       	std	Z+1, r25	; 0x01
    36b8:	80 83       	st	Z, r24
    36ba:	1f c0       	rjmp	.+62     	; 0x36fa <main+0x630>
    36bc:	fe 01       	movw	r30, r28
    36be:	eb 59       	subi	r30, 0x9B	; 155
    36c0:	ff 4f       	sbci	r31, 0xFF	; 255
    36c2:	88 ec       	ldi	r24, 0xC8	; 200
    36c4:	90 e0       	ldi	r25, 0x00	; 0
    36c6:	91 83       	std	Z+1, r25	; 0x01
    36c8:	80 83       	st	Z, r24
    36ca:	fe 01       	movw	r30, r28
    36cc:	eb 59       	subi	r30, 0x9B	; 155
    36ce:	ff 4f       	sbci	r31, 0xFF	; 255
    36d0:	80 81       	ld	r24, Z
    36d2:	91 81       	ldd	r25, Z+1	; 0x01
    36d4:	01 97       	sbiw	r24, 0x01	; 1
    36d6:	f1 f7       	brne	.-4      	; 0x36d4 <main+0x60a>
    36d8:	fe 01       	movw	r30, r28
    36da:	eb 59       	subi	r30, 0x9B	; 155
    36dc:	ff 4f       	sbci	r31, 0xFF	; 255
    36de:	91 83       	std	Z+1, r25	; 0x01
    36e0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36e2:	de 01       	movw	r26, r28
    36e4:	a9 59       	subi	r26, 0x99	; 153
    36e6:	bf 4f       	sbci	r27, 0xFF	; 255
    36e8:	fe 01       	movw	r30, r28
    36ea:	e9 59       	subi	r30, 0x99	; 153
    36ec:	ff 4f       	sbci	r31, 0xFF	; 255
    36ee:	80 81       	ld	r24, Z
    36f0:	91 81       	ldd	r25, Z+1	; 0x01
    36f2:	01 97       	sbiw	r24, 0x01	; 1
    36f4:	11 96       	adiw	r26, 0x01	; 1
    36f6:	9c 93       	st	X, r25
    36f8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36fa:	fe 01       	movw	r30, r28
    36fc:	e9 59       	subi	r30, 0x99	; 153
    36fe:	ff 4f       	sbci	r31, 0xFF	; 255
    3700:	80 81       	ld	r24, Z
    3702:	91 81       	ldd	r25, Z+1	; 0x01
    3704:	00 97       	sbiw	r24, 0x00	; 0
    3706:	d1 f6       	brne	.-76     	; 0x36bc <main+0x5f2>
    3708:	28 c0       	rjmp	.+80     	; 0x375a <main+0x690>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    370a:	8e 01       	movw	r16, r28
    370c:	09 59       	subi	r16, 0x99	; 153
    370e:	1f 4f       	sbci	r17, 0xFF	; 255
    3710:	fe 01       	movw	r30, r28
    3712:	e7 59       	subi	r30, 0x97	; 151
    3714:	ff 4f       	sbci	r31, 0xFF	; 255
    3716:	60 81       	ld	r22, Z
    3718:	71 81       	ldd	r23, Z+1	; 0x01
    371a:	82 81       	ldd	r24, Z+2	; 0x02
    371c:	93 81       	ldd	r25, Z+3	; 0x03
    371e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3722:	dc 01       	movw	r26, r24
    3724:	cb 01       	movw	r24, r22
    3726:	f8 01       	movw	r30, r16
    3728:	91 83       	std	Z+1, r25	; 0x01
    372a:	80 83       	st	Z, r24
    372c:	de 01       	movw	r26, r28
    372e:	ad 59       	subi	r26, 0x9D	; 157
    3730:	bf 4f       	sbci	r27, 0xFF	; 255
    3732:	fe 01       	movw	r30, r28
    3734:	e9 59       	subi	r30, 0x99	; 153
    3736:	ff 4f       	sbci	r31, 0xFF	; 255
    3738:	80 81       	ld	r24, Z
    373a:	91 81       	ldd	r25, Z+1	; 0x01
    373c:	11 96       	adiw	r26, 0x01	; 1
    373e:	9c 93       	st	X, r25
    3740:	8e 93       	st	-X, r24
    3742:	fe 01       	movw	r30, r28
    3744:	ed 59       	subi	r30, 0x9D	; 157
    3746:	ff 4f       	sbci	r31, 0xFF	; 255
    3748:	80 81       	ld	r24, Z
    374a:	91 81       	ldd	r25, Z+1	; 0x01
    374c:	01 97       	sbiw	r24, 0x01	; 1
    374e:	f1 f7       	brne	.-4      	; 0x374c <main+0x682>
    3750:	fe 01       	movw	r30, r28
    3752:	ed 59       	subi	r30, 0x9D	; 157
    3754:	ff 4f       	sbci	r31, 0xFF	; 255
    3756:	91 83       	std	Z+1, r25	; 0x01
    3758:	80 83       	st	Z, r24
	        HLCD_voidPrintString("Access Granted");
	        _delay_ms(1000);
	        HLCD_voidClear();}


	    while (!is_correct) {
    375a:	fe 01       	movw	r30, r28
    375c:	ec 57       	subi	r30, 0x7C	; 124
    375e:	ff 4f       	sbci	r31, 0xFF	; 255
    3760:	80 81       	ld	r24, Z
    3762:	88 23       	and	r24, r24
    3764:	09 f4       	brne	.+2      	; 0x3768 <main+0x69e>
    3766:	8f ce       	rjmp	.-738    	; 0x3486 <main+0x3bc>
	                _delay_ms(1000);
	            }
	        }


	        HLCD_voidClear();
    3768:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>
	        HLCD_voidPrintString("Access Granted");
    376c:	87 e8       	ldi	r24, 0x87	; 135
    376e:	90 e0       	ldi	r25, 0x00	; 0
    3770:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
    3774:	fe 01       	movw	r30, r28
    3776:	e1 5a       	subi	r30, 0xA1	; 161
    3778:	ff 4f       	sbci	r31, 0xFF	; 255
    377a:	80 e0       	ldi	r24, 0x00	; 0
    377c:	90 e0       	ldi	r25, 0x00	; 0
    377e:	aa e7       	ldi	r26, 0x7A	; 122
    3780:	b4 e4       	ldi	r27, 0x44	; 68
    3782:	80 83       	st	Z, r24
    3784:	91 83       	std	Z+1, r25	; 0x01
    3786:	a2 83       	std	Z+2, r26	; 0x02
    3788:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    378a:	8e 01       	movw	r16, r28
    378c:	05 5a       	subi	r16, 0xA5	; 165
    378e:	1f 4f       	sbci	r17, 0xFF	; 255
    3790:	fe 01       	movw	r30, r28
    3792:	e1 5a       	subi	r30, 0xA1	; 161
    3794:	ff 4f       	sbci	r31, 0xFF	; 255
    3796:	60 81       	ld	r22, Z
    3798:	71 81       	ldd	r23, Z+1	; 0x01
    379a:	82 81       	ldd	r24, Z+2	; 0x02
    379c:	93 81       	ldd	r25, Z+3	; 0x03
    379e:	20 e0       	ldi	r18, 0x00	; 0
    37a0:	30 e0       	ldi	r19, 0x00	; 0
    37a2:	4a ef       	ldi	r20, 0xFA	; 250
    37a4:	54 e4       	ldi	r21, 0x44	; 68
    37a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37aa:	dc 01       	movw	r26, r24
    37ac:	cb 01       	movw	r24, r22
    37ae:	f8 01       	movw	r30, r16
    37b0:	80 83       	st	Z, r24
    37b2:	91 83       	std	Z+1, r25	; 0x01
    37b4:	a2 83       	std	Z+2, r26	; 0x02
    37b6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    37b8:	fe 01       	movw	r30, r28
    37ba:	e5 5a       	subi	r30, 0xA5	; 165
    37bc:	ff 4f       	sbci	r31, 0xFF	; 255
    37be:	60 81       	ld	r22, Z
    37c0:	71 81       	ldd	r23, Z+1	; 0x01
    37c2:	82 81       	ldd	r24, Z+2	; 0x02
    37c4:	93 81       	ldd	r25, Z+3	; 0x03
    37c6:	20 e0       	ldi	r18, 0x00	; 0
    37c8:	30 e0       	ldi	r19, 0x00	; 0
    37ca:	40 e8       	ldi	r20, 0x80	; 128
    37cc:	5f e3       	ldi	r21, 0x3F	; 63
    37ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    37d2:	88 23       	and	r24, r24
    37d4:	44 f4       	brge	.+16     	; 0x37e6 <main+0x71c>
		__ticks = 1;
    37d6:	fe 01       	movw	r30, r28
    37d8:	e7 5a       	subi	r30, 0xA7	; 167
    37da:	ff 4f       	sbci	r31, 0xFF	; 255
    37dc:	81 e0       	ldi	r24, 0x01	; 1
    37de:	90 e0       	ldi	r25, 0x00	; 0
    37e0:	91 83       	std	Z+1, r25	; 0x01
    37e2:	80 83       	st	Z, r24
    37e4:	64 c0       	rjmp	.+200    	; 0x38ae <main+0x7e4>
	else if (__tmp > 65535)
    37e6:	fe 01       	movw	r30, r28
    37e8:	e5 5a       	subi	r30, 0xA5	; 165
    37ea:	ff 4f       	sbci	r31, 0xFF	; 255
    37ec:	60 81       	ld	r22, Z
    37ee:	71 81       	ldd	r23, Z+1	; 0x01
    37f0:	82 81       	ldd	r24, Z+2	; 0x02
    37f2:	93 81       	ldd	r25, Z+3	; 0x03
    37f4:	20 e0       	ldi	r18, 0x00	; 0
    37f6:	3f ef       	ldi	r19, 0xFF	; 255
    37f8:	4f e7       	ldi	r20, 0x7F	; 127
    37fa:	57 e4       	ldi	r21, 0x47	; 71
    37fc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3800:	18 16       	cp	r1, r24
    3802:	0c f0       	brlt	.+2      	; 0x3806 <main+0x73c>
    3804:	43 c0       	rjmp	.+134    	; 0x388c <main+0x7c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3806:	fe 01       	movw	r30, r28
    3808:	e1 5a       	subi	r30, 0xA1	; 161
    380a:	ff 4f       	sbci	r31, 0xFF	; 255
    380c:	60 81       	ld	r22, Z
    380e:	71 81       	ldd	r23, Z+1	; 0x01
    3810:	82 81       	ldd	r24, Z+2	; 0x02
    3812:	93 81       	ldd	r25, Z+3	; 0x03
    3814:	20 e0       	ldi	r18, 0x00	; 0
    3816:	30 e0       	ldi	r19, 0x00	; 0
    3818:	40 e2       	ldi	r20, 0x20	; 32
    381a:	51 e4       	ldi	r21, 0x41	; 65
    381c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3820:	dc 01       	movw	r26, r24
    3822:	cb 01       	movw	r24, r22
    3824:	8e 01       	movw	r16, r28
    3826:	07 5a       	subi	r16, 0xA7	; 167
    3828:	1f 4f       	sbci	r17, 0xFF	; 255
    382a:	bc 01       	movw	r22, r24
    382c:	cd 01       	movw	r24, r26
    382e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3832:	dc 01       	movw	r26, r24
    3834:	cb 01       	movw	r24, r22
    3836:	f8 01       	movw	r30, r16
    3838:	91 83       	std	Z+1, r25	; 0x01
    383a:	80 83       	st	Z, r24
    383c:	1f c0       	rjmp	.+62     	; 0x387c <main+0x7b2>
    383e:	fe 01       	movw	r30, r28
    3840:	e9 5a       	subi	r30, 0xA9	; 169
    3842:	ff 4f       	sbci	r31, 0xFF	; 255
    3844:	88 ec       	ldi	r24, 0xC8	; 200
    3846:	90 e0       	ldi	r25, 0x00	; 0
    3848:	91 83       	std	Z+1, r25	; 0x01
    384a:	80 83       	st	Z, r24
    384c:	fe 01       	movw	r30, r28
    384e:	e9 5a       	subi	r30, 0xA9	; 169
    3850:	ff 4f       	sbci	r31, 0xFF	; 255
    3852:	80 81       	ld	r24, Z
    3854:	91 81       	ldd	r25, Z+1	; 0x01
    3856:	01 97       	sbiw	r24, 0x01	; 1
    3858:	f1 f7       	brne	.-4      	; 0x3856 <main+0x78c>
    385a:	fe 01       	movw	r30, r28
    385c:	e9 5a       	subi	r30, 0xA9	; 169
    385e:	ff 4f       	sbci	r31, 0xFF	; 255
    3860:	91 83       	std	Z+1, r25	; 0x01
    3862:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3864:	de 01       	movw	r26, r28
    3866:	a7 5a       	subi	r26, 0xA7	; 167
    3868:	bf 4f       	sbci	r27, 0xFF	; 255
    386a:	fe 01       	movw	r30, r28
    386c:	e7 5a       	subi	r30, 0xA7	; 167
    386e:	ff 4f       	sbci	r31, 0xFF	; 255
    3870:	80 81       	ld	r24, Z
    3872:	91 81       	ldd	r25, Z+1	; 0x01
    3874:	01 97       	sbiw	r24, 0x01	; 1
    3876:	11 96       	adiw	r26, 0x01	; 1
    3878:	9c 93       	st	X, r25
    387a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    387c:	fe 01       	movw	r30, r28
    387e:	e7 5a       	subi	r30, 0xA7	; 167
    3880:	ff 4f       	sbci	r31, 0xFF	; 255
    3882:	80 81       	ld	r24, Z
    3884:	91 81       	ldd	r25, Z+1	; 0x01
    3886:	00 97       	sbiw	r24, 0x00	; 0
    3888:	d1 f6       	brne	.-76     	; 0x383e <main+0x774>
    388a:	27 c0       	rjmp	.+78     	; 0x38da <main+0x810>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    388c:	8e 01       	movw	r16, r28
    388e:	07 5a       	subi	r16, 0xA7	; 167
    3890:	1f 4f       	sbci	r17, 0xFF	; 255
    3892:	fe 01       	movw	r30, r28
    3894:	e5 5a       	subi	r30, 0xA5	; 165
    3896:	ff 4f       	sbci	r31, 0xFF	; 255
    3898:	60 81       	ld	r22, Z
    389a:	71 81       	ldd	r23, Z+1	; 0x01
    389c:	82 81       	ldd	r24, Z+2	; 0x02
    389e:	93 81       	ldd	r25, Z+3	; 0x03
    38a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38a4:	dc 01       	movw	r26, r24
    38a6:	cb 01       	movw	r24, r22
    38a8:	f8 01       	movw	r30, r16
    38aa:	91 83       	std	Z+1, r25	; 0x01
    38ac:	80 83       	st	Z, r24
    38ae:	de 01       	movw	r26, r28
    38b0:	ab 5a       	subi	r26, 0xAB	; 171
    38b2:	bf 4f       	sbci	r27, 0xFF	; 255
    38b4:	fe 01       	movw	r30, r28
    38b6:	e7 5a       	subi	r30, 0xA7	; 167
    38b8:	ff 4f       	sbci	r31, 0xFF	; 255
    38ba:	80 81       	ld	r24, Z
    38bc:	91 81       	ldd	r25, Z+1	; 0x01
    38be:	8d 93       	st	X+, r24
    38c0:	9c 93       	st	X, r25
    38c2:	fe 01       	movw	r30, r28
    38c4:	eb 5a       	subi	r30, 0xAB	; 171
    38c6:	ff 4f       	sbci	r31, 0xFF	; 255
    38c8:	80 81       	ld	r24, Z
    38ca:	91 81       	ldd	r25, Z+1	; 0x01
    38cc:	01 97       	sbiw	r24, 0x01	; 1
    38ce:	f1 f7       	brne	.-4      	; 0x38cc <main+0x802>
    38d0:	fe 01       	movw	r30, r28
    38d2:	eb 5a       	subi	r30, 0xAB	; 171
    38d4:	ff 4f       	sbci	r31, 0xFF	; 255
    38d6:	91 83       	std	Z+1, r25	; 0x01
    38d8:	80 83       	st	Z, r24
	        _delay_ms(1000);
	        HLCD_voidClear();
    38da:	0e 94 f6 16 	call	0x2dec	; 0x2dec <HLCD_voidClear>

						while(1){


		// SHOW ON LCD
				HLCD_voidSetCurs(0,4);
    38de:	80 e0       	ldi	r24, 0x00	; 0
    38e0:	64 e0       	ldi	r22, 0x04	; 4
    38e2:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>
				HLCD_voidPrintString("OPTIONS");
    38e6:	86 ea       	ldi	r24, 0xA6	; 166
    38e8:	90 e0       	ldi	r25, 0x00	; 0
    38ea:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>

				HLCD_voidSetCurs(1,0);
    38ee:	81 e0       	ldi	r24, 0x01	; 1
    38f0:	60 e0       	ldi	r22, 0x00	; 0
    38f2:	0e 94 24 15 	call	0x2a48	; 0x2a48 <HLCD_voidSetCurs>
				HLCD_voidPrintString("1-FAN 2-LED 3-DR");
    38f6:	8e ea       	ldi	r24, 0xAE	; 174
    38f8:	90 e0       	ldi	r25, 0x00	; 0
    38fa:	0e 94 7d 16 	call	0x2cfa	; 0x2cfa <HLCD_voidPrintString>
               // _delay_ms(100);
				// LDR
				Value_of_Ldr = MADC_u16AnalogRead(5);
    38fe:	85 e0       	ldi	r24, 0x05	; 5
    3900:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <MADC_u16AnalogRead>
    3904:	fe 01       	movw	r30, r28
    3906:	e9 57       	subi	r30, 0x79	; 121
    3908:	ff 4f       	sbci	r31, 0xFF	; 255
    390a:	91 83       	std	Z+1, r25	; 0x01
    390c:	80 83       	st	Z, r24
				if(Value_of_Ldr >700 && Value_of_Ldr <1023 ){
    390e:	fe 01       	movw	r30, r28
    3910:	e9 57       	subi	r30, 0x79	; 121
    3912:	ff 4f       	sbci	r31, 0xFF	; 255
    3914:	80 81       	ld	r24, Z
    3916:	91 81       	ldd	r25, Z+1	; 0x01
    3918:	f2 e0       	ldi	r31, 0x02	; 2
    391a:	8d 3b       	cpi	r24, 0xBD	; 189
    391c:	9f 07       	cpc	r25, r31
    391e:	78 f0       	brcs	.+30     	; 0x393e <main+0x874>
    3920:	fe 01       	movw	r30, r28
    3922:	e9 57       	subi	r30, 0x79	; 121
    3924:	ff 4f       	sbci	r31, 0xFF	; 255
    3926:	80 81       	ld	r24, Z
    3928:	91 81       	ldd	r25, Z+1	; 0x01
    392a:	23 e0       	ldi	r18, 0x03	; 3
    392c:	8f 3f       	cpi	r24, 0xFF	; 255
    392e:	92 07       	cpc	r25, r18
    3930:	30 f4       	brcc	.+12     	; 0x393e <main+0x874>
					MDIO_voidSetPinVal(DIO_PORTD,DIO_PIN7,DIO_HIGH);
    3932:	84 e4       	ldi	r24, 0x44	; 68
    3934:	67 e0       	ldi	r22, 0x07	; 7
    3936:	41 e0       	ldi	r20, 0x01	; 1
    3938:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    393c:	05 c0       	rjmp	.+10     	; 0x3948 <main+0x87e>
				}
				else{
					MDIO_voidSetPinVal(DIO_PORTD,DIO_PIN7,DIO_LOW);
    393e:	84 e4       	ldi	r24, 0x44	; 68
    3940:	67 e0       	ldi	r22, 0x07	; 7
    3942:	40 e0       	ldi	r20, 0x00	; 0
    3944:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
				}

				// LM35
				Value_of_ADC = MADC_u16AnalogRead(4);
    3948:	84 e0       	ldi	r24, 0x04	; 4
    394a:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <MADC_u16AnalogRead>
    394e:	fe 01       	movw	r30, r28
    3950:	ef 56       	subi	r30, 0x6F	; 111
    3952:	ff 4f       	sbci	r31, 0xFF	; 255
    3954:	91 83       	std	Z+1, r25	; 0x01
    3956:	80 83       	st	Z, r24
				Analoge_voltage = ((f32)Value_of_ADC *5)/1024.0 ;
    3958:	fe 01       	movw	r30, r28
    395a:	ef 56       	subi	r30, 0x6F	; 111
    395c:	ff 4f       	sbci	r31, 0xFF	; 255
    395e:	80 81       	ld	r24, Z
    3960:	91 81       	ldd	r25, Z+1	; 0x01
    3962:	cc 01       	movw	r24, r24
    3964:	a0 e0       	ldi	r26, 0x00	; 0
    3966:	b0 e0       	ldi	r27, 0x00	; 0
    3968:	bc 01       	movw	r22, r24
    396a:	cd 01       	movw	r24, r26
    396c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3970:	dc 01       	movw	r26, r24
    3972:	cb 01       	movw	r24, r22
    3974:	bc 01       	movw	r22, r24
    3976:	cd 01       	movw	r24, r26
    3978:	20 e0       	ldi	r18, 0x00	; 0
    397a:	30 e0       	ldi	r19, 0x00	; 0
    397c:	40 ea       	ldi	r20, 0xA0	; 160
    397e:	50 e4       	ldi	r21, 0x40	; 64
    3980:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3984:	dc 01       	movw	r26, r24
    3986:	cb 01       	movw	r24, r22
    3988:	8e 01       	movw	r16, r28
    398a:	07 57       	subi	r16, 0x77	; 119
    398c:	1f 4f       	sbci	r17, 0xFF	; 255
    398e:	bc 01       	movw	r22, r24
    3990:	cd 01       	movw	r24, r26
    3992:	20 e0       	ldi	r18, 0x00	; 0
    3994:	30 e0       	ldi	r19, 0x00	; 0
    3996:	40 e8       	ldi	r20, 0x80	; 128
    3998:	54 e4       	ldi	r21, 0x44	; 68
    399a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    399e:	dc 01       	movw	r26, r24
    39a0:	cb 01       	movw	r24, r22
    39a2:	f8 01       	movw	r30, r16
    39a4:	80 83       	st	Z, r24
    39a6:	91 83       	std	Z+1, r25	; 0x01
    39a8:	a2 83       	std	Z+2, r26	; 0x02
    39aa:	b3 83       	std	Z+3, r27	; 0x03
				temp = Analoge_voltage / 0.01;
    39ac:	8e 01       	movw	r16, r28
    39ae:	03 57       	subi	r16, 0x73	; 115
    39b0:	1f 4f       	sbci	r17, 0xFF	; 255
    39b2:	fe 01       	movw	r30, r28
    39b4:	e7 57       	subi	r30, 0x77	; 119
    39b6:	ff 4f       	sbci	r31, 0xFF	; 255
    39b8:	60 81       	ld	r22, Z
    39ba:	71 81       	ldd	r23, Z+1	; 0x01
    39bc:	82 81       	ldd	r24, Z+2	; 0x02
    39be:	93 81       	ldd	r25, Z+3	; 0x03
    39c0:	2a e0       	ldi	r18, 0x0A	; 10
    39c2:	37 ed       	ldi	r19, 0xD7	; 215
    39c4:	43 e2       	ldi	r20, 0x23	; 35
    39c6:	5c e3       	ldi	r21, 0x3C	; 60
    39c8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    39cc:	dc 01       	movw	r26, r24
    39ce:	cb 01       	movw	r24, r22
    39d0:	f8 01       	movw	r30, r16
    39d2:	80 83       	st	Z, r24
    39d4:	91 83       	std	Z+1, r25	; 0x01
    39d6:	a2 83       	std	Z+2, r26	; 0x02
    39d8:	b3 83       	std	Z+3, r27	; 0x03
				if(temp > 30){
    39da:	fe 01       	movw	r30, r28
    39dc:	e3 57       	subi	r30, 0x73	; 115
    39de:	ff 4f       	sbci	r31, 0xFF	; 255
    39e0:	60 81       	ld	r22, Z
    39e2:	71 81       	ldd	r23, Z+1	; 0x01
    39e4:	82 81       	ldd	r24, Z+2	; 0x02
    39e6:	93 81       	ldd	r25, Z+3	; 0x03
    39e8:	20 e0       	ldi	r18, 0x00	; 0
    39ea:	30 e0       	ldi	r19, 0x00	; 0
    39ec:	40 ef       	ldi	r20, 0xF0	; 240
    39ee:	51 e4       	ldi	r21, 0x41	; 65
    39f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    39f4:	18 16       	cp	r1, r24
    39f6:	34 f4       	brge	.+12     	; 0x3a04 <main+0x93a>
								MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN3,DIO_HIGH);
    39f8:	81 e4       	ldi	r24, 0x41	; 65
    39fa:	63 e0       	ldi	r22, 0x03	; 3
    39fc:	41 e0       	ldi	r20, 0x01	; 1
    39fe:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    3a02:	05 c0       	rjmp	.+10     	; 0x3a0e <main+0x944>
							}
				else{
			         		MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN3,DIO_LOW);
    3a04:	81 e4       	ldi	r24, 0x41	; 65
    3a06:	63 e0       	ldi	r22, 0x03	; 3
    3a08:	40 e0       	ldi	r20, 0x00	; 0
    3a0a:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
					}

				// INTERFACE WITH KEYBAD
				if(KeyBad){
    3a0e:	fe 01       	movw	r30, r28
    3a10:	ed 56       	subi	r30, 0x6D	; 109
    3a12:	ff 4f       	sbci	r31, 0xFF	; 255
    3a14:	80 81       	ld	r24, Z
    3a16:	88 23       	and	r24, r24
    3a18:	09 f4       	brne	.+2      	; 0x3a1c <main+0x952>
    3a1a:	d4 c1       	rjmp	.+936    	; 0x3dc4 <main+0xcfa>
				L_u8Letter=HKEY_GetKeyBad();
    3a1c:	0e 94 8f 17 	call	0x2f1e	; 0x2f1e <HKEY_GetKeyBad>
    3a20:	fe 01       	movw	r30, r28
    3a22:	ea 57       	subi	r30, 0x7A	; 122
    3a24:	ff 4f       	sbci	r31, 0xFF	; 255
    3a26:	80 83       	st	Z, r24
				if(L_u8Letter == '3'){
    3a28:	fe 01       	movw	r30, r28
    3a2a:	ea 57       	subi	r30, 0x7A	; 122
    3a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    3a2e:	80 81       	ld	r24, Z
    3a30:	83 33       	cpi	r24, 0x33	; 51
    3a32:	09 f0       	breq	.+2      	; 0x3a36 <main+0x96c>
    3a34:	b8 c0       	rjmp	.+368    	; 0x3ba6 <main+0xadc>
					MTIMER1A_vSetCompareMatchValue(1500);
    3a36:	8c ed       	ldi	r24, 0xDC	; 220
    3a38:	95 e0       	ldi	r25, 0x05	; 5
    3a3a:	0e 94 a4 09 	call	0x1348	; 0x1348 <MTIMER1A_vSetCompareMatchValue>
    3a3e:	fe 01       	movw	r30, r28
    3a40:	ef 5a       	subi	r30, 0xAF	; 175
    3a42:	ff 4f       	sbci	r31, 0xFF	; 255
    3a44:	80 e0       	ldi	r24, 0x00	; 0
    3a46:	90 e0       	ldi	r25, 0x00	; 0
    3a48:	aa e7       	ldi	r26, 0x7A	; 122
    3a4a:	b4 e4       	ldi	r27, 0x44	; 68
    3a4c:	80 83       	st	Z, r24
    3a4e:	91 83       	std	Z+1, r25	; 0x01
    3a50:	a2 83       	std	Z+2, r26	; 0x02
    3a52:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a54:	8e 01       	movw	r16, r28
    3a56:	03 5b       	subi	r16, 0xB3	; 179
    3a58:	1f 4f       	sbci	r17, 0xFF	; 255
    3a5a:	fe 01       	movw	r30, r28
    3a5c:	ef 5a       	subi	r30, 0xAF	; 175
    3a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    3a60:	60 81       	ld	r22, Z
    3a62:	71 81       	ldd	r23, Z+1	; 0x01
    3a64:	82 81       	ldd	r24, Z+2	; 0x02
    3a66:	93 81       	ldd	r25, Z+3	; 0x03
    3a68:	20 e0       	ldi	r18, 0x00	; 0
    3a6a:	30 e0       	ldi	r19, 0x00	; 0
    3a6c:	4a ef       	ldi	r20, 0xFA	; 250
    3a6e:	54 e4       	ldi	r21, 0x44	; 68
    3a70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a74:	dc 01       	movw	r26, r24
    3a76:	cb 01       	movw	r24, r22
    3a78:	f8 01       	movw	r30, r16
    3a7a:	80 83       	st	Z, r24
    3a7c:	91 83       	std	Z+1, r25	; 0x01
    3a7e:	a2 83       	std	Z+2, r26	; 0x02
    3a80:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3a82:	fe 01       	movw	r30, r28
    3a84:	e3 5b       	subi	r30, 0xB3	; 179
    3a86:	ff 4f       	sbci	r31, 0xFF	; 255
    3a88:	60 81       	ld	r22, Z
    3a8a:	71 81       	ldd	r23, Z+1	; 0x01
    3a8c:	82 81       	ldd	r24, Z+2	; 0x02
    3a8e:	93 81       	ldd	r25, Z+3	; 0x03
    3a90:	20 e0       	ldi	r18, 0x00	; 0
    3a92:	30 e0       	ldi	r19, 0x00	; 0
    3a94:	40 e8       	ldi	r20, 0x80	; 128
    3a96:	5f e3       	ldi	r21, 0x3F	; 63
    3a98:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a9c:	88 23       	and	r24, r24
    3a9e:	44 f4       	brge	.+16     	; 0x3ab0 <main+0x9e6>
		__ticks = 1;
    3aa0:	fe 01       	movw	r30, r28
    3aa2:	e5 5b       	subi	r30, 0xB5	; 181
    3aa4:	ff 4f       	sbci	r31, 0xFF	; 255
    3aa6:	81 e0       	ldi	r24, 0x01	; 1
    3aa8:	90 e0       	ldi	r25, 0x00	; 0
    3aaa:	91 83       	std	Z+1, r25	; 0x01
    3aac:	80 83       	st	Z, r24
    3aae:	64 c0       	rjmp	.+200    	; 0x3b78 <main+0xaae>
	else if (__tmp > 65535)
    3ab0:	fe 01       	movw	r30, r28
    3ab2:	e3 5b       	subi	r30, 0xB3	; 179
    3ab4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ab6:	60 81       	ld	r22, Z
    3ab8:	71 81       	ldd	r23, Z+1	; 0x01
    3aba:	82 81       	ldd	r24, Z+2	; 0x02
    3abc:	93 81       	ldd	r25, Z+3	; 0x03
    3abe:	20 e0       	ldi	r18, 0x00	; 0
    3ac0:	3f ef       	ldi	r19, 0xFF	; 255
    3ac2:	4f e7       	ldi	r20, 0x7F	; 127
    3ac4:	57 e4       	ldi	r21, 0x47	; 71
    3ac6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3aca:	18 16       	cp	r1, r24
    3acc:	0c f0       	brlt	.+2      	; 0x3ad0 <main+0xa06>
    3ace:	43 c0       	rjmp	.+134    	; 0x3b56 <main+0xa8c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ad0:	fe 01       	movw	r30, r28
    3ad2:	ef 5a       	subi	r30, 0xAF	; 175
    3ad4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ad6:	60 81       	ld	r22, Z
    3ad8:	71 81       	ldd	r23, Z+1	; 0x01
    3ada:	82 81       	ldd	r24, Z+2	; 0x02
    3adc:	93 81       	ldd	r25, Z+3	; 0x03
    3ade:	20 e0       	ldi	r18, 0x00	; 0
    3ae0:	30 e0       	ldi	r19, 0x00	; 0
    3ae2:	40 e2       	ldi	r20, 0x20	; 32
    3ae4:	51 e4       	ldi	r21, 0x41	; 65
    3ae6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3aea:	dc 01       	movw	r26, r24
    3aec:	cb 01       	movw	r24, r22
    3aee:	8e 01       	movw	r16, r28
    3af0:	05 5b       	subi	r16, 0xB5	; 181
    3af2:	1f 4f       	sbci	r17, 0xFF	; 255
    3af4:	bc 01       	movw	r22, r24
    3af6:	cd 01       	movw	r24, r26
    3af8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3afc:	dc 01       	movw	r26, r24
    3afe:	cb 01       	movw	r24, r22
    3b00:	f8 01       	movw	r30, r16
    3b02:	91 83       	std	Z+1, r25	; 0x01
    3b04:	80 83       	st	Z, r24
    3b06:	1f c0       	rjmp	.+62     	; 0x3b46 <main+0xa7c>
    3b08:	fe 01       	movw	r30, r28
    3b0a:	e7 5b       	subi	r30, 0xB7	; 183
    3b0c:	ff 4f       	sbci	r31, 0xFF	; 255
    3b0e:	88 ec       	ldi	r24, 0xC8	; 200
    3b10:	90 e0       	ldi	r25, 0x00	; 0
    3b12:	91 83       	std	Z+1, r25	; 0x01
    3b14:	80 83       	st	Z, r24
    3b16:	fe 01       	movw	r30, r28
    3b18:	e7 5b       	subi	r30, 0xB7	; 183
    3b1a:	ff 4f       	sbci	r31, 0xFF	; 255
    3b1c:	80 81       	ld	r24, Z
    3b1e:	91 81       	ldd	r25, Z+1	; 0x01
    3b20:	01 97       	sbiw	r24, 0x01	; 1
    3b22:	f1 f7       	brne	.-4      	; 0x3b20 <main+0xa56>
    3b24:	fe 01       	movw	r30, r28
    3b26:	e7 5b       	subi	r30, 0xB7	; 183
    3b28:	ff 4f       	sbci	r31, 0xFF	; 255
    3b2a:	91 83       	std	Z+1, r25	; 0x01
    3b2c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b2e:	de 01       	movw	r26, r28
    3b30:	a5 5b       	subi	r26, 0xB5	; 181
    3b32:	bf 4f       	sbci	r27, 0xFF	; 255
    3b34:	fe 01       	movw	r30, r28
    3b36:	e5 5b       	subi	r30, 0xB5	; 181
    3b38:	ff 4f       	sbci	r31, 0xFF	; 255
    3b3a:	80 81       	ld	r24, Z
    3b3c:	91 81       	ldd	r25, Z+1	; 0x01
    3b3e:	01 97       	sbiw	r24, 0x01	; 1
    3b40:	11 96       	adiw	r26, 0x01	; 1
    3b42:	9c 93       	st	X, r25
    3b44:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b46:	fe 01       	movw	r30, r28
    3b48:	e5 5b       	subi	r30, 0xB5	; 181
    3b4a:	ff 4f       	sbci	r31, 0xFF	; 255
    3b4c:	80 81       	ld	r24, Z
    3b4e:	91 81       	ldd	r25, Z+1	; 0x01
    3b50:	00 97       	sbiw	r24, 0x00	; 0
    3b52:	d1 f6       	brne	.-76     	; 0x3b08 <main+0xa3e>
    3b54:	28 c0       	rjmp	.+80     	; 0x3ba6 <main+0xadc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b56:	8e 01       	movw	r16, r28
    3b58:	05 5b       	subi	r16, 0xB5	; 181
    3b5a:	1f 4f       	sbci	r17, 0xFF	; 255
    3b5c:	fe 01       	movw	r30, r28
    3b5e:	e3 5b       	subi	r30, 0xB3	; 179
    3b60:	ff 4f       	sbci	r31, 0xFF	; 255
    3b62:	60 81       	ld	r22, Z
    3b64:	71 81       	ldd	r23, Z+1	; 0x01
    3b66:	82 81       	ldd	r24, Z+2	; 0x02
    3b68:	93 81       	ldd	r25, Z+3	; 0x03
    3b6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b6e:	dc 01       	movw	r26, r24
    3b70:	cb 01       	movw	r24, r22
    3b72:	f8 01       	movw	r30, r16
    3b74:	91 83       	std	Z+1, r25	; 0x01
    3b76:	80 83       	st	Z, r24
    3b78:	de 01       	movw	r26, r28
    3b7a:	a9 5b       	subi	r26, 0xB9	; 185
    3b7c:	bf 4f       	sbci	r27, 0xFF	; 255
    3b7e:	fe 01       	movw	r30, r28
    3b80:	e5 5b       	subi	r30, 0xB5	; 181
    3b82:	ff 4f       	sbci	r31, 0xFF	; 255
    3b84:	80 81       	ld	r24, Z
    3b86:	91 81       	ldd	r25, Z+1	; 0x01
    3b88:	11 96       	adiw	r26, 0x01	; 1
    3b8a:	9c 93       	st	X, r25
    3b8c:	8e 93       	st	-X, r24
    3b8e:	fe 01       	movw	r30, r28
    3b90:	e9 5b       	subi	r30, 0xB9	; 185
    3b92:	ff 4f       	sbci	r31, 0xFF	; 255
    3b94:	80 81       	ld	r24, Z
    3b96:	91 81       	ldd	r25, Z+1	; 0x01
    3b98:	01 97       	sbiw	r24, 0x01	; 1
    3b9a:	f1 f7       	brne	.-4      	; 0x3b98 <main+0xace>
    3b9c:	fe 01       	movw	r30, r28
    3b9e:	e9 5b       	subi	r30, 0xB9	; 185
    3ba0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ba2:	91 83       	std	Z+1, r25	; 0x01
    3ba4:	80 83       	st	Z, r24
					  _delay_ms(1000);
		}
				if(L_u8Letter == '1'){
    3ba6:	fe 01       	movw	r30, r28
    3ba8:	ea 57       	subi	r30, 0x7A	; 122
    3baa:	ff 4f       	sbci	r31, 0xFF	; 255
    3bac:	80 81       	ld	r24, Z
    3bae:	81 33       	cpi	r24, 0x31	; 49
    3bb0:	09 f0       	breq	.+2      	; 0x3bb4 <main+0xaea>
    3bb2:	8a c0       	rjmp	.+276    	; 0x3cc8 <main+0xbfe>
					MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN3,DIO_HIGH);
    3bb4:	81 e4       	ldi	r24, 0x41	; 65
    3bb6:	63 e0       	ldi	r22, 0x03	; 3
    3bb8:	41 e0       	ldi	r20, 0x01	; 1
    3bba:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    3bbe:	fe 01       	movw	r30, r28
    3bc0:	ed 5b       	subi	r30, 0xBD	; 189
    3bc2:	ff 4f       	sbci	r31, 0xFF	; 255
    3bc4:	80 e0       	ldi	r24, 0x00	; 0
    3bc6:	90 e8       	ldi	r25, 0x80	; 128
    3bc8:	ab e3       	ldi	r26, 0x3B	; 59
    3bca:	b5 e4       	ldi	r27, 0x45	; 69
    3bcc:	80 83       	st	Z, r24
    3bce:	91 83       	std	Z+1, r25	; 0x01
    3bd0:	a2 83       	std	Z+2, r26	; 0x02
    3bd2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bd4:	8e 01       	movw	r16, r28
    3bd6:	01 5c       	subi	r16, 0xC1	; 193
    3bd8:	1f 4f       	sbci	r17, 0xFF	; 255
    3bda:	fe 01       	movw	r30, r28
    3bdc:	ed 5b       	subi	r30, 0xBD	; 189
    3bde:	ff 4f       	sbci	r31, 0xFF	; 255
    3be0:	60 81       	ld	r22, Z
    3be2:	71 81       	ldd	r23, Z+1	; 0x01
    3be4:	82 81       	ldd	r24, Z+2	; 0x02
    3be6:	93 81       	ldd	r25, Z+3	; 0x03
    3be8:	20 e0       	ldi	r18, 0x00	; 0
    3bea:	30 e0       	ldi	r19, 0x00	; 0
    3bec:	4a ef       	ldi	r20, 0xFA	; 250
    3bee:	54 e4       	ldi	r21, 0x44	; 68
    3bf0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bf4:	dc 01       	movw	r26, r24
    3bf6:	cb 01       	movw	r24, r22
    3bf8:	f8 01       	movw	r30, r16
    3bfa:	80 83       	st	Z, r24
    3bfc:	91 83       	std	Z+1, r25	; 0x01
    3bfe:	a2 83       	std	Z+2, r26	; 0x02
    3c00:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3c02:	fe 01       	movw	r30, r28
    3c04:	ff 96       	adiw	r30, 0x3f	; 63
    3c06:	60 81       	ld	r22, Z
    3c08:	71 81       	ldd	r23, Z+1	; 0x01
    3c0a:	82 81       	ldd	r24, Z+2	; 0x02
    3c0c:	93 81       	ldd	r25, Z+3	; 0x03
    3c0e:	20 e0       	ldi	r18, 0x00	; 0
    3c10:	30 e0       	ldi	r19, 0x00	; 0
    3c12:	40 e8       	ldi	r20, 0x80	; 128
    3c14:	5f e3       	ldi	r21, 0x3F	; 63
    3c16:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3c1a:	88 23       	and	r24, r24
    3c1c:	2c f4       	brge	.+10     	; 0x3c28 <main+0xb5e>
		__ticks = 1;
    3c1e:	81 e0       	ldi	r24, 0x01	; 1
    3c20:	90 e0       	ldi	r25, 0x00	; 0
    3c22:	9e af       	std	Y+62, r25	; 0x3e
    3c24:	8d af       	std	Y+61, r24	; 0x3d
    3c26:	46 c0       	rjmp	.+140    	; 0x3cb4 <main+0xbea>
	else if (__tmp > 65535)
    3c28:	fe 01       	movw	r30, r28
    3c2a:	ff 96       	adiw	r30, 0x3f	; 63
    3c2c:	60 81       	ld	r22, Z
    3c2e:	71 81       	ldd	r23, Z+1	; 0x01
    3c30:	82 81       	ldd	r24, Z+2	; 0x02
    3c32:	93 81       	ldd	r25, Z+3	; 0x03
    3c34:	20 e0       	ldi	r18, 0x00	; 0
    3c36:	3f ef       	ldi	r19, 0xFF	; 255
    3c38:	4f e7       	ldi	r20, 0x7F	; 127
    3c3a:	57 e4       	ldi	r21, 0x47	; 71
    3c3c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3c40:	18 16       	cp	r1, r24
    3c42:	64 f5       	brge	.+88     	; 0x3c9c <main+0xbd2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c44:	fe 01       	movw	r30, r28
    3c46:	ed 5b       	subi	r30, 0xBD	; 189
    3c48:	ff 4f       	sbci	r31, 0xFF	; 255
    3c4a:	60 81       	ld	r22, Z
    3c4c:	71 81       	ldd	r23, Z+1	; 0x01
    3c4e:	82 81       	ldd	r24, Z+2	; 0x02
    3c50:	93 81       	ldd	r25, Z+3	; 0x03
    3c52:	20 e0       	ldi	r18, 0x00	; 0
    3c54:	30 e0       	ldi	r19, 0x00	; 0
    3c56:	40 e2       	ldi	r20, 0x20	; 32
    3c58:	51 e4       	ldi	r21, 0x41	; 65
    3c5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c5e:	dc 01       	movw	r26, r24
    3c60:	cb 01       	movw	r24, r22
    3c62:	bc 01       	movw	r22, r24
    3c64:	cd 01       	movw	r24, r26
    3c66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c6a:	dc 01       	movw	r26, r24
    3c6c:	cb 01       	movw	r24, r22
    3c6e:	9e af       	std	Y+62, r25	; 0x3e
    3c70:	8d af       	std	Y+61, r24	; 0x3d
    3c72:	0f c0       	rjmp	.+30     	; 0x3c92 <main+0xbc8>
    3c74:	88 ec       	ldi	r24, 0xC8	; 200
    3c76:	90 e0       	ldi	r25, 0x00	; 0
    3c78:	9c af       	std	Y+60, r25	; 0x3c
    3c7a:	8b af       	std	Y+59, r24	; 0x3b
    3c7c:	8b ad       	ldd	r24, Y+59	; 0x3b
    3c7e:	9c ad       	ldd	r25, Y+60	; 0x3c
    3c80:	01 97       	sbiw	r24, 0x01	; 1
    3c82:	f1 f7       	brne	.-4      	; 0x3c80 <main+0xbb6>
    3c84:	9c af       	std	Y+60, r25	; 0x3c
    3c86:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c88:	8d ad       	ldd	r24, Y+61	; 0x3d
    3c8a:	9e ad       	ldd	r25, Y+62	; 0x3e
    3c8c:	01 97       	sbiw	r24, 0x01	; 1
    3c8e:	9e af       	std	Y+62, r25	; 0x3e
    3c90:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c92:	8d ad       	ldd	r24, Y+61	; 0x3d
    3c94:	9e ad       	ldd	r25, Y+62	; 0x3e
    3c96:	00 97       	sbiw	r24, 0x00	; 0
    3c98:	69 f7       	brne	.-38     	; 0x3c74 <main+0xbaa>
    3c9a:	16 c0       	rjmp	.+44     	; 0x3cc8 <main+0xbfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c9c:	fe 01       	movw	r30, r28
    3c9e:	ff 96       	adiw	r30, 0x3f	; 63
    3ca0:	60 81       	ld	r22, Z
    3ca2:	71 81       	ldd	r23, Z+1	; 0x01
    3ca4:	82 81       	ldd	r24, Z+2	; 0x02
    3ca6:	93 81       	ldd	r25, Z+3	; 0x03
    3ca8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cac:	dc 01       	movw	r26, r24
    3cae:	cb 01       	movw	r24, r22
    3cb0:	9e af       	std	Y+62, r25	; 0x3e
    3cb2:	8d af       	std	Y+61, r24	; 0x3d
    3cb4:	8d ad       	ldd	r24, Y+61	; 0x3d
    3cb6:	9e ad       	ldd	r25, Y+62	; 0x3e
    3cb8:	9a af       	std	Y+58, r25	; 0x3a
    3cba:	89 af       	std	Y+57, r24	; 0x39
    3cbc:	89 ad       	ldd	r24, Y+57	; 0x39
    3cbe:	9a ad       	ldd	r25, Y+58	; 0x3a
    3cc0:	01 97       	sbiw	r24, 0x01	; 1
    3cc2:	f1 f7       	brne	.-4      	; 0x3cc0 <main+0xbf6>
    3cc4:	9a af       	std	Y+58, r25	; 0x3a
    3cc6:	89 af       	std	Y+57, r24	; 0x39
					_delay_ms(3000);
				}
				if(L_u8Letter == '2'){
    3cc8:	fe 01       	movw	r30, r28
    3cca:	ea 57       	subi	r30, 0x7A	; 122
    3ccc:	ff 4f       	sbci	r31, 0xFF	; 255
    3cce:	80 81       	ld	r24, Z
    3cd0:	82 33       	cpi	r24, 0x32	; 50
    3cd2:	09 f0       	breq	.+2      	; 0x3cd6 <main+0xc0c>
    3cd4:	77 c0       	rjmp	.+238    	; 0x3dc4 <main+0xcfa>
					MDIO_voidSetPinVal(DIO_PORTD,DIO_PIN7,DIO_HIGH);
    3cd6:	84 e4       	ldi	r24, 0x44	; 68
    3cd8:	67 e0       	ldi	r22, 0x07	; 7
    3cda:	41 e0       	ldi	r20, 0x01	; 1
    3cdc:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    3ce0:	80 e0       	ldi	r24, 0x00	; 0
    3ce2:	90 e0       	ldi	r25, 0x00	; 0
    3ce4:	aa e7       	ldi	r26, 0x7A	; 122
    3ce6:	b4 e4       	ldi	r27, 0x44	; 68
    3ce8:	8d ab       	std	Y+53, r24	; 0x35
    3cea:	9e ab       	std	Y+54, r25	; 0x36
    3cec:	af ab       	std	Y+55, r26	; 0x37
    3cee:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3cf0:	6d a9       	ldd	r22, Y+53	; 0x35
    3cf2:	7e a9       	ldd	r23, Y+54	; 0x36
    3cf4:	8f a9       	ldd	r24, Y+55	; 0x37
    3cf6:	98 ad       	ldd	r25, Y+56	; 0x38
    3cf8:	20 e0       	ldi	r18, 0x00	; 0
    3cfa:	30 e0       	ldi	r19, 0x00	; 0
    3cfc:	4a ef       	ldi	r20, 0xFA	; 250
    3cfe:	54 e4       	ldi	r21, 0x44	; 68
    3d00:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d04:	dc 01       	movw	r26, r24
    3d06:	cb 01       	movw	r24, r22
    3d08:	89 ab       	std	Y+49, r24	; 0x31
    3d0a:	9a ab       	std	Y+50, r25	; 0x32
    3d0c:	ab ab       	std	Y+51, r26	; 0x33
    3d0e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3d10:	69 a9       	ldd	r22, Y+49	; 0x31
    3d12:	7a a9       	ldd	r23, Y+50	; 0x32
    3d14:	8b a9       	ldd	r24, Y+51	; 0x33
    3d16:	9c a9       	ldd	r25, Y+52	; 0x34
    3d18:	20 e0       	ldi	r18, 0x00	; 0
    3d1a:	30 e0       	ldi	r19, 0x00	; 0
    3d1c:	40 e8       	ldi	r20, 0x80	; 128
    3d1e:	5f e3       	ldi	r21, 0x3F	; 63
    3d20:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d24:	88 23       	and	r24, r24
    3d26:	2c f4       	brge	.+10     	; 0x3d32 <main+0xc68>
		__ticks = 1;
    3d28:	81 e0       	ldi	r24, 0x01	; 1
    3d2a:	90 e0       	ldi	r25, 0x00	; 0
    3d2c:	98 ab       	std	Y+48, r25	; 0x30
    3d2e:	8f a7       	std	Y+47, r24	; 0x2f
    3d30:	3f c0       	rjmp	.+126    	; 0x3db0 <main+0xce6>
	else if (__tmp > 65535)
    3d32:	69 a9       	ldd	r22, Y+49	; 0x31
    3d34:	7a a9       	ldd	r23, Y+50	; 0x32
    3d36:	8b a9       	ldd	r24, Y+51	; 0x33
    3d38:	9c a9       	ldd	r25, Y+52	; 0x34
    3d3a:	20 e0       	ldi	r18, 0x00	; 0
    3d3c:	3f ef       	ldi	r19, 0xFF	; 255
    3d3e:	4f e7       	ldi	r20, 0x7F	; 127
    3d40:	57 e4       	ldi	r21, 0x47	; 71
    3d42:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3d46:	18 16       	cp	r1, r24
    3d48:	4c f5       	brge	.+82     	; 0x3d9c <main+0xcd2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d4a:	6d a9       	ldd	r22, Y+53	; 0x35
    3d4c:	7e a9       	ldd	r23, Y+54	; 0x36
    3d4e:	8f a9       	ldd	r24, Y+55	; 0x37
    3d50:	98 ad       	ldd	r25, Y+56	; 0x38
    3d52:	20 e0       	ldi	r18, 0x00	; 0
    3d54:	30 e0       	ldi	r19, 0x00	; 0
    3d56:	40 e2       	ldi	r20, 0x20	; 32
    3d58:	51 e4       	ldi	r21, 0x41	; 65
    3d5a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d5e:	dc 01       	movw	r26, r24
    3d60:	cb 01       	movw	r24, r22
    3d62:	bc 01       	movw	r22, r24
    3d64:	cd 01       	movw	r24, r26
    3d66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d6a:	dc 01       	movw	r26, r24
    3d6c:	cb 01       	movw	r24, r22
    3d6e:	98 ab       	std	Y+48, r25	; 0x30
    3d70:	8f a7       	std	Y+47, r24	; 0x2f
    3d72:	0f c0       	rjmp	.+30     	; 0x3d92 <main+0xcc8>
    3d74:	88 ec       	ldi	r24, 0xC8	; 200
    3d76:	90 e0       	ldi	r25, 0x00	; 0
    3d78:	9e a7       	std	Y+46, r25	; 0x2e
    3d7a:	8d a7       	std	Y+45, r24	; 0x2d
    3d7c:	8d a5       	ldd	r24, Y+45	; 0x2d
    3d7e:	9e a5       	ldd	r25, Y+46	; 0x2e
    3d80:	01 97       	sbiw	r24, 0x01	; 1
    3d82:	f1 f7       	brne	.-4      	; 0x3d80 <main+0xcb6>
    3d84:	9e a7       	std	Y+46, r25	; 0x2e
    3d86:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d88:	8f a5       	ldd	r24, Y+47	; 0x2f
    3d8a:	98 a9       	ldd	r25, Y+48	; 0x30
    3d8c:	01 97       	sbiw	r24, 0x01	; 1
    3d8e:	98 ab       	std	Y+48, r25	; 0x30
    3d90:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d92:	8f a5       	ldd	r24, Y+47	; 0x2f
    3d94:	98 a9       	ldd	r25, Y+48	; 0x30
    3d96:	00 97       	sbiw	r24, 0x00	; 0
    3d98:	69 f7       	brne	.-38     	; 0x3d74 <main+0xcaa>
    3d9a:	14 c0       	rjmp	.+40     	; 0x3dc4 <main+0xcfa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d9c:	69 a9       	ldd	r22, Y+49	; 0x31
    3d9e:	7a a9       	ldd	r23, Y+50	; 0x32
    3da0:	8b a9       	ldd	r24, Y+51	; 0x33
    3da2:	9c a9       	ldd	r25, Y+52	; 0x34
    3da4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3da8:	dc 01       	movw	r26, r24
    3daa:	cb 01       	movw	r24, r22
    3dac:	98 ab       	std	Y+48, r25	; 0x30
    3dae:	8f a7       	std	Y+47, r24	; 0x2f
    3db0:	8f a5       	ldd	r24, Y+47	; 0x2f
    3db2:	98 a9       	ldd	r25, Y+48	; 0x30
    3db4:	9c a7       	std	Y+44, r25	; 0x2c
    3db6:	8b a7       	std	Y+43, r24	; 0x2b
    3db8:	8b a5       	ldd	r24, Y+43	; 0x2b
    3dba:	9c a5       	ldd	r25, Y+44	; 0x2c
    3dbc:	01 97       	sbiw	r24, 0x01	; 1
    3dbe:	f1 f7       	brne	.-4      	; 0x3dbc <main+0xcf2>
    3dc0:	9c a7       	std	Y+44, r25	; 0x2c
    3dc2:	8b a7       	std	Y+43, r24	; 0x2b
					_delay_ms(1000);
				}

				}
				if(Blt){
    3dc4:	fe 01       	movw	r30, r28
    3dc6:	ec 56       	subi	r30, 0x6C	; 108
    3dc8:	ff 4f       	sbci	r31, 0xFF	; 255
    3dca:	80 81       	ld	r24, Z
    3dcc:	88 23       	and	r24, r24
    3dce:	09 f4       	brne	.+2      	; 0x3dd2 <main+0xd08>
    3dd0:	86 cd       	rjmp	.-1268   	; 0x38de <main+0x814>

					u8 L_Oblth = UART_u8ReadNonBlocking();
    3dd2:	0e 94 4b 08 	call	0x1096	; 0x1096 <UART_u8ReadNonBlocking>
    3dd6:	fe 01       	movw	r30, r28
    3dd8:	e1 58       	subi	r30, 0x81	; 129
    3dda:	ff 4f       	sbci	r31, 0xFF	; 255
    3ddc:	80 83       	st	Z, r24
					if(L_Oblth){
    3dde:	fe 01       	movw	r30, r28
    3de0:	e1 58       	subi	r30, 0x81	; 129
    3de2:	ff 4f       	sbci	r31, 0xFF	; 255
    3de4:	80 81       	ld	r24, Z
    3de6:	88 23       	and	r24, r24
    3de8:	09 f4       	brne	.+2      	; 0x3dec <main+0xd22>
    3dea:	79 cd       	rjmp	.-1294   	; 0x38de <main+0x814>
					UART_vSend((u16)L_Oblth);
    3dec:	fe 01       	movw	r30, r28
    3dee:	e1 58       	subi	r30, 0x81	; 129
    3df0:	ff 4f       	sbci	r31, 0xFF	; 255
    3df2:	80 81       	ld	r24, Z
    3df4:	88 2f       	mov	r24, r24
    3df6:	90 e0       	ldi	r25, 0x00	; 0
    3df8:	0e 94 10 08 	call	0x1020	; 0x1020 <UART_vSend>
					if(L_Oblth == '3'){
    3dfc:	fe 01       	movw	r30, r28
    3dfe:	e1 58       	subi	r30, 0x81	; 129
    3e00:	ff 4f       	sbci	r31, 0xFF	; 255
    3e02:	80 81       	ld	r24, Z
    3e04:	83 33       	cpi	r24, 0x33	; 51
    3e06:	09 f0       	breq	.+2      	; 0x3e0a <main+0xd40>
    3e08:	76 c0       	rjmp	.+236    	; 0x3ef6 <main+0xe2c>
						MTIMER1A_vSetCompareMatchValue(1500);
    3e0a:	8c ed       	ldi	r24, 0xDC	; 220
    3e0c:	95 e0       	ldi	r25, 0x05	; 5
    3e0e:	0e 94 a4 09 	call	0x1348	; 0x1348 <MTIMER1A_vSetCompareMatchValue>
    3e12:	80 e0       	ldi	r24, 0x00	; 0
    3e14:	90 e8       	ldi	r25, 0x80	; 128
    3e16:	ab e3       	ldi	r26, 0x3B	; 59
    3e18:	b5 e4       	ldi	r27, 0x45	; 69
    3e1a:	8f a3       	std	Y+39, r24	; 0x27
    3e1c:	98 a7       	std	Y+40, r25	; 0x28
    3e1e:	a9 a7       	std	Y+41, r26	; 0x29
    3e20:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e22:	6f a1       	ldd	r22, Y+39	; 0x27
    3e24:	78 a5       	ldd	r23, Y+40	; 0x28
    3e26:	89 a5       	ldd	r24, Y+41	; 0x29
    3e28:	9a a5       	ldd	r25, Y+42	; 0x2a
    3e2a:	20 e0       	ldi	r18, 0x00	; 0
    3e2c:	30 e0       	ldi	r19, 0x00	; 0
    3e2e:	4a ef       	ldi	r20, 0xFA	; 250
    3e30:	54 e4       	ldi	r21, 0x44	; 68
    3e32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e36:	dc 01       	movw	r26, r24
    3e38:	cb 01       	movw	r24, r22
    3e3a:	8b a3       	std	Y+35, r24	; 0x23
    3e3c:	9c a3       	std	Y+36, r25	; 0x24
    3e3e:	ad a3       	std	Y+37, r26	; 0x25
    3e40:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3e42:	6b a1       	ldd	r22, Y+35	; 0x23
    3e44:	7c a1       	ldd	r23, Y+36	; 0x24
    3e46:	8d a1       	ldd	r24, Y+37	; 0x25
    3e48:	9e a1       	ldd	r25, Y+38	; 0x26
    3e4a:	20 e0       	ldi	r18, 0x00	; 0
    3e4c:	30 e0       	ldi	r19, 0x00	; 0
    3e4e:	40 e8       	ldi	r20, 0x80	; 128
    3e50:	5f e3       	ldi	r21, 0x3F	; 63
    3e52:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e56:	88 23       	and	r24, r24
    3e58:	2c f4       	brge	.+10     	; 0x3e64 <main+0xd9a>
		__ticks = 1;
    3e5a:	81 e0       	ldi	r24, 0x01	; 1
    3e5c:	90 e0       	ldi	r25, 0x00	; 0
    3e5e:	9a a3       	std	Y+34, r25	; 0x22
    3e60:	89 a3       	std	Y+33, r24	; 0x21
    3e62:	3f c0       	rjmp	.+126    	; 0x3ee2 <main+0xe18>
	else if (__tmp > 65535)
    3e64:	6b a1       	ldd	r22, Y+35	; 0x23
    3e66:	7c a1       	ldd	r23, Y+36	; 0x24
    3e68:	8d a1       	ldd	r24, Y+37	; 0x25
    3e6a:	9e a1       	ldd	r25, Y+38	; 0x26
    3e6c:	20 e0       	ldi	r18, 0x00	; 0
    3e6e:	3f ef       	ldi	r19, 0xFF	; 255
    3e70:	4f e7       	ldi	r20, 0x7F	; 127
    3e72:	57 e4       	ldi	r21, 0x47	; 71
    3e74:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e78:	18 16       	cp	r1, r24
    3e7a:	4c f5       	brge	.+82     	; 0x3ece <main+0xe04>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e7c:	6f a1       	ldd	r22, Y+39	; 0x27
    3e7e:	78 a5       	ldd	r23, Y+40	; 0x28
    3e80:	89 a5       	ldd	r24, Y+41	; 0x29
    3e82:	9a a5       	ldd	r25, Y+42	; 0x2a
    3e84:	20 e0       	ldi	r18, 0x00	; 0
    3e86:	30 e0       	ldi	r19, 0x00	; 0
    3e88:	40 e2       	ldi	r20, 0x20	; 32
    3e8a:	51 e4       	ldi	r21, 0x41	; 65
    3e8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e90:	dc 01       	movw	r26, r24
    3e92:	cb 01       	movw	r24, r22
    3e94:	bc 01       	movw	r22, r24
    3e96:	cd 01       	movw	r24, r26
    3e98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e9c:	dc 01       	movw	r26, r24
    3e9e:	cb 01       	movw	r24, r22
    3ea0:	9a a3       	std	Y+34, r25	; 0x22
    3ea2:	89 a3       	std	Y+33, r24	; 0x21
    3ea4:	0f c0       	rjmp	.+30     	; 0x3ec4 <main+0xdfa>
    3ea6:	88 ec       	ldi	r24, 0xC8	; 200
    3ea8:	90 e0       	ldi	r25, 0x00	; 0
    3eaa:	98 a3       	std	Y+32, r25	; 0x20
    3eac:	8f 8f       	std	Y+31, r24	; 0x1f
    3eae:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3eb0:	98 a1       	ldd	r25, Y+32	; 0x20
    3eb2:	01 97       	sbiw	r24, 0x01	; 1
    3eb4:	f1 f7       	brne	.-4      	; 0x3eb2 <main+0xde8>
    3eb6:	98 a3       	std	Y+32, r25	; 0x20
    3eb8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3eba:	89 a1       	ldd	r24, Y+33	; 0x21
    3ebc:	9a a1       	ldd	r25, Y+34	; 0x22
    3ebe:	01 97       	sbiw	r24, 0x01	; 1
    3ec0:	9a a3       	std	Y+34, r25	; 0x22
    3ec2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ec4:	89 a1       	ldd	r24, Y+33	; 0x21
    3ec6:	9a a1       	ldd	r25, Y+34	; 0x22
    3ec8:	00 97       	sbiw	r24, 0x00	; 0
    3eca:	69 f7       	brne	.-38     	; 0x3ea6 <main+0xddc>
    3ecc:	14 c0       	rjmp	.+40     	; 0x3ef6 <main+0xe2c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ece:	6b a1       	ldd	r22, Y+35	; 0x23
    3ed0:	7c a1       	ldd	r23, Y+36	; 0x24
    3ed2:	8d a1       	ldd	r24, Y+37	; 0x25
    3ed4:	9e a1       	ldd	r25, Y+38	; 0x26
    3ed6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3eda:	dc 01       	movw	r26, r24
    3edc:	cb 01       	movw	r24, r22
    3ede:	9a a3       	std	Y+34, r25	; 0x22
    3ee0:	89 a3       	std	Y+33, r24	; 0x21
    3ee2:	89 a1       	ldd	r24, Y+33	; 0x21
    3ee4:	9a a1       	ldd	r25, Y+34	; 0x22
    3ee6:	9e 8f       	std	Y+30, r25	; 0x1e
    3ee8:	8d 8f       	std	Y+29, r24	; 0x1d
    3eea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3eec:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3eee:	01 97       	sbiw	r24, 0x01	; 1
    3ef0:	f1 f7       	brne	.-4      	; 0x3eee <main+0xe24>
    3ef2:	9e 8f       	std	Y+30, r25	; 0x1e
    3ef4:	8d 8f       	std	Y+29, r24	; 0x1d
						_delay_ms(3000);
					}
					if(L_Oblth == '1'){
    3ef6:	fe 01       	movw	r30, r28
    3ef8:	e1 58       	subi	r30, 0x81	; 129
    3efa:	ff 4f       	sbci	r31, 0xFF	; 255
    3efc:	80 81       	ld	r24, Z
    3efe:	81 33       	cpi	r24, 0x31	; 49
    3f00:	09 f0       	breq	.+2      	; 0x3f04 <main+0xe3a>
    3f02:	77 c0       	rjmp	.+238    	; 0x3ff2 <main+0xf28>
						MDIO_voidSetPinVal(DIO_PORTA,DIO_PIN3,DIO_HIGH);
    3f04:	81 e4       	ldi	r24, 0x41	; 65
    3f06:	63 e0       	ldi	r22, 0x03	; 3
    3f08:	41 e0       	ldi	r20, 0x01	; 1
    3f0a:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    3f0e:	80 e0       	ldi	r24, 0x00	; 0
    3f10:	90 e8       	ldi	r25, 0x80	; 128
    3f12:	ab e3       	ldi	r26, 0x3B	; 59
    3f14:	b5 e4       	ldi	r27, 0x45	; 69
    3f16:	89 8f       	std	Y+25, r24	; 0x19
    3f18:	9a 8f       	std	Y+26, r25	; 0x1a
    3f1a:	ab 8f       	std	Y+27, r26	; 0x1b
    3f1c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f1e:	69 8d       	ldd	r22, Y+25	; 0x19
    3f20:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3f22:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3f24:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3f26:	20 e0       	ldi	r18, 0x00	; 0
    3f28:	30 e0       	ldi	r19, 0x00	; 0
    3f2a:	4a ef       	ldi	r20, 0xFA	; 250
    3f2c:	54 e4       	ldi	r21, 0x44	; 68
    3f2e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f32:	dc 01       	movw	r26, r24
    3f34:	cb 01       	movw	r24, r22
    3f36:	8d 8b       	std	Y+21, r24	; 0x15
    3f38:	9e 8b       	std	Y+22, r25	; 0x16
    3f3a:	af 8b       	std	Y+23, r26	; 0x17
    3f3c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3f3e:	6d 89       	ldd	r22, Y+21	; 0x15
    3f40:	7e 89       	ldd	r23, Y+22	; 0x16
    3f42:	8f 89       	ldd	r24, Y+23	; 0x17
    3f44:	98 8d       	ldd	r25, Y+24	; 0x18
    3f46:	20 e0       	ldi	r18, 0x00	; 0
    3f48:	30 e0       	ldi	r19, 0x00	; 0
    3f4a:	40 e8       	ldi	r20, 0x80	; 128
    3f4c:	5f e3       	ldi	r21, 0x3F	; 63
    3f4e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3f52:	88 23       	and	r24, r24
    3f54:	2c f4       	brge	.+10     	; 0x3f60 <main+0xe96>
		__ticks = 1;
    3f56:	81 e0       	ldi	r24, 0x01	; 1
    3f58:	90 e0       	ldi	r25, 0x00	; 0
    3f5a:	9c 8b       	std	Y+20, r25	; 0x14
    3f5c:	8b 8b       	std	Y+19, r24	; 0x13
    3f5e:	3f c0       	rjmp	.+126    	; 0x3fde <main+0xf14>
	else if (__tmp > 65535)
    3f60:	6d 89       	ldd	r22, Y+21	; 0x15
    3f62:	7e 89       	ldd	r23, Y+22	; 0x16
    3f64:	8f 89       	ldd	r24, Y+23	; 0x17
    3f66:	98 8d       	ldd	r25, Y+24	; 0x18
    3f68:	20 e0       	ldi	r18, 0x00	; 0
    3f6a:	3f ef       	ldi	r19, 0xFF	; 255
    3f6c:	4f e7       	ldi	r20, 0x7F	; 127
    3f6e:	57 e4       	ldi	r21, 0x47	; 71
    3f70:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3f74:	18 16       	cp	r1, r24
    3f76:	4c f5       	brge	.+82     	; 0x3fca <main+0xf00>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f78:	69 8d       	ldd	r22, Y+25	; 0x19
    3f7a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3f7c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3f7e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3f80:	20 e0       	ldi	r18, 0x00	; 0
    3f82:	30 e0       	ldi	r19, 0x00	; 0
    3f84:	40 e2       	ldi	r20, 0x20	; 32
    3f86:	51 e4       	ldi	r21, 0x41	; 65
    3f88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f8c:	dc 01       	movw	r26, r24
    3f8e:	cb 01       	movw	r24, r22
    3f90:	bc 01       	movw	r22, r24
    3f92:	cd 01       	movw	r24, r26
    3f94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f98:	dc 01       	movw	r26, r24
    3f9a:	cb 01       	movw	r24, r22
    3f9c:	9c 8b       	std	Y+20, r25	; 0x14
    3f9e:	8b 8b       	std	Y+19, r24	; 0x13
    3fa0:	0f c0       	rjmp	.+30     	; 0x3fc0 <main+0xef6>
    3fa2:	88 ec       	ldi	r24, 0xC8	; 200
    3fa4:	90 e0       	ldi	r25, 0x00	; 0
    3fa6:	9a 8b       	std	Y+18, r25	; 0x12
    3fa8:	89 8b       	std	Y+17, r24	; 0x11
    3faa:	89 89       	ldd	r24, Y+17	; 0x11
    3fac:	9a 89       	ldd	r25, Y+18	; 0x12
    3fae:	01 97       	sbiw	r24, 0x01	; 1
    3fb0:	f1 f7       	brne	.-4      	; 0x3fae <main+0xee4>
    3fb2:	9a 8b       	std	Y+18, r25	; 0x12
    3fb4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3fb6:	8b 89       	ldd	r24, Y+19	; 0x13
    3fb8:	9c 89       	ldd	r25, Y+20	; 0x14
    3fba:	01 97       	sbiw	r24, 0x01	; 1
    3fbc:	9c 8b       	std	Y+20, r25	; 0x14
    3fbe:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fc0:	8b 89       	ldd	r24, Y+19	; 0x13
    3fc2:	9c 89       	ldd	r25, Y+20	; 0x14
    3fc4:	00 97       	sbiw	r24, 0x00	; 0
    3fc6:	69 f7       	brne	.-38     	; 0x3fa2 <main+0xed8>
    3fc8:	14 c0       	rjmp	.+40     	; 0x3ff2 <main+0xf28>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fca:	6d 89       	ldd	r22, Y+21	; 0x15
    3fcc:	7e 89       	ldd	r23, Y+22	; 0x16
    3fce:	8f 89       	ldd	r24, Y+23	; 0x17
    3fd0:	98 8d       	ldd	r25, Y+24	; 0x18
    3fd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fd6:	dc 01       	movw	r26, r24
    3fd8:	cb 01       	movw	r24, r22
    3fda:	9c 8b       	std	Y+20, r25	; 0x14
    3fdc:	8b 8b       	std	Y+19, r24	; 0x13
    3fde:	8b 89       	ldd	r24, Y+19	; 0x13
    3fe0:	9c 89       	ldd	r25, Y+20	; 0x14
    3fe2:	98 8b       	std	Y+16, r25	; 0x10
    3fe4:	8f 87       	std	Y+15, r24	; 0x0f
    3fe6:	8f 85       	ldd	r24, Y+15	; 0x0f
    3fe8:	98 89       	ldd	r25, Y+16	; 0x10
    3fea:	01 97       	sbiw	r24, 0x01	; 1
    3fec:	f1 f7       	brne	.-4      	; 0x3fea <main+0xf20>
    3fee:	98 8b       	std	Y+16, r25	; 0x10
    3ff0:	8f 87       	std	Y+15, r24	; 0x0f
						_delay_ms(3000);
					}
					if(L_Oblth == '2'){
    3ff2:	fe 01       	movw	r30, r28
    3ff4:	e1 58       	subi	r30, 0x81	; 129
    3ff6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ff8:	80 81       	ld	r24, Z
    3ffa:	82 33       	cpi	r24, 0x32	; 50
    3ffc:	09 f0       	breq	.+2      	; 0x4000 <main+0xf36>
    3ffe:	6f cc       	rjmp	.-1826   	; 0x38de <main+0x814>
						MDIO_voidSetPinVal(DIO_PORTD,DIO_PIN7,DIO_HIGH);
    4000:	84 e4       	ldi	r24, 0x44	; 68
    4002:	67 e0       	ldi	r22, 0x07	; 7
    4004:	41 e0       	ldi	r20, 0x01	; 1
    4006:	0e 94 4c 0c 	call	0x1898	; 0x1898 <MDIO_voidSetPinVal>
    400a:	80 e0       	ldi	r24, 0x00	; 0
    400c:	90 e0       	ldi	r25, 0x00	; 0
    400e:	aa e7       	ldi	r26, 0x7A	; 122
    4010:	b4 e4       	ldi	r27, 0x44	; 68
    4012:	8b 87       	std	Y+11, r24	; 0x0b
    4014:	9c 87       	std	Y+12, r25	; 0x0c
    4016:	ad 87       	std	Y+13, r26	; 0x0d
    4018:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    401a:	6b 85       	ldd	r22, Y+11	; 0x0b
    401c:	7c 85       	ldd	r23, Y+12	; 0x0c
    401e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4020:	9e 85       	ldd	r25, Y+14	; 0x0e
    4022:	20 e0       	ldi	r18, 0x00	; 0
    4024:	30 e0       	ldi	r19, 0x00	; 0
    4026:	4a ef       	ldi	r20, 0xFA	; 250
    4028:	54 e4       	ldi	r21, 0x44	; 68
    402a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    402e:	dc 01       	movw	r26, r24
    4030:	cb 01       	movw	r24, r22
    4032:	8f 83       	std	Y+7, r24	; 0x07
    4034:	98 87       	std	Y+8, r25	; 0x08
    4036:	a9 87       	std	Y+9, r26	; 0x09
    4038:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    403a:	6f 81       	ldd	r22, Y+7	; 0x07
    403c:	78 85       	ldd	r23, Y+8	; 0x08
    403e:	89 85       	ldd	r24, Y+9	; 0x09
    4040:	9a 85       	ldd	r25, Y+10	; 0x0a
    4042:	20 e0       	ldi	r18, 0x00	; 0
    4044:	30 e0       	ldi	r19, 0x00	; 0
    4046:	40 e8       	ldi	r20, 0x80	; 128
    4048:	5f e3       	ldi	r21, 0x3F	; 63
    404a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    404e:	88 23       	and	r24, r24
    4050:	2c f4       	brge	.+10     	; 0x405c <main+0xf92>
		__ticks = 1;
    4052:	81 e0       	ldi	r24, 0x01	; 1
    4054:	90 e0       	ldi	r25, 0x00	; 0
    4056:	9e 83       	std	Y+6, r25	; 0x06
    4058:	8d 83       	std	Y+5, r24	; 0x05
    405a:	3f c0       	rjmp	.+126    	; 0x40da <main+0x1010>
	else if (__tmp > 65535)
    405c:	6f 81       	ldd	r22, Y+7	; 0x07
    405e:	78 85       	ldd	r23, Y+8	; 0x08
    4060:	89 85       	ldd	r24, Y+9	; 0x09
    4062:	9a 85       	ldd	r25, Y+10	; 0x0a
    4064:	20 e0       	ldi	r18, 0x00	; 0
    4066:	3f ef       	ldi	r19, 0xFF	; 255
    4068:	4f e7       	ldi	r20, 0x7F	; 127
    406a:	57 e4       	ldi	r21, 0x47	; 71
    406c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4070:	18 16       	cp	r1, r24
    4072:	4c f5       	brge	.+82     	; 0x40c6 <main+0xffc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4074:	6b 85       	ldd	r22, Y+11	; 0x0b
    4076:	7c 85       	ldd	r23, Y+12	; 0x0c
    4078:	8d 85       	ldd	r24, Y+13	; 0x0d
    407a:	9e 85       	ldd	r25, Y+14	; 0x0e
    407c:	20 e0       	ldi	r18, 0x00	; 0
    407e:	30 e0       	ldi	r19, 0x00	; 0
    4080:	40 e2       	ldi	r20, 0x20	; 32
    4082:	51 e4       	ldi	r21, 0x41	; 65
    4084:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4088:	dc 01       	movw	r26, r24
    408a:	cb 01       	movw	r24, r22
    408c:	bc 01       	movw	r22, r24
    408e:	cd 01       	movw	r24, r26
    4090:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4094:	dc 01       	movw	r26, r24
    4096:	cb 01       	movw	r24, r22
    4098:	9e 83       	std	Y+6, r25	; 0x06
    409a:	8d 83       	std	Y+5, r24	; 0x05
    409c:	0f c0       	rjmp	.+30     	; 0x40bc <main+0xff2>
    409e:	88 ec       	ldi	r24, 0xC8	; 200
    40a0:	90 e0       	ldi	r25, 0x00	; 0
    40a2:	9c 83       	std	Y+4, r25	; 0x04
    40a4:	8b 83       	std	Y+3, r24	; 0x03
    40a6:	8b 81       	ldd	r24, Y+3	; 0x03
    40a8:	9c 81       	ldd	r25, Y+4	; 0x04
    40aa:	01 97       	sbiw	r24, 0x01	; 1
    40ac:	f1 f7       	brne	.-4      	; 0x40aa <main+0xfe0>
    40ae:	9c 83       	std	Y+4, r25	; 0x04
    40b0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40b2:	8d 81       	ldd	r24, Y+5	; 0x05
    40b4:	9e 81       	ldd	r25, Y+6	; 0x06
    40b6:	01 97       	sbiw	r24, 0x01	; 1
    40b8:	9e 83       	std	Y+6, r25	; 0x06
    40ba:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40bc:	8d 81       	ldd	r24, Y+5	; 0x05
    40be:	9e 81       	ldd	r25, Y+6	; 0x06
    40c0:	00 97       	sbiw	r24, 0x00	; 0
    40c2:	69 f7       	brne	.-38     	; 0x409e <main+0xfd4>
    40c4:	0c cc       	rjmp	.-2024   	; 0x38de <main+0x814>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40c6:	6f 81       	ldd	r22, Y+7	; 0x07
    40c8:	78 85       	ldd	r23, Y+8	; 0x08
    40ca:	89 85       	ldd	r24, Y+9	; 0x09
    40cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    40ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40d2:	dc 01       	movw	r26, r24
    40d4:	cb 01       	movw	r24, r22
    40d6:	9e 83       	std	Y+6, r25	; 0x06
    40d8:	8d 83       	std	Y+5, r24	; 0x05
    40da:	8d 81       	ldd	r24, Y+5	; 0x05
    40dc:	9e 81       	ldd	r25, Y+6	; 0x06
    40de:	9a 83       	std	Y+2, r25	; 0x02
    40e0:	89 83       	std	Y+1, r24	; 0x01
    40e2:	89 81       	ldd	r24, Y+1	; 0x01
    40e4:	9a 81       	ldd	r25, Y+2	; 0x02
    40e6:	01 97       	sbiw	r24, 0x01	; 1
    40e8:	f1 f7       	brne	.-4      	; 0x40e6 <main+0x101c>
    40ea:	9a 83       	std	Y+2, r25	; 0x02
    40ec:	89 83       	std	Y+1, r24	; 0x01
    40ee:	f7 cb       	rjmp	.-2066   	; 0x38de <main+0x814>

000040f0 <__udivmodqi4>:
    40f0:	99 1b       	sub	r25, r25
    40f2:	79 e0       	ldi	r23, 0x09	; 9
    40f4:	04 c0       	rjmp	.+8      	; 0x40fe <__udivmodqi4_ep>

000040f6 <__udivmodqi4_loop>:
    40f6:	99 1f       	adc	r25, r25
    40f8:	96 17       	cp	r25, r22
    40fa:	08 f0       	brcs	.+2      	; 0x40fe <__udivmodqi4_ep>
    40fc:	96 1b       	sub	r25, r22

000040fe <__udivmodqi4_ep>:
    40fe:	88 1f       	adc	r24, r24
    4100:	7a 95       	dec	r23
    4102:	c9 f7       	brne	.-14     	; 0x40f6 <__udivmodqi4_loop>
    4104:	80 95       	com	r24
    4106:	08 95       	ret

00004108 <__prologue_saves__>:
    4108:	2f 92       	push	r2
    410a:	3f 92       	push	r3
    410c:	4f 92       	push	r4
    410e:	5f 92       	push	r5
    4110:	6f 92       	push	r6
    4112:	7f 92       	push	r7
    4114:	8f 92       	push	r8
    4116:	9f 92       	push	r9
    4118:	af 92       	push	r10
    411a:	bf 92       	push	r11
    411c:	cf 92       	push	r12
    411e:	df 92       	push	r13
    4120:	ef 92       	push	r14
    4122:	ff 92       	push	r15
    4124:	0f 93       	push	r16
    4126:	1f 93       	push	r17
    4128:	cf 93       	push	r28
    412a:	df 93       	push	r29
    412c:	cd b7       	in	r28, 0x3d	; 61
    412e:	de b7       	in	r29, 0x3e	; 62
    4130:	ca 1b       	sub	r28, r26
    4132:	db 0b       	sbc	r29, r27
    4134:	0f b6       	in	r0, 0x3f	; 63
    4136:	f8 94       	cli
    4138:	de bf       	out	0x3e, r29	; 62
    413a:	0f be       	out	0x3f, r0	; 63
    413c:	cd bf       	out	0x3d, r28	; 61
    413e:	09 94       	ijmp

00004140 <__epilogue_restores__>:
    4140:	2a 88       	ldd	r2, Y+18	; 0x12
    4142:	39 88       	ldd	r3, Y+17	; 0x11
    4144:	48 88       	ldd	r4, Y+16	; 0x10
    4146:	5f 84       	ldd	r5, Y+15	; 0x0f
    4148:	6e 84       	ldd	r6, Y+14	; 0x0e
    414a:	7d 84       	ldd	r7, Y+13	; 0x0d
    414c:	8c 84       	ldd	r8, Y+12	; 0x0c
    414e:	9b 84       	ldd	r9, Y+11	; 0x0b
    4150:	aa 84       	ldd	r10, Y+10	; 0x0a
    4152:	b9 84       	ldd	r11, Y+9	; 0x09
    4154:	c8 84       	ldd	r12, Y+8	; 0x08
    4156:	df 80       	ldd	r13, Y+7	; 0x07
    4158:	ee 80       	ldd	r14, Y+6	; 0x06
    415a:	fd 80       	ldd	r15, Y+5	; 0x05
    415c:	0c 81       	ldd	r16, Y+4	; 0x04
    415e:	1b 81       	ldd	r17, Y+3	; 0x03
    4160:	aa 81       	ldd	r26, Y+2	; 0x02
    4162:	b9 81       	ldd	r27, Y+1	; 0x01
    4164:	ce 0f       	add	r28, r30
    4166:	d1 1d       	adc	r29, r1
    4168:	0f b6       	in	r0, 0x3f	; 63
    416a:	f8 94       	cli
    416c:	de bf       	out	0x3e, r29	; 62
    416e:	0f be       	out	0x3f, r0	; 63
    4170:	cd bf       	out	0x3d, r28	; 61
    4172:	ed 01       	movw	r28, r26
    4174:	08 95       	ret

00004176 <_exit>:
    4176:	f8 94       	cli

00004178 <__stop_program>:
    4178:	ff cf       	rjmp	.-2      	; 0x4178 <__stop_program>
