<?xml version='1.0'?>
<island simulinkPath='ca_interp/DUT/Summer_DUC/Subsystem' topLevelEntity='ca_interp_DUT_Summer_DUC_Subsystem'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_6_vin_intp_in_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_6_vin_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='vin_intp_in' highLevelIndex='27' vector='0' complex='0'/>
    <port name='in_4_cin_intp_in_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_4_cin_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='cin_intp_in' highLevelIndex='25' vector='0' complex='0'/>
    <port name='in_2_0_real_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_0_real_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='17' vector='0' complex='0'/>
    <port name='in_2_0_imag_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_0_imag_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='16' vector='0' complex='1'/>
    <port name='in_2_1_real_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_1_real_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='19' vector='1' complex='0'/>
    <port name='in_2_1_imag_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_1_imag_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='18' vector='1' complex='1'/>
    <port name='in_2_2_real_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_2_real_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='21' vector='2' complex='0'/>
    <port name='in_2_2_imag_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_2_imag_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='20' vector='2' complex='1'/>
    <port name='in_2_3_real_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_3_real_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='23' vector='3' complex='0'/>
    <port name='in_2_3_imag_din_intp_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_3_imag_din_intp_in_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In1_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_in' highLevelIndex='22' vector='3' complex='1'/>
    <port name='in_3_vin_intp_out_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_3_vin_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='vin_intp_out' highLevelIndex='24' vector='0' complex='0'/>
    <port name='in_5_cin_intp_out_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_5_cin_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='cin_intp_out' highLevelIndex='26' vector='0' complex='0'/>
    <port name='in_1_0_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_0_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_0_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_0_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='0' vector='0' complex='1'/>
    <port name='in_1_1_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_1_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='3' vector='1' complex='0'/>
    <port name='in_1_1_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_1_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='2' vector='1' complex='1'/>
    <port name='in_1_2_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_2_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='5' vector='2' complex='0'/>
    <port name='in_1_2_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_2_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='4' vector='2' complex='1'/>
    <port name='in_1_3_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_3_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='7' vector='3' complex='0'/>
    <port name='in_1_3_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_3_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='6' vector='3' complex='1'/>
    <port name='in_1_4_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_4_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='9' vector='4' complex='0'/>
    <port name='in_1_4_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_4_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='8' vector='4' complex='1'/>
    <port name='in_1_5_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_5_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='11' vector='5' complex='0'/>
    <port name='in_1_5_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_5_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='10' vector='5' complex='1'/>
    <port name='in_1_6_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_6_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='13' vector='6' complex='0'/>
    <port name='in_1_6_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_6_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='12' vector='6' complex='1'/>
    <port name='in_1_7_real_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_7_real_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='15' vector='7' complex='0'/>
    <port name='in_1_7_imag_din_intp_out_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_7_imag_din_intp_out_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_intp_out' highLevelIndex='14' vector='7' complex='1'/>
    <port name='out_2_vout_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='vout' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='cout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_0_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_0_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_0_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_0_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_1_1_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_1_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='1' complex='0'/>
    <port name='out_1_1_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_1_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='1' complex='1'/>
    <port name='out_1_2_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_2_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='2' complex='0'/>
    <port name='out_1_2_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_2_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='2' complex='1'/>
    <port name='out_1_3_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_3_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='3' complex='0'/>
    <port name='out_1_3_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_3_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='3' complex='1'/>
    <port name='out_1_4_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_4_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='4' complex='0'/>
    <port name='out_1_4_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_4_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='4' complex='1'/>
    <port name='out_1_5_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_5_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='5' complex='0'/>
    <port name='out_1_5_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_5_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='5' complex='1'/>
    <port name='out_1_6_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_6_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='6' complex='0'/>
    <port name='out_1_6_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_6_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='6' complex='1'/>
    <port name='out_1_7_real_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_7_real_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='7' complex='0'/>
    <port name='out_1_7_imag_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_7_imag_dout_tpl' stm='ca_interp/ca_interp_DUT_Summer_DUC_Subsystem_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='dout' highLevelIndex='1' vector='7' complex='1'/>
    <port name='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' stm='' highLevelName='in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl' highLevelIndex='28' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
