{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@90:109@HdlStmProcess", "assign fifo_eot_beat = fifo_last_beat & data_eot;\n\nassign req_ready = fifo_eot_beat | ~active;\nassign xfer_req = active;\n\nalways @(posedge clk) begin\n  if (en) begin\n    dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};\n    valid <= fifo_valid & enable;\n    underflow <= ~(fifo_valid & enable);\n  end else begin\n    valid <= 1'b0;\n    underflow <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    data_id <= 'h00;\n  end else if (fifo_last_beat == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[95, "always @(posedge clk) begin\n"], [96, "  if (en) begin\n"], [97, "    dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};\n"], [98, "    valid <= fifo_valid & enable;\n"], [99, "    underflow <= ~(fifo_valid & enable);\n"], [100, "  end else begin\n"], [101, "    valid <= 1'b0;\n"], [102, "    underflow <= 1'b0;\n"], [104, "end\n"]], "Add": [[102, "  always @(posedge clk) begin\n"], [102, "    if (en) begin\n"], [102, "      dout <= fifo_valid ? fifo_data : {DATA_WIDTH{1'b0}};\n"], [102, "      valid <= fifo_valid & enable;\n"], [102, "      underflow <= ~(fifo_valid & enable);\n"], [102, "    end else begin\n"], [102, "      valid <= 1'b0;\n"], [102, "      underflow <= 1'b0;\n"], [102, "    end\n"]]}}