Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 10 12:43:48 2026
| Host         : HOFUD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hac_deskew_dut_timing_summary_routed.rpt -pb hac_deskew_dut_timing_summary_routed.pb -rpx hac_deskew_dut_timing_summary_routed.rpx -warn_on_violation
| Design       : hac_deskew_dut
| Device       : 7vx690t-ffg1157
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 85 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.707        0.000                      0                  140        0.181        0.000                      0                  140        4.600        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.707        0.000                      0                  140        0.181        0.000                      0                  140        4.600        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.870ns (47.960%)  route 0.944ns (52.040%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.773 r  hac_inst/hac_offset_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    hac_inst/hac_offset_reg[27]_i_1_n_0
    SLICE_X49Y210        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.939 r  hac_inst/hac_offset_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.939    hac_offset00_out[29]
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    clk_IBUF_BUFG
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[29]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X49Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_offset_reg[29]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.853ns (47.468%)  route 0.944ns (52.533%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.773 r  hac_inst/hac_offset_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    hac_inst/hac_offset_reg[27]_i_1_n_0
    SLICE_X49Y210        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.922 r  hac_inst/hac_offset_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.922    hac_offset00_out[31]
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    clk_IBUF_BUFG
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[31]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X49Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_offset_reg[31]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.817ns (46.394%)  route 0.944ns (53.606%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 13.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.886 r  hac_inst/hac_offset_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.886    hac_offset00_out[25]
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.212    13.716    clk_IBUF_BUFG
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[25]/C
                         clock pessimism              0.382    14.098    
                         clock uncertainty           -2.500    11.598    
    SLICE_X49Y209        FDCE (Setup_fdce_C_D)        0.049    11.647    hac_offset_reg[25]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.815ns (46.333%)  route 0.944ns (53.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.773 r  hac_inst/hac_offset_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    hac_inst/hac_offset_reg[27]_i_1_n_0
    SLICE_X49Y210        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.884 r  hac_inst/hac_offset_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.884    hac_offset00_out[28]
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    clk_IBUF_BUFG
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[28]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X49Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_offset_reg[28]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.815ns (46.333%)  route 0.944ns (53.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.773 r  hac_inst/hac_offset_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.773    hac_inst/hac_offset_reg[27]_i_1_n_0
    SLICE_X49Y210        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.884 r  hac_inst/hac_offset_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.884    hac_offset00_out[30]
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    clk_IBUF_BUFG
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[30]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X49Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_offset_reg[30]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.800ns (45.871%)  route 0.944ns (54.129%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 13.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.869 r  hac_inst/hac_offset_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.869    hac_offset00_out[27]
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.212    13.716    clk_IBUF_BUFG
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[27]/C
                         clock pessimism              0.382    14.098    
                         clock uncertainty           -2.500    11.598    
    SLICE_X49Y209        FDCE (Setup_fdce_C_D)        0.049    11.647    hac_offset_reg[27]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_inst/count_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.903ns (52.117%)  route 0.830ns (47.883%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.830     5.178    hac_inst/hac_raw[8]
    SLICE_X48Y205        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     5.480 r  hac_inst/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.480    hac_inst/count_reg_reg[8]_i_1_n_0
    SLICE_X48Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.533 r  hac_inst/count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.533    hac_inst/count_reg_reg[12]_i_1_n_0
    SLICE_X48Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.586 r  hac_inst/count_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    hac_inst/count_reg_reg[16]_i_1_n_0
    SLICE_X48Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.639 r  hac_inst/count_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.639    hac_inst/count_reg_reg[20]_i_1_n_0
    SLICE_X48Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.692 r  hac_inst/count_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.692    hac_inst/count_reg_reg[24]_i_1_n_0
    SLICE_X48Y210        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.858 r  hac_inst/count_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.858    hac_inst/count_reg_reg[28]_i_1_n_6
    SLICE_X48Y210        FDCE                                         r  hac_inst/count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    hac_inst/CLK
    SLICE_X48Y210        FDCE                                         r  hac_inst/count_reg_reg[29]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X48Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_inst/count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_inst/count_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.886ns (51.643%)  route 0.830ns (48.357%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 13.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.830     5.178    hac_inst/hac_raw[8]
    SLICE_X48Y205        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     5.480 r  hac_inst/count_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.480    hac_inst/count_reg_reg[8]_i_1_n_0
    SLICE_X48Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.533 r  hac_inst/count_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.533    hac_inst/count_reg_reg[12]_i_1_n_0
    SLICE_X48Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.586 r  hac_inst/count_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    hac_inst/count_reg_reg[16]_i_1_n_0
    SLICE_X48Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.639 r  hac_inst/count_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.639    hac_inst/count_reg_reg[20]_i_1_n_0
    SLICE_X48Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.692 r  hac_inst/count_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.692    hac_inst/count_reg_reg[24]_i_1_n_0
    SLICE_X48Y210        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.841 r  hac_inst/count_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.841    hac_inst/count_reg_reg[28]_i_1_n_4
    SLICE_X48Y210        FDCE                                         r  hac_inst/count_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.211    13.715    hac_inst/CLK
    SLICE_X48Y210        FDCE                                         r  hac_inst/count_reg_reg[31]/C
                         clock pessimism              0.382    14.097    
                         clock uncertainty           -2.500    11.597    
    SLICE_X48Y210        FDCE (Setup_fdce_C_D)        0.049    11.646    hac_inst/count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.764ns (44.730%)  route 0.944ns (55.270%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 13.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.833 r  hac_inst/hac_offset_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.833    hac_offset00_out[21]
    SLICE_X49Y208        FDCE                                         r  hac_offset_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.212    13.716    clk_IBUF_BUFG
    SLICE_X49Y208        FDCE                                         r  hac_offset_reg[21]/C
                         clock pessimism              0.382    14.098    
                         clock uncertainty           -2.500    11.598    
    SLICE_X49Y208        FDCE (Setup_fdce_C_D)        0.049    11.647    hac_offset_reg[21]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 hac_inst/count_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.762ns (44.665%)  route 0.944ns (55.335%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 13.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      2.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    5.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.068     2.682    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.350     4.125    hac_inst/CLK
    SLICE_X48Y205        FDPE                                         r  hac_inst/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDPE (Prop_fdpe_C_Q)         0.223     4.348 r  hac_inst/count_reg_reg[8]/Q
                         net (fo=7, routed)           0.944     5.292    hac_inst/hac_raw[8]
    SLICE_X49Y205        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.561 r  hac_inst/hac_offset_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.561    hac_inst/hac_offset_reg[11]_i_1_n_0
    SLICE_X49Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.614 r  hac_inst/hac_offset_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    hac_inst/hac_offset_reg[15]_i_1_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.667 r  hac_inst/hac_offset_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    hac_inst/hac_offset_reg[19]_i_1_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.720 r  hac_inst/hac_offset_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.720    hac_inst/hac_offset_reg[23]_i_1_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.831 r  hac_inst/hac_offset_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.831    hac_offset00_out[24]
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R31                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.508    10.508 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.913    12.421    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.212    13.716    clk_IBUF_BUFG
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[24]/C
                         clock pessimism              0.382    14.098    
                         clock uncertainty           -2.500    11.598    
    SLICE_X49Y209        FDCE (Setup_fdce_C_D)        0.049    11.647    hac_offset_reg[24]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  5.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.177ns (67.341%)  route 0.086ns (32.659%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.856    hac_inst/CLK
    SLICE_X48Y207        FDCE                                         r  hac_inst/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y207        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  hac_inst/count_reg_reg[19]/Q
                         net (fo=5, routed)           0.086     2.042    hac_inst/hac_raw[19]
    SLICE_X49Y207        LUT2 (Prop_lut2_I0_O)        0.028     2.070 r  hac_inst/hac_offset[19]_i_2/O
                         net (fo=1, routed)           0.000     2.070    hac_inst/hac_offset[19]_i_2_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.119 r  hac_inst/hac_offset_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.119    hac_offset00_out[19]
    SLICE_X49Y207        FDCE                                         r  hac_offset_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.303    clk_IBUF_BUFG
    SLICE_X49Y207        FDCE                                         r  hac_offset_reg[19]/C
                         clock pessimism             -0.436     1.867    
    SLICE_X49Y207        FDCE (Hold_fdce_C_D)         0.071     1.938    hac_offset_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.177ns (67.341%)  route 0.086ns (32.659%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.855    hac_inst/CLK
    SLICE_X48Y210        FDCE                                         r  hac_inst/count_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_fdce_C_Q)         0.100     1.955 r  hac_inst/count_reg_reg[31]/Q
                         net (fo=3, routed)           0.086     2.041    hac_inst/hac_raw[31]
    SLICE_X49Y210        LUT2 (Prop_lut2_I0_O)        0.028     2.069 r  hac_inst/hac_offset[31]_i_2/O
                         net (fo=1, routed)           0.000     2.069    hac_inst/hac_offset[31]_i_2_n_0
    SLICE_X49Y210        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.118 r  hac_inst/hac_offset_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.118    hac_offset00_out[31]
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.824     2.302    clk_IBUF_BUFG
    SLICE_X49Y210        FDCE                                         r  hac_offset_reg[31]/C
                         clock pessimism             -0.436     1.866    
    SLICE_X49Y210        FDCE (Hold_fdce_C_D)         0.071     1.937    hac_offset_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.177ns (67.341%)  route 0.086ns (32.659%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.623     1.857    hac_inst/CLK
    SLICE_X48Y203        FDPE                                         r  hac_inst/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDPE (Prop_fdpe_C_Q)         0.100     1.957 r  hac_inst/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.086     2.043    hac_inst/count_reg_reg[3]
    SLICE_X49Y203        LUT2 (Prop_lut2_I0_O)        0.028     2.071 r  hac_inst/hac_offset[3]_i_2/O
                         net (fo=1, routed)           0.000     2.071    hac_inst/hac_offset[3]_i_2_n_0
    SLICE_X49Y203        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.120 r  hac_inst/hac_offset_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.120    hac_offset00_out[3]
    SLICE_X49Y203        FDCE                                         r  hac_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.826     2.304    clk_IBUF_BUFG
    SLICE_X49Y203        FDCE                                         r  hac_offset_reg[3]/C
                         clock pessimism             -0.436     1.868    
    SLICE_X49Y203        FDCE (Hold_fdce_C_D)         0.071     1.939    hac_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.177ns (65.522%)  route 0.093ns (34.478%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.856    hac_inst/CLK
    SLICE_X48Y208        FDCE                                         r  hac_inst/count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  hac_inst/count_reg_reg[23]/Q
                         net (fo=5, routed)           0.093     2.049    hac_inst/hac_raw[23]
    SLICE_X49Y208        LUT2 (Prop_lut2_I0_O)        0.028     2.077 r  hac_inst/hac_offset[23]_i_2/O
                         net (fo=1, routed)           0.000     2.077    hac_inst/hac_offset[23]_i_2_n_0
    SLICE_X49Y208        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.126 r  hac_inst/hac_offset_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    hac_offset00_out[23]
    SLICE_X49Y208        FDCE                                         r  hac_offset_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.303    clk_IBUF_BUFG
    SLICE_X49Y208        FDCE                                         r  hac_offset_reg[23]/C
                         clock pessimism             -0.436     1.867    
    SLICE_X49Y208        FDCE (Hold_fdce_C_D)         0.071     1.938    hac_offset_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.177ns (65.492%)  route 0.093ns (34.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.856    hac_inst/CLK
    SLICE_X48Y209        FDCE                                         r  hac_inst/count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y209        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  hac_inst/count_reg_reg[27]/Q
                         net (fo=5, routed)           0.093     2.049    hac_inst/hac_raw[27]
    SLICE_X49Y209        LUT2 (Prop_lut2_I0_O)        0.028     2.077 r  hac_inst/hac_offset[27]_i_2/O
                         net (fo=1, routed)           0.000     2.077    hac_inst/hac_offset[27]_i_2_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.126 r  hac_inst/hac_offset_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    hac_offset00_out[27]
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.303    clk_IBUF_BUFG
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[27]/C
                         clock pessimism             -0.436     1.867    
    SLICE_X49Y209        FDCE (Hold_fdce_C_D)         0.071     1.938    hac_offset_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_sequential_phase1_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_ready_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.939%)  route 0.115ns (44.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.855    clk_IBUF_BUFG
    SLICE_X50Y211        FDCE                                         r  FSM_sequential_phase1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDCE (Prop_fdce_C_Q)         0.118     1.973 f  FSM_sequential_phase1_state_reg[0]/Q
                         net (fo=6, routed)           0.115     2.088    phase1_state__0[0]
    SLICE_X51Y211        LUT3 (Prop_lut3_I2_O)        0.028     2.116 r  instr_ready_reg_i_1/O
                         net (fo=1, routed)           0.000     2.116    instr_ready_reg0
    SLICE_X51Y211        FDPE                                         r  instr_ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.824     2.302    clk_IBUF_BUFG
    SLICE_X51Y211        FDPE                                         r  instr_ready_reg_reg/C
                         clock pessimism             -0.436     1.866    
    SLICE_X51Y211        FDPE (Hold_fdpe_C_D)         0.060     1.926    instr_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 phase1_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase1_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.623     1.857    clk_IBUF_BUFG
    SLICE_X51Y205        FDCE                                         r  phase1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y205        FDCE (Prop_fdce_C_Q)         0.100     1.957 r  phase1_state_reg[0]/Q
                         net (fo=3, routed)           0.136     2.093    phase_status_OBUF[4]
    SLICE_X51Y205        LUT2 (Prop_lut2_I0_O)        0.029     2.122 r  phase1_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.122    phase1_state[1]_i_1_n_0
    SLICE_X51Y205        FDCE                                         r  phase1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.826     2.304    clk_IBUF_BUFG
    SLICE_X51Y205        FDCE                                         r  phase1_state_reg[1]/C
                         clock pessimism             -0.447     1.857    
    SLICE_X51Y205        FDCE (Hold_fdce_C_D)         0.075     1.932    phase1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_sequential_phase1_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            link_rx_r_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.725%)  route 0.116ns (44.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.855    clk_IBUF_BUFG
    SLICE_X50Y211        FDCE                                         r  FSM_sequential_phase1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDCE (Prop_fdce_C_Q)         0.118     1.973 f  FSM_sequential_phase1_state_reg[0]/Q
                         net (fo=6, routed)           0.116     2.089    phase1_state__0[0]
    SLICE_X51Y211        LUT2 (Prop_lut2_I1_O)        0.028     2.117 r  link_rx_r_reg_i_1/O
                         net (fo=1, routed)           0.000     2.117    link_rx_r_reg_i_1_n_0
    SLICE_X51Y211        FDPE                                         r  link_rx_r_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.824     2.302    clk_IBUF_BUFG
    SLICE_X51Y211        FDPE                                         r  link_rx_r_reg_reg/C
                         clock pessimism             -0.436     1.866    
    SLICE_X51Y211        FDPE (Hold_fdpe_C_D)         0.060     1.926    link_rx_r_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.122%)  route 0.094ns (33.878%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.856    hac_inst/CLK
    SLICE_X48Y207        FDCE                                         r  hac_inst/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y207        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  hac_inst/count_reg_reg[16]/Q
                         net (fo=5, routed)           0.094     2.050    hac_inst/hac_raw[16]
    SLICE_X49Y207        LUT2 (Prop_lut2_I0_O)        0.028     2.078 r  hac_inst/hac_offset[19]_i_5/O
                         net (fo=1, routed)           0.000     2.078    hac_inst/hac_offset[19]_i_5_n_0
    SLICE_X49Y207        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.133 r  hac_inst/hac_offset_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.133    hac_offset00_out[16]
    SLICE_X49Y207        FDCE                                         r  hac_offset_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.303    clk_IBUF_BUFG
    SLICE_X49Y207        FDCE                                         r  hac_offset_reg[16]/C
                         clock pessimism             -0.436     1.867    
    SLICE_X49Y207        FDCE (Hold_fdce_C_D)         0.071     1.938    hac_offset_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hac_inst/count_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hac_offset_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.122%)  route 0.094ns (33.878%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.121     0.121 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.856    hac_inst/CLK
    SLICE_X48Y209        FDCE                                         r  hac_inst/count_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y209        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  hac_inst/count_reg_reg[24]/Q
                         net (fo=5, routed)           0.094     2.050    hac_inst/hac_raw[24]
    SLICE_X49Y209        LUT2 (Prop_lut2_I0_O)        0.028     2.078 r  hac_inst/hac_offset[27]_i_5/O
                         net (fo=1, routed)           0.000     2.078    hac_inst/hac_offset[27]_i_5_n_0
    SLICE_X49Y209        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.133 r  hac_inst/hac_offset_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.133    hac_offset00_out[24]
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.448    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.478 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.825     2.303    clk_IBUF_BUFG
    SLICE_X49Y209        FDCE                                         r  hac_offset_reg[24]/C
                         clock pessimism             -0.436     1.867    
    SLICE_X49Y209        FDCE (Hold_fdce_C_D)         0.071     1.938    hac_offset_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X51Y205   phase1_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X50Y211   FSM_sequential_phase1_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X50Y211   FSM_sequential_phase1_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X49Y211   FSM_sequential_phase2_state_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X48Y206   hac_inst/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X48Y206   hac_inst/count_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X48Y206   hac_inst/count_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X48Y207   hac_inst/count_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X48Y207   hac_inst/count_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y205   phase1_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y205   phase1_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y216   sac_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y216   sac_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y216   sac_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y217   sac_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y217   sac_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y217   sac_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y217   sac_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y218   sac_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y213   sac_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y213   sac_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y213   sac_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y213   sac_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y214   sac_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y214   sac_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y214   sac_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y214   sac_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X50Y211   FSM_sequential_phase1_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X50Y211   FSM_sequential_phase1_state_reg[0]/C



