
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017a0 <.init>:
  4017a0:	stp	x29, x30, [sp, #-16]!
  4017a4:	mov	x29, sp
  4017a8:	bl	401ca0 <__fxstatat@plt+0x60>
  4017ac:	ldp	x29, x30, [sp], #16
  4017b0:	ret

Disassembly of section .plt:

00000000004017c0 <mbrtowc@plt-0x20>:
  4017c0:	stp	x16, x30, [sp, #-16]!
  4017c4:	adrp	x16, 41d000 <__fxstatat@plt+0x1b3c0>
  4017c8:	ldr	x17, [x16, #4088]
  4017cc:	add	x16, x16, #0xff8
  4017d0:	br	x17
  4017d4:	nop
  4017d8:	nop
  4017dc:	nop

00000000004017e0 <mbrtowc@plt>:
  4017e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4017e4:	ldr	x17, [x16]
  4017e8:	add	x16, x16, #0x0
  4017ec:	br	x17

00000000004017f0 <memcpy@plt>:
  4017f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4017f4:	ldr	x17, [x16, #8]
  4017f8:	add	x16, x16, #0x8
  4017fc:	br	x17

0000000000401800 <memmove@plt>:
  401800:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401804:	ldr	x17, [x16, #16]
  401808:	add	x16, x16, #0x10
  40180c:	br	x17

0000000000401810 <_exit@plt>:
  401810:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401814:	ldr	x17, [x16, #24]
  401818:	add	x16, x16, #0x18
  40181c:	br	x17

0000000000401820 <strtoul@plt>:
  401820:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401824:	ldr	x17, [x16, #32]
  401828:	add	x16, x16, #0x20
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401834:	ldr	x17, [x16, #40]
  401838:	add	x16, x16, #0x28
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401844:	ldr	x17, [x16, #48]
  401848:	add	x16, x16, #0x30
  40184c:	br	x17

0000000000401850 <error@plt>:
  401850:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401854:	ldr	x17, [x16, #56]
  401858:	add	x16, x16, #0x38
  40185c:	br	x17

0000000000401860 <fchdir@plt>:
  401860:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401864:	ldr	x17, [x16, #64]
  401868:	add	x16, x16, #0x40
  40186c:	br	x17

0000000000401870 <getgrnam@plt>:
  401870:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401874:	ldr	x17, [x16, #72]
  401878:	add	x16, x16, #0x48
  40187c:	br	x17

0000000000401880 <__cxa_atexit@plt>:
  401880:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401884:	ldr	x17, [x16, #80]
  401888:	add	x16, x16, #0x50
  40188c:	br	x17

0000000000401890 <qsort@plt>:
  401890:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401894:	ldr	x17, [x16, #88]
  401898:	add	x16, x16, #0x58
  40189c:	br	x17

00000000004018a0 <endgrent@plt>:
  4018a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018a4:	ldr	x17, [x16, #96]
  4018a8:	add	x16, x16, #0x60
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018b4:	ldr	x17, [x16, #104]
  4018b8:	add	x16, x16, #0x68
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018c4:	ldr	x17, [x16, #112]
  4018c8:	add	x16, x16, #0x70
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018d4:	ldr	x17, [x16, #120]
  4018d8:	add	x16, x16, #0x78
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018e4:	ldr	x17, [x16, #128]
  4018e8:	add	x16, x16, #0x80
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018f4:	ldr	x17, [x16, #136]
  4018f8:	add	x16, x16, #0x88
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401904:	ldr	x17, [x16, #144]
  401908:	add	x16, x16, #0x90
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401914:	ldr	x17, [x16, #152]
  401918:	add	x16, x16, #0x98
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401924:	ldr	x17, [x16, #160]
  401928:	add	x16, x16, #0xa0
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401934:	ldr	x17, [x16, #168]
  401938:	add	x16, x16, #0xa8
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401944:	ldr	x17, [x16, #176]
  401948:	add	x16, x16, #0xb0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401954:	ldr	x17, [x16, #184]
  401958:	add	x16, x16, #0xb8
  40195c:	br	x17

0000000000401960 <__printf_chk@plt>:
  401960:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401964:	ldr	x17, [x16, #192]
  401968:	add	x16, x16, #0xc0
  40196c:	br	x17

0000000000401970 <fstatfs@plt>:
  401970:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401974:	ldr	x17, [x16, #200]
  401978:	add	x16, x16, #0xc8
  40197c:	br	x17

0000000000401980 <memset@plt>:
  401980:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401984:	ldr	x17, [x16, #208]
  401988:	add	x16, x16, #0xd0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401994:	ldr	x17, [x16, #216]
  401998:	add	x16, x16, #0xd8
  40199c:	br	x17

00000000004019a0 <calloc@plt>:
  4019a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019a4:	ldr	x17, [x16, #224]
  4019a8:	add	x16, x16, #0xe0
  4019ac:	br	x17

00000000004019b0 <readdir@plt>:
  4019b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019b4:	ldr	x17, [x16, #232]
  4019b8:	add	x16, x16, #0xe8
  4019bc:	br	x17

00000000004019c0 <realloc@plt>:
  4019c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019c4:	ldr	x17, [x16, #240]
  4019c8:	add	x16, x16, #0xf0
  4019cc:	br	x17

00000000004019d0 <closedir@plt>:
  4019d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019d4:	ldr	x17, [x16, #248]
  4019d8:	add	x16, x16, #0xf8
  4019dc:	br	x17

00000000004019e0 <__openat_2@plt>:
  4019e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019e4:	ldr	x17, [x16, #256]
  4019e8:	add	x16, x16, #0x100
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019f4:	ldr	x17, [x16, #264]
  4019f8:	add	x16, x16, #0x108
  4019fc:	br	x17

0000000000401a00 <strrchr@plt>:
  401a00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a04:	ldr	x17, [x16, #272]
  401a08:	add	x16, x16, #0x110
  401a0c:	br	x17

0000000000401a10 <__gmon_start__@plt>:
  401a10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a14:	ldr	x17, [x16, #280]
  401a18:	add	x16, x16, #0x118
  401a1c:	br	x17

0000000000401a20 <fdopendir@plt>:
  401a20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a24:	ldr	x17, [x16, #288]
  401a28:	add	x16, x16, #0x120
  401a2c:	br	x17

0000000000401a30 <abort@plt>:
  401a30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a34:	ldr	x17, [x16, #296]
  401a38:	add	x16, x16, #0x128
  401a3c:	br	x17

0000000000401a40 <mbsinit@plt>:
  401a40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a44:	ldr	x17, [x16, #304]
  401a48:	add	x16, x16, #0x130
  401a4c:	br	x17

0000000000401a50 <memcmp@plt>:
  401a50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a54:	ldr	x17, [x16, #312]
  401a58:	add	x16, x16, #0x138
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a64:	ldr	x17, [x16, #320]
  401a68:	add	x16, x16, #0x140
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a74:	ldr	x17, [x16, #328]
  401a78:	add	x16, x16, #0x148
  401a7c:	br	x17

0000000000401a80 <__fprintf_chk@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a84:	ldr	x17, [x16, #336]
  401a88:	add	x16, x16, #0x150
  401a8c:	br	x17

0000000000401a90 <strcmp@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a94:	ldr	x17, [x16, #344]
  401a98:	add	x16, x16, #0x158
  401a9c:	br	x17

0000000000401aa0 <getpwuid@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401aa4:	ldr	x17, [x16, #352]
  401aa8:	add	x16, x16, #0x160
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ab4:	ldr	x17, [x16, #360]
  401ab8:	add	x16, x16, #0x168
  401abc:	br	x17

0000000000401ac0 <fseeko@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ac4:	ldr	x17, [x16, #368]
  401ac8:	add	x16, x16, #0x170
  401acc:	br	x17

0000000000401ad0 <free@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ad4:	ldr	x17, [x16, #376]
  401ad8:	add	x16, x16, #0x178
  401adc:	br	x17

0000000000401ae0 <__ctype_get_mb_cur_max@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ae4:	ldr	x17, [x16, #384]
  401ae8:	add	x16, x16, #0x180
  401aec:	br	x17

0000000000401af0 <fchownat@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401af4:	ldr	x17, [x16, #392]
  401af8:	add	x16, x16, #0x188
  401afc:	br	x17

0000000000401b00 <strchr@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b04:	ldr	x17, [x16, #400]
  401b08:	add	x16, x16, #0x190
  401b0c:	br	x17

0000000000401b10 <fwrite@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b14:	ldr	x17, [x16, #408]
  401b18:	add	x16, x16, #0x198
  401b1c:	br	x17

0000000000401b20 <fcntl@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b24:	ldr	x17, [x16, #416]
  401b28:	add	x16, x16, #0x1a0
  401b2c:	br	x17

0000000000401b30 <fflush@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b34:	ldr	x17, [x16, #424]
  401b38:	add	x16, x16, #0x1a8
  401b3c:	br	x17

0000000000401b40 <strcpy@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b44:	ldr	x17, [x16, #432]
  401b48:	add	x16, x16, #0x1b0
  401b4c:	br	x17

0000000000401b50 <dirfd@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b54:	ldr	x17, [x16, #440]
  401b58:	add	x16, x16, #0x1b8
  401b5c:	br	x17

0000000000401b60 <endpwent@plt>:
  401b60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b64:	ldr	x17, [x16, #448]
  401b68:	add	x16, x16, #0x1c0
  401b6c:	br	x17

0000000000401b70 <__lxstat@plt>:
  401b70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b74:	ldr	x17, [x16, #456]
  401b78:	add	x16, x16, #0x1c8
  401b7c:	br	x17

0000000000401b80 <__fxstat@plt>:
  401b80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b84:	ldr	x17, [x16, #464]
  401b88:	add	x16, x16, #0x1d0
  401b8c:	br	x17

0000000000401b90 <dcgettext@plt>:
  401b90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b94:	ldr	x17, [x16, #472]
  401b98:	add	x16, x16, #0x1d8
  401b9c:	br	x17

0000000000401ba0 <fputs_unlocked@plt>:
  401ba0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ba4:	ldr	x17, [x16, #480]
  401ba8:	add	x16, x16, #0x1e0
  401bac:	br	x17

0000000000401bb0 <__freading@plt>:
  401bb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bb4:	ldr	x17, [x16, #488]
  401bb8:	add	x16, x16, #0x1e8
  401bbc:	br	x17

0000000000401bc0 <iswprint@plt>:
  401bc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bc4:	ldr	x17, [x16, #496]
  401bc8:	add	x16, x16, #0x1f0
  401bcc:	br	x17

0000000000401bd0 <openat@plt>:
  401bd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bd4:	ldr	x17, [x16, #504]
  401bd8:	add	x16, x16, #0x1f8
  401bdc:	br	x17

0000000000401be0 <__assert_fail@plt>:
  401be0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401be4:	ldr	x17, [x16, #512]
  401be8:	add	x16, x16, #0x200
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bf4:	ldr	x17, [x16, #520]
  401bf8:	add	x16, x16, #0x208
  401bfc:	br	x17

0000000000401c00 <__xstat@plt>:
  401c00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c04:	ldr	x17, [x16, #528]
  401c08:	add	x16, x16, #0x210
  401c0c:	br	x17

0000000000401c10 <getgrgid@plt>:
  401c10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c14:	ldr	x17, [x16, #536]
  401c18:	add	x16, x16, #0x218
  401c1c:	br	x17

0000000000401c20 <fchown@plt>:
  401c20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c24:	ldr	x17, [x16, #544]
  401c28:	add	x16, x16, #0x220
  401c2c:	br	x17

0000000000401c30 <setlocale@plt>:
  401c30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c34:	ldr	x17, [x16, #552]
  401c38:	add	x16, x16, #0x228
  401c3c:	br	x17

0000000000401c40 <__fxstatat@plt>:
  401c40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c44:	ldr	x17, [x16, #560]
  401c48:	add	x16, x16, #0x230
  401c4c:	br	x17

Disassembly of section .text:

0000000000401c50 <.text>:
  401c50:	mov	x29, #0x0                   	// #0
  401c54:	mov	x30, #0x0                   	// #0
  401c58:	mov	x5, x0
  401c5c:	ldr	x1, [sp]
  401c60:	add	x2, sp, #0x8
  401c64:	mov	x6, sp
  401c68:	movz	x0, #0x0, lsl #48
  401c6c:	movk	x0, #0x0, lsl #32
  401c70:	movk	x0, #0x40, lsl #16
  401c74:	movk	x0, #0x2210
  401c78:	movz	x3, #0x0, lsl #48
  401c7c:	movk	x3, #0x0, lsl #32
  401c80:	movk	x3, #0x40, lsl #16
  401c84:	movk	x3, #0x9bf0
  401c88:	movz	x4, #0x0, lsl #48
  401c8c:	movk	x4, #0x0, lsl #32
  401c90:	movk	x4, #0x40, lsl #16
  401c94:	movk	x4, #0x9c70
  401c98:	bl	401950 <__libc_start_main@plt>
  401c9c:	bl	401a30 <abort@plt>
  401ca0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b3c0>
  401ca4:	ldr	x0, [x0, #4064]
  401ca8:	cbz	x0, 401cb0 <__fxstatat@plt+0x70>
  401cac:	b	401a10 <__gmon_start__@plt>
  401cb0:	ret
  401cb4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401cb8:	add	x0, x0, #0x2b0
  401cbc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  401cc0:	add	x1, x1, #0x2b0
  401cc4:	cmp	x0, x1
  401cc8:	b.eq	401cfc <__fxstatat@plt+0xbc>  // b.none
  401ccc:	stp	x29, x30, [sp, #-32]!
  401cd0:	mov	x29, sp
  401cd4:	adrp	x0, 409000 <__fxstatat@plt+0x73c0>
  401cd8:	ldr	x0, [x0, #3232]
  401cdc:	str	x0, [sp, #24]
  401ce0:	mov	x1, x0
  401ce4:	cbz	x1, 401cf4 <__fxstatat@plt+0xb4>
  401ce8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401cec:	add	x0, x0, #0x2b0
  401cf0:	blr	x1
  401cf4:	ldp	x29, x30, [sp], #32
  401cf8:	ret
  401cfc:	ret
  401d00:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401d04:	add	x0, x0, #0x2b0
  401d08:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  401d0c:	add	x1, x1, #0x2b0
  401d10:	sub	x0, x0, x1
  401d14:	lsr	x1, x0, #63
  401d18:	add	x0, x1, x0, asr #3
  401d1c:	cmp	xzr, x0, asr #1
  401d20:	b.eq	401d58 <__fxstatat@plt+0x118>  // b.none
  401d24:	stp	x29, x30, [sp, #-32]!
  401d28:	mov	x29, sp
  401d2c:	asr	x1, x0, #1
  401d30:	adrp	x0, 409000 <__fxstatat@plt+0x73c0>
  401d34:	ldr	x0, [x0, #3240]
  401d38:	str	x0, [sp, #24]
  401d3c:	mov	x2, x0
  401d40:	cbz	x2, 401d50 <__fxstatat@plt+0x110>
  401d44:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401d48:	add	x0, x0, #0x2b0
  401d4c:	blr	x2
  401d50:	ldp	x29, x30, [sp], #32
  401d54:	ret
  401d58:	ret
  401d5c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401d60:	ldrb	w0, [x0, #736]
  401d64:	cbnz	w0, 401d88 <__fxstatat@plt+0x148>
  401d68:	stp	x29, x30, [sp, #-16]!
  401d6c:	mov	x29, sp
  401d70:	bl	401cb4 <__fxstatat@plt+0x74>
  401d74:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	strb	w1, [x0, #736]
  401d80:	ldp	x29, x30, [sp], #16
  401d84:	ret
  401d88:	ret
  401d8c:	stp	x29, x30, [sp, #-16]!
  401d90:	mov	x29, sp
  401d94:	bl	401d00 <__fxstatat@plt+0xc0>
  401d98:	ldp	x29, x30, [sp], #16
  401d9c:	ret
  401da0:	stp	x29, x30, [sp, #-160]!
  401da4:	mov	x29, sp
  401da8:	stp	x19, x20, [sp, #16]
  401dac:	str	x21, [sp, #32]
  401db0:	mov	w20, w0
  401db4:	cbz	w0, 401df4 <__fxstatat@plt+0x1b4>
  401db8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401dbc:	ldr	x19, [x0, #696]
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401dc8:	add	x1, x1, #0xd58
  401dcc:	mov	x0, #0x0                   	// #0
  401dd0:	bl	401b90 <dcgettext@plt>
  401dd4:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  401dd8:	ldr	x3, [x1, #784]
  401ddc:	mov	x2, x0
  401de0:	mov	w1, #0x1                   	// #1
  401de4:	mov	x0, x19
  401de8:	bl	401a80 <__fprintf_chk@plt>
  401dec:	mov	w0, w20
  401df0:	bl	401840 <exit@plt>
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401dfc:	add	x1, x1, #0xd80
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	bl	401b90 <dcgettext@plt>
  401e08:	adrp	x21, 41e000 <__fxstatat@plt+0x1c3c0>
  401e0c:	ldr	x2, [x21, #784]
  401e10:	mov	x3, x2
  401e14:	mov	x1, x0
  401e18:	mov	w0, #0x1                   	// #1
  401e1c:	bl	401960 <__printf_chk@plt>
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401e28:	add	x1, x1, #0xde8
  401e2c:	mov	x0, #0x0                   	// #0
  401e30:	bl	401b90 <dcgettext@plt>
  401e34:	adrp	x19, 41e000 <__fxstatat@plt+0x1c3c0>
  401e38:	ldr	x1, [x19, #720]
  401e3c:	bl	401ba0 <fputs_unlocked@plt>
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401e48:	add	x1, x1, #0xe80
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	bl	401b90 <dcgettext@plt>
  401e54:	ldr	x1, [x19, #720]
  401e58:	bl	401ba0 <fputs_unlocked@plt>
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401e64:	add	x1, x1, #0xf50
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	bl	401b90 <dcgettext@plt>
  401e70:	ldr	x1, [x19, #720]
  401e74:	bl	401ba0 <fputs_unlocked@plt>
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401e80:	add	x1, x1, #0x38
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	bl	401b90 <dcgettext@plt>
  401e8c:	ldr	x1, [x19, #720]
  401e90:	bl	401ba0 <fputs_unlocked@plt>
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401e9c:	add	x1, x1, #0xb0
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	bl	401b90 <dcgettext@plt>
  401ea8:	ldr	x1, [x19, #720]
  401eac:	bl	401ba0 <fputs_unlocked@plt>
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401eb8:	add	x1, x1, #0x208
  401ebc:	mov	x0, #0x0                   	// #0
  401ec0:	bl	401b90 <dcgettext@plt>
  401ec4:	ldr	x1, [x19, #720]
  401ec8:	bl	401ba0 <fputs_unlocked@plt>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401ed4:	add	x1, x1, #0x288
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	bl	401b90 <dcgettext@plt>
  401ee0:	ldr	x1, [x19, #720]
  401ee4:	bl	401ba0 <fputs_unlocked@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401ef0:	add	x1, x1, #0x308
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	bl	401b90 <dcgettext@plt>
  401efc:	ldr	x1, [x19, #720]
  401f00:	bl	401ba0 <fputs_unlocked@plt>
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401f0c:	add	x1, x1, #0x350
  401f10:	mov	x0, #0x0                   	// #0
  401f14:	bl	401b90 <dcgettext@plt>
  401f18:	ldr	x1, [x19, #720]
  401f1c:	bl	401ba0 <fputs_unlocked@plt>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401f28:	add	x1, x1, #0x528
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	bl	401b90 <dcgettext@plt>
  401f34:	ldr	x1, [x19, #720]
  401f38:	bl	401ba0 <fputs_unlocked@plt>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401f44:	add	x1, x1, #0x558
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401b90 <dcgettext@plt>
  401f50:	ldr	x1, [x19, #720]
  401f54:	bl	401ba0 <fputs_unlocked@plt>
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401f60:	add	x1, x1, #0x590
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	bl	401b90 <dcgettext@plt>
  401f6c:	ldr	x1, [x19, #720]
  401f70:	bl	401ba0 <fputs_unlocked@plt>
  401f74:	mov	w2, #0x5                   	// #5
  401f78:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401f7c:	add	x1, x1, #0x650
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	bl	401b90 <dcgettext@plt>
  401f88:	ldr	x2, [x21, #784]
  401f8c:	mov	x4, x2
  401f90:	mov	x3, x2
  401f94:	mov	x1, x0
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	bl	401960 <__printf_chk@plt>
  401fa0:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  401fa4:	add	x2, x2, #0x990
  401fa8:	ldr	x1, [x2]
  401fac:	ldr	x0, [x2, #8]
  401fb0:	str	x1, [sp, #48]
  401fb4:	str	x0, [sp, #56]
  401fb8:	ldp	x4, x5, [x2, #16]
  401fbc:	stp	x4, x5, [sp, #64]
  401fc0:	ldp	x4, x5, [x2, #32]
  401fc4:	stp	x4, x5, [sp, #80]
  401fc8:	ldp	x4, x5, [x2, #48]
  401fcc:	stp	x4, x5, [sp, #96]
  401fd0:	ldp	x4, x5, [x2, #64]
  401fd4:	stp	x4, x5, [sp, #112]
  401fd8:	ldp	x4, x5, [x2, #80]
  401fdc:	stp	x4, x5, [sp, #128]
  401fe0:	ldp	x2, x3, [x2, #96]
  401fe4:	stp	x2, x3, [sp, #144]
  401fe8:	add	x19, sp, #0x30
  401fec:	cbz	x1, 402010 <__fxstatat@plt+0x3d0>
  401ff0:	add	x19, sp, #0x30
  401ff4:	adrp	x21, 409000 <__fxstatat@plt+0x73c0>
  401ff8:	add	x21, x21, #0xd40
  401ffc:	mov	x0, x21
  402000:	bl	401a90 <strcmp@plt>
  402004:	cbz	w0, 402010 <__fxstatat@plt+0x3d0>
  402008:	ldr	x1, [x19, #16]!
  40200c:	cbnz	x1, 401ffc <__fxstatat@plt+0x3bc>
  402010:	ldr	x19, [x19, #8]
  402014:	cbz	x19, 402164 <__fxstatat@plt+0x524>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402020:	add	x1, x1, #0x720
  402024:	mov	x0, #0x0                   	// #0
  402028:	bl	401b90 <dcgettext@plt>
  40202c:	adrp	x3, 40a000 <__fxstatat@plt+0x83c0>
  402030:	add	x3, x3, #0x738
  402034:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402038:	add	x2, x2, #0x760
  40203c:	mov	x1, x0
  402040:	mov	w0, #0x1                   	// #1
  402044:	bl	401960 <__printf_chk@plt>
  402048:	mov	x1, #0x0                   	// #0
  40204c:	mov	w0, #0x5                   	// #5
  402050:	bl	401c30 <setlocale@plt>
  402054:	cbz	x0, 40206c <__fxstatat@plt+0x42c>
  402058:	mov	x2, #0x3                   	// #3
  40205c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402060:	add	x1, x1, #0x770
  402064:	bl	401930 <strncmp@plt>
  402068:	cbnz	w0, 4020e8 <__fxstatat@plt+0x4a8>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402074:	add	x1, x1, #0x7c0
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401b90 <dcgettext@plt>
  402080:	adrp	x21, 409000 <__fxstatat@plt+0x73c0>
  402084:	add	x21, x21, #0xd40
  402088:	mov	x3, x21
  40208c:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402090:	add	x2, x2, #0x738
  402094:	mov	x1, x0
  402098:	mov	w0, #0x1                   	// #1
  40209c:	bl	401960 <__printf_chk@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4020a8:	add	x1, x1, #0x7e0
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	bl	401b90 <dcgettext@plt>
  4020b4:	mov	x1, x0
  4020b8:	adrp	x3, 40a000 <__fxstatat@plt+0x83c0>
  4020bc:	add	x0, x3, #0x520
  4020c0:	adrp	x3, 409000 <__fxstatat@plt+0x73c0>
  4020c4:	add	x3, x3, #0xd48
  4020c8:	cmp	x19, x21
  4020cc:	csel	x3, x3, x0, eq  // eq = none
  4020d0:	mov	x2, x19
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	bl	401960 <__printf_chk@plt>
  4020dc:	b	401dec <__fxstatat@plt+0x1ac>
  4020e0:	adrp	x19, 409000 <__fxstatat@plt+0x73c0>
  4020e4:	add	x19, x19, #0xd40
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4020f0:	add	x1, x1, #0x778
  4020f4:	mov	x0, #0x0                   	// #0
  4020f8:	bl	401b90 <dcgettext@plt>
  4020fc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  402100:	ldr	x1, [x1, #720]
  402104:	bl	401ba0 <fputs_unlocked@plt>
  402108:	b	40206c <__fxstatat@plt+0x42c>
  40210c:	mov	w2, #0x5                   	// #5
  402110:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402114:	add	x1, x1, #0x7c0
  402118:	mov	x0, #0x0                   	// #0
  40211c:	bl	401b90 <dcgettext@plt>
  402120:	adrp	x19, 409000 <__fxstatat@plt+0x73c0>
  402124:	add	x19, x19, #0xd40
  402128:	mov	x3, x19
  40212c:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402130:	add	x2, x2, #0x738
  402134:	mov	x1, x0
  402138:	mov	w0, #0x1                   	// #1
  40213c:	bl	401960 <__printf_chk@plt>
  402140:	mov	w2, #0x5                   	// #5
  402144:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402148:	add	x1, x1, #0x7e0
  40214c:	mov	x0, #0x0                   	// #0
  402150:	bl	401b90 <dcgettext@plt>
  402154:	mov	x1, x0
  402158:	adrp	x2, 409000 <__fxstatat@plt+0x73c0>
  40215c:	add	x3, x2, #0xd48
  402160:	b	4020d0 <__fxstatat@plt+0x490>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40216c:	add	x1, x1, #0x720
  402170:	mov	x0, #0x0                   	// #0
  402174:	bl	401b90 <dcgettext@plt>
  402178:	adrp	x3, 40a000 <__fxstatat@plt+0x83c0>
  40217c:	add	x3, x3, #0x738
  402180:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402184:	add	x2, x2, #0x760
  402188:	mov	x1, x0
  40218c:	mov	w0, #0x1                   	// #1
  402190:	bl	401960 <__printf_chk@plt>
  402194:	mov	x1, #0x0                   	// #0
  402198:	mov	w0, #0x5                   	// #5
  40219c:	bl	401c30 <setlocale@plt>
  4021a0:	cbz	x0, 40210c <__fxstatat@plt+0x4cc>
  4021a4:	mov	x2, #0x3                   	// #3
  4021a8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4021ac:	add	x1, x1, #0x770
  4021b0:	bl	401930 <strncmp@plt>
  4021b4:	cbnz	w0, 4020e0 <__fxstatat@plt+0x4a0>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4021c0:	add	x1, x1, #0x7c0
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	bl	401b90 <dcgettext@plt>
  4021cc:	adrp	x19, 409000 <__fxstatat@plt+0x73c0>
  4021d0:	add	x19, x19, #0xd40
  4021d4:	mov	x3, x19
  4021d8:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  4021dc:	add	x2, x2, #0x738
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	bl	401960 <__printf_chk@plt>
  4021ec:	mov	w2, #0x5                   	// #5
  4021f0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4021f4:	add	x1, x1, #0x7e0
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	bl	401b90 <dcgettext@plt>
  402200:	mov	x1, x0
  402204:	adrp	x3, 409000 <__fxstatat@plt+0x73c0>
  402208:	add	x3, x3, #0xd48
  40220c:	b	4020d0 <__fxstatat@plt+0x490>
  402210:	stp	x29, x30, [sp, #-288]!
  402214:	mov	x29, sp
  402218:	stp	x19, x20, [sp, #16]
  40221c:	stp	x21, x22, [sp, #32]
  402220:	stp	x23, x24, [sp, #48]
  402224:	stp	x25, x26, [sp, #64]
  402228:	str	x27, [sp, #80]
  40222c:	mov	w24, w0
  402230:	mov	x23, x1
  402234:	mov	w19, #0xffffffff            	// #-1
  402238:	str	w19, [sp, #284]
  40223c:	str	w19, [sp, #280]
  402240:	str	w19, [sp, #276]
  402244:	str	w19, [sp, #272]
  402248:	ldr	x0, [x1]
  40224c:	bl	4035a4 <__fxstatat@plt+0x1964>
  402250:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402254:	add	x1, x1, #0x520
  402258:	mov	w0, #0x6                   	// #6
  40225c:	bl	401c30 <setlocale@plt>
  402260:	adrp	x20, 409000 <__fxstatat@plt+0x73c0>
  402264:	add	x20, x20, #0xcc8
  402268:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40226c:	add	x1, x1, #0x818
  402270:	mov	x0, x20
  402274:	bl	401940 <bindtextdomain@plt>
  402278:	mov	x0, x20
  40227c:	bl	401a60 <textdomain@plt>
  402280:	adrp	x0, 403000 <__fxstatat@plt+0x13c0>
  402284:	add	x0, x0, #0x480
  402288:	bl	409c78 <__fxstatat@plt+0x8038>
  40228c:	add	x0, sp, #0xe8
  402290:	bl	402794 <__fxstatat@plt+0xb54>
  402294:	mov	w20, #0x10                  	// #16
  402298:	mov	w25, #0x0                   	// #0
  40229c:	adrp	x21, 40a000 <__fxstatat@plt+0x83c0>
  4022a0:	add	x21, x21, #0x990
  4022a4:	add	x21, x21, #0x70
  4022a8:	adrp	x22, 40a000 <__fxstatat@plt+0x83c0>
  4022ac:	add	x22, x22, #0x858
  4022b0:	mov	w26, #0x1                   	// #1
  4022b4:	b	402364 <__fxstatat@plt+0x724>
  4022b8:	cmp	w0, #0x4c
  4022bc:	b.eq	402454 <__fxstatat@plt+0x814>  // b.none
  4022c0:	b.le	4022e0 <__fxstatat@plt+0x6a0>
  4022c4:	cmp	w0, #0x52
  4022c8:	b.eq	40242c <__fxstatat@plt+0x7ec>  // b.none
  4022cc:	cmp	w0, #0x63
  4022d0:	b.ne	402340 <__fxstatat@plt+0x700>  // b.any
  4022d4:	mov	w0, #0x1                   	// #1
  4022d8:	str	w0, [sp, #232]
  4022dc:	b	402364 <__fxstatat@plt+0x724>
  4022e0:	cmn	w0, #0x2
  4022e4:	b.eq	402444 <__fxstatat@plt+0x804>  // b.none
  4022e8:	cmp	w0, #0x48
  4022ec:	b.ne	4022f8 <__fxstatat@plt+0x6b8>  // b.any
  4022f0:	mov	w20, #0x11                  	// #17
  4022f4:	b	402364 <__fxstatat@plt+0x724>
  4022f8:	cmn	w0, #0x3
  4022fc:	b.ne	40244c <__fxstatat@plt+0x80c>  // b.any
  402300:	mov	x6, #0x0                   	// #0
  402304:	adrp	x5, 40a000 <__fxstatat@plt+0x83c0>
  402308:	add	x5, x5, #0x838
  40230c:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  402310:	add	x4, x4, #0x848
  402314:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402318:	ldr	x3, [x0, #584]
  40231c:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402320:	add	x2, x2, #0x760
  402324:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  402328:	add	x1, x1, #0xd40
  40232c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402330:	ldr	x0, [x0, #720]
  402334:	bl	4058dc <__fxstatat@plt+0x3c9c>
  402338:	mov	w0, #0x0                   	// #0
  40233c:	bl	401840 <exit@plt>
  402340:	cmp	w0, #0x50
  402344:	b.ne	40244c <__fxstatat@plt+0x80c>  // b.any
  402348:	mov	w20, #0x10                  	// #16
  40234c:	b	402364 <__fxstatat@plt+0x724>
  402350:	cmp	w0, #0x76
  402354:	b.eq	40243c <__fxstatat@plt+0x7fc>  // b.none
  402358:	mov	w19, #0x1                   	// #1
  40235c:	cmp	w0, #0x100
  402360:	b.ne	4023c0 <__fxstatat@plt+0x780>  // b.any
  402364:	mov	x4, #0x0                   	// #0
  402368:	mov	x3, x21
  40236c:	mov	x2, x22
  402370:	mov	x1, x23
  402374:	mov	w0, w24
  402378:	bl	401a70 <getopt_long@plt>
  40237c:	cmn	w0, #0x1
  402380:	b.eq	402464 <__fxstatat@plt+0x824>  // b.none
  402384:	cmp	w0, #0x66
  402388:	b.eq	402434 <__fxstatat@plt+0x7f4>  // b.none
  40238c:	b.le	4022b8 <__fxstatat@plt+0x678>
  402390:	cmp	w0, #0x101
  402394:	b.eq	4023e0 <__fxstatat@plt+0x7a0>  // b.none
  402398:	b.le	402350 <__fxstatat@plt+0x710>
  40239c:	cmp	w0, #0x103
  4023a0:	b.eq	40245c <__fxstatat@plt+0x81c>  // b.none
  4023a4:	cmp	w0, #0x104
  4023a8:	b.ne	4023d0 <__fxstatat@plt+0x790>  // b.any
  4023ac:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4023b0:	ldr	x1, [x0, #704]
  4023b4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4023b8:	str	x1, [x0, #744]
  4023bc:	b	402364 <__fxstatat@plt+0x724>
  4023c0:	cmp	w0, #0x68
  4023c4:	b.ne	40244c <__fxstatat@plt+0x80c>  // b.any
  4023c8:	mov	w19, #0x0                   	// #0
  4023cc:	b	402364 <__fxstatat@plt+0x724>
  4023d0:	cmp	w0, #0x102
  4023d4:	b.ne	40244c <__fxstatat@plt+0x80c>  // b.any
  4023d8:	mov	w25, #0x0                   	// #0
  4023dc:	b	402364 <__fxstatat@plt+0x724>
  4023e0:	mov	x4, #0x0                   	// #0
  4023e4:	mov	x3, #0x0                   	// #0
  4023e8:	add	x2, sp, #0x110
  4023ec:	add	x1, sp, #0x114
  4023f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4023f4:	ldr	x0, [x0, #704]
  4023f8:	bl	405390 <__fxstatat@plt+0x3750>
  4023fc:	mov	x27, x0
  402400:	cbz	x0, 402364 <__fxstatat@plt+0x724>
  402404:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402408:	ldr	x0, [x0, #704]
  40240c:	bl	40505c <__fxstatat@plt+0x341c>
  402410:	mov	x4, x0
  402414:	mov	x3, x27
  402418:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40241c:	add	x2, x2, #0x830
  402420:	mov	w1, #0x0                   	// #0
  402424:	mov	w0, #0x1                   	// #1
  402428:	bl	401850 <error@plt>
  40242c:	strb	w26, [sp, #236]
  402430:	b	402364 <__fxstatat@plt+0x724>
  402434:	strb	w26, [sp, #249]
  402438:	b	402364 <__fxstatat@plt+0x724>
  40243c:	str	wzr, [sp, #232]
  402440:	b	402364 <__fxstatat@plt+0x724>
  402444:	mov	w0, #0x0                   	// #0
  402448:	bl	401da0 <__fxstatat@plt+0x160>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	bl	401da0 <__fxstatat@plt+0x160>
  402454:	mov	w20, #0x2                   	// #2
  402458:	b	402364 <__fxstatat@plt+0x724>
  40245c:	mov	w25, #0x1                   	// #1
  402460:	b	402364 <__fxstatat@plt+0x724>
  402464:	ldrb	w0, [sp, #236]
  402468:	cbz	w0, 4024a8 <__fxstatat@plt+0x868>
  40246c:	cmp	w20, #0x10
  402470:	b.ne	4024ac <__fxstatat@plt+0x86c>  // b.any
  402474:	cmp	w19, #0x1
  402478:	b.eq	402484 <__fxstatat@plt+0x844>  // b.none
  40247c:	mov	w19, #0x0                   	// #0
  402480:	b	4024ac <__fxstatat@plt+0x86c>
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40248c:	add	x1, x1, #0x868
  402490:	mov	x0, #0x0                   	// #0
  402494:	bl	401b90 <dcgettext@plt>
  402498:	mov	x2, x0
  40249c:	mov	w1, #0x0                   	// #0
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	bl	401850 <error@plt>
  4024a8:	mov	w20, #0x10                  	// #16
  4024ac:	cmp	w19, #0x0
  4024b0:	cset	w0, ne  // ne = any
  4024b4:	strb	w0, [sp, #248]
  4024b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4024bc:	ldr	w0, [x0, #712]
  4024c0:	sub	w2, w24, w0
  4024c4:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4024c8:	ldr	x19, [x1, #744]
  4024cc:	cbz	x19, 4026bc <__fxstatat@plt+0xa7c>
  4024d0:	cmp	w2, #0x0
  4024d4:	b.le	402568 <__fxstatat@plt+0x928>
  4024d8:	add	x2, sp, #0x68
  4024dc:	mov	x1, x19
  4024e0:	mov	w0, #0x0                   	// #0
  4024e4:	bl	401c00 <__xstat@plt>
  4024e8:	cbnz	w0, 4025d8 <__fxstatat@plt+0x998>
  4024ec:	ldr	w0, [sp, #128]
  4024f0:	str	w0, [sp, #284]
  4024f4:	ldr	w1, [sp, #132]
  4024f8:	str	w1, [sp, #280]
  4024fc:	bl	402824 <__fxstatat@plt+0xbe4>
  402500:	str	x0, [sp, #256]
  402504:	ldr	w0, [sp, #132]
  402508:	bl	4027e8 <__fxstatat@plt+0xba8>
  40250c:	str	x0, [sp, #264]
  402510:	ldrb	w0, [sp, #236]
  402514:	tst	w25, w0
  402518:	b.ne	402660 <__fxstatat@plt+0xa20>  // b.any
  40251c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402520:	ldrsw	x0, [x0, #712]
  402524:	add	x6, sp, #0xe8
  402528:	ldr	w5, [sp, #272]
  40252c:	ldr	w4, [sp, #276]
  402530:	ldr	w3, [sp, #280]
  402534:	ldr	w2, [sp, #284]
  402538:	orr	w1, w20, #0x400
  40253c:	add	x0, x23, x0, lsl #3
  402540:	bl	402860 <__fxstatat@plt+0xc20>
  402544:	and	w0, w0, #0xff
  402548:	eor	w0, w0, #0x1
  40254c:	ldp	x19, x20, [sp, #16]
  402550:	ldp	x21, x22, [sp, #32]
  402554:	ldp	x23, x24, [sp, #48]
  402558:	ldp	x25, x26, [sp, #64]
  40255c:	ldr	x27, [sp, #80]
  402560:	ldp	x29, x30, [sp], #288
  402564:	ret
  402568:	cmp	w0, w24
  40256c:	b.lt	40259c <__fxstatat@plt+0x95c>  // b.tstop
  402570:	mov	w2, #0x5                   	// #5
  402574:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402578:	add	x1, x1, #0x898
  40257c:	mov	x0, #0x0                   	// #0
  402580:	bl	401b90 <dcgettext@plt>
  402584:	mov	x2, x0
  402588:	mov	w1, #0x0                   	// #0
  40258c:	mov	w0, #0x0                   	// #0
  402590:	bl	401850 <error@plt>
  402594:	mov	w0, #0x1                   	// #1
  402598:	bl	401da0 <__fxstatat@plt+0x160>
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4025a4:	add	x1, x1, #0x8a8
  4025a8:	mov	x0, #0x0                   	// #0
  4025ac:	bl	401b90 <dcgettext@plt>
  4025b0:	mov	x19, x0
  4025b4:	add	x23, x23, w24, sxtw #3
  4025b8:	ldur	x0, [x23, #-8]
  4025bc:	bl	40505c <__fxstatat@plt+0x341c>
  4025c0:	mov	x3, x0
  4025c4:	mov	x2, x19
  4025c8:	mov	w1, #0x0                   	// #0
  4025cc:	mov	w0, #0x0                   	// #0
  4025d0:	bl	401850 <error@plt>
  4025d4:	b	402594 <__fxstatat@plt+0x954>
  4025d8:	bl	401bf0 <__errno_location@plt>
  4025dc:	ldr	w21, [x0]
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4025e8:	add	x1, x1, #0x8c8
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	bl	401b90 <dcgettext@plt>
  4025f4:	mov	x20, x0
  4025f8:	mov	x1, x19
  4025fc:	mov	w0, #0x4                   	// #4
  402600:	bl	404dbc <__fxstatat@plt+0x317c>
  402604:	mov	x3, x0
  402608:	mov	x2, x20
  40260c:	mov	w1, w21
  402610:	mov	w0, #0x1                   	// #1
  402614:	bl	401850 <error@plt>
  402618:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40261c:	ldrsw	x0, [x0, #712]
  402620:	ldr	x0, [x23, x0, lsl #3]
  402624:	bl	40505c <__fxstatat@plt+0x341c>
  402628:	mov	x4, x0
  40262c:	mov	x3, x19
  402630:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402634:	add	x2, x2, #0x830
  402638:	mov	w1, #0x0                   	// #0
  40263c:	mov	w0, #0x1                   	// #1
  402640:	bl	401850 <error@plt>
  402644:	ldr	x0, [sp, #264]
  402648:	cbz	x0, 4026f0 <__fxstatat@plt+0xab0>
  40264c:	adrp	x0, 40a000 <__fxstatat@plt+0x83c0>
  402650:	add	x0, x0, #0x520
  402654:	bl	405c40 <__fxstatat@plt+0x4000>
  402658:	str	x0, [sp, #256]
  40265c:	b	4026f0 <__fxstatat@plt+0xab0>
  402660:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402664:	add	x0, x0, #0x2e8
  402668:	add	x0, x0, #0x8
  40266c:	bl	405078 <__fxstatat@plt+0x3438>
  402670:	str	x0, [sp, #240]
  402674:	cbnz	x0, 40251c <__fxstatat@plt+0x8dc>
  402678:	bl	401bf0 <__errno_location@plt>
  40267c:	ldr	w20, [x0]
  402680:	mov	w2, #0x5                   	// #5
  402684:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402688:	add	x1, x1, #0x8c8
  40268c:	mov	x0, #0x0                   	// #0
  402690:	bl	401b90 <dcgettext@plt>
  402694:	mov	x19, x0
  402698:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40269c:	add	x1, x1, #0x8e8
  4026a0:	mov	w0, #0x4                   	// #4
  4026a4:	bl	404dbc <__fxstatat@plt+0x317c>
  4026a8:	mov	x3, x0
  4026ac:	mov	x2, x19
  4026b0:	mov	w1, w20
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	bl	401850 <error@plt>
  4026bc:	cmp	w2, #0x1
  4026c0:	b.le	402568 <__fxstatat@plt+0x928>
  4026c4:	add	x1, sp, #0xe8
  4026c8:	add	x4, sp, #0x108
  4026cc:	add	x3, x1, #0x18
  4026d0:	add	x2, sp, #0x118
  4026d4:	add	x1, sp, #0x11c
  4026d8:	ldr	x0, [x23, w0, sxtw #3]
  4026dc:	bl	405390 <__fxstatat@plt+0x3750>
  4026e0:	mov	x19, x0
  4026e4:	cbnz	x0, 402618 <__fxstatat@plt+0x9d8>
  4026e8:	ldr	x0, [sp, #256]
  4026ec:	cbz	x0, 402644 <__fxstatat@plt+0xa04>
  4026f0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4026f4:	ldr	w0, [x1, #712]
  4026f8:	add	w0, w0, #0x1
  4026fc:	str	w0, [x1, #712]
  402700:	b	402510 <__fxstatat@plt+0x8d0>
  402704:	stp	x29, x30, [sp, #-48]!
  402708:	mov	x29, sp
  40270c:	stp	x19, x20, [sp, #16]
  402710:	str	x21, [sp, #32]
  402714:	mov	x19, x1
  402718:	cbz	x0, 40277c <__fxstatat@plt+0xb3c>
  40271c:	mov	x20, x0
  402720:	cbz	x1, 402770 <__fxstatat@plt+0xb30>
  402724:	bl	401830 <strlen@plt>
  402728:	mov	x21, x0
  40272c:	mov	x0, x19
  402730:	bl	401830 <strlen@plt>
  402734:	add	x0, x21, x0
  402738:	add	x0, x0, #0x2
  40273c:	bl	4059e0 <__fxstatat@plt+0x3da0>
  402740:	mov	x21, x0
  402744:	mov	x1, x20
  402748:	bl	4018d0 <stpcpy@plt>
  40274c:	mov	w1, #0x3a                  	// #58
  402750:	strh	w1, [x0], #1
  402754:	mov	x1, x19
  402758:	bl	401b40 <strcpy@plt>
  40275c:	mov	x0, x21
  402760:	ldp	x19, x20, [sp, #16]
  402764:	ldr	x21, [sp, #32]
  402768:	ldp	x29, x30, [sp], #48
  40276c:	ret
  402770:	bl	405c40 <__fxstatat@plt+0x4000>
  402774:	mov	x21, x0
  402778:	b	40275c <__fxstatat@plt+0xb1c>
  40277c:	mov	x21, x1
  402780:	cbz	x1, 40275c <__fxstatat@plt+0xb1c>
  402784:	mov	x0, x1
  402788:	bl	405c40 <__fxstatat@plt+0x4000>
  40278c:	mov	x21, x0
  402790:	b	40275c <__fxstatat@plt+0xb1c>
  402794:	mov	w1, #0x2                   	// #2
  402798:	str	w1, [x0]
  40279c:	str	xzr, [x0, #8]
  4027a0:	mov	w1, #0x1                   	// #1
  4027a4:	strb	w1, [x0, #16]
  4027a8:	strb	wzr, [x0, #4]
  4027ac:	strb	wzr, [x0, #17]
  4027b0:	str	xzr, [x0, #24]
  4027b4:	str	xzr, [x0, #32]
  4027b8:	ret
  4027bc:	stp	x29, x30, [sp, #-32]!
  4027c0:	mov	x29, sp
  4027c4:	str	x19, [sp, #16]
  4027c8:	mov	x19, x0
  4027cc:	ldr	x0, [x0, #24]
  4027d0:	bl	401ad0 <free@plt>
  4027d4:	ldr	x0, [x19, #32]
  4027d8:	bl	401ad0 <free@plt>
  4027dc:	ldr	x19, [sp, #16]
  4027e0:	ldp	x29, x30, [sp], #32
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-64]!
  4027ec:	mov	x29, sp
  4027f0:	str	x19, [sp, #16]
  4027f4:	mov	w19, w0
  4027f8:	bl	401c10 <getgrgid@plt>
  4027fc:	cbz	x0, 402814 <__fxstatat@plt+0xbd4>
  402800:	ldr	x0, [x0]
  402804:	bl	405c40 <__fxstatat@plt+0x4000>
  402808:	ldr	x19, [sp, #16]
  40280c:	ldp	x29, x30, [sp], #64
  402810:	ret
  402814:	add	x1, sp, #0x28
  402818:	mov	w0, w19
  40281c:	bl	403564 <__fxstatat@plt+0x1924>
  402820:	b	402804 <__fxstatat@plt+0xbc4>
  402824:	stp	x29, x30, [sp, #-64]!
  402828:	mov	x29, sp
  40282c:	str	x19, [sp, #16]
  402830:	mov	w19, w0
  402834:	bl	401aa0 <getpwuid@plt>
  402838:	cbz	x0, 402850 <__fxstatat@plt+0xc10>
  40283c:	ldr	x0, [x0]
  402840:	bl	405c40 <__fxstatat@plt+0x4000>
  402844:	ldr	x19, [sp, #16]
  402848:	ldp	x29, x30, [sp], #64
  40284c:	ret
  402850:	add	x1, sp, #0x28
  402854:	mov	w0, w19
  402858:	bl	403564 <__fxstatat@plt+0x1924>
  40285c:	b	402840 <__fxstatat@plt+0xc00>
  402860:	stp	x29, x30, [sp, #-432]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	stp	x21, x22, [sp, #32]
  402870:	stp	x23, x24, [sp, #48]
  402874:	stp	x25, x26, [sp, #64]
  402878:	stp	x27, x28, [sp, #80]
  40287c:	str	w2, [sp, #136]
  402880:	str	w3, [sp, #144]
  402884:	str	w4, [sp, #140]
  402888:	str	w5, [sp, #148]
  40288c:	mov	x20, x6
  402890:	and	w2, w4, w5
  402894:	str	w2, [sp, #124]
  402898:	mov	w3, #0x0                   	// #0
  40289c:	cmn	w2, #0x1
  4028a0:	b.eq	4028d4 <__fxstatat@plt+0xc94>  // b.none
  4028a4:	mov	x2, #0x0                   	// #0
  4028a8:	orr	w1, w3, w1
  4028ac:	bl	405cb0 <__fxstatat@plt+0x4070>
  4028b0:	mov	x23, x0
  4028b4:	mov	w24, #0x1                   	// #1
  4028b8:	adrp	x0, 40a000 <__fxstatat@plt+0x83c0>
  4028bc:	add	x0, x0, #0xed0
  4028c0:	str	x0, [sp, #152]
  4028c4:	adrp	x0, 40a000 <__fxstatat@plt+0x83c0>
  4028c8:	add	x0, x0, #0xf20
  4028cc:	str	x0, [sp, #160]
  4028d0:	b	40309c <__fxstatat@plt+0x145c>
  4028d4:	ldrb	w2, [x6, #16]
  4028d8:	cbnz	w2, 4028a4 <__fxstatat@plt+0xc64>
  4028dc:	ldr	w2, [x6]
  4028e0:	cmp	w2, #0x2
  4028e4:	cset	w3, eq  // eq = none
  4028e8:	lsl	w3, w3, #3
  4028ec:	b	4028a4 <__fxstatat@plt+0xc64>
  4028f0:	bl	401bf0 <__errno_location@plt>
  4028f4:	mov	x19, x0
  4028f8:	ldr	w21, [x0]
  4028fc:	cbz	w21, 40290c <__fxstatat@plt+0xccc>
  402900:	ldrb	w24, [x20, #17]
  402904:	cbz	w24, 402938 <__fxstatat@plt+0xcf8>
  402908:	mov	w24, #0x0                   	// #0
  40290c:	mov	x0, x23
  402910:	bl	4079a4 <__fxstatat@plt+0x5d64>
  402914:	cbnz	w0, 403270 <__fxstatat@plt+0x1630>
  402918:	mov	w0, w24
  40291c:	ldp	x19, x20, [sp, #16]
  402920:	ldp	x21, x22, [sp, #32]
  402924:	ldp	x23, x24, [sp, #48]
  402928:	ldp	x25, x26, [sp, #64]
  40292c:	ldp	x27, x28, [sp, #80]
  402930:	ldp	x29, x30, [sp], #432
  402934:	ret
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402940:	add	x1, x1, #0xbc0
  402944:	mov	x0, #0x0                   	// #0
  402948:	bl	401b90 <dcgettext@plt>
  40294c:	mov	x2, x0
  402950:	mov	w1, w21
  402954:	mov	w0, #0x0                   	// #0
  402958:	bl	401850 <error@plt>
  40295c:	b	40290c <__fxstatat@plt+0xccc>
  402960:	cmp	w0, #0x1
  402964:	b.ne	402b90 <__fxstatat@plt+0xf50>  // b.any
  402968:	ldrb	w21, [x20, #4]
  40296c:	cbz	w21, 402b90 <__fxstatat@plt+0xf50>
  402970:	ldr	x0, [x20, #8]
  402974:	cbz	x0, 403098 <__fxstatat@plt+0x1458>
  402978:	ldr	x2, [x19, #128]
  40297c:	ldr	x1, [x0]
  402980:	cmp	x2, x1
  402984:	b.ne	403098 <__fxstatat@plt+0x1458>  // b.any
  402988:	ldr	x1, [x19, #120]
  40298c:	ldr	x0, [x0, #8]
  402990:	cmp	x1, x0
  402994:	b.ne	403098 <__fxstatat@plt+0x1458>  // b.any
  402998:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40299c:	add	x1, x1, #0x8e8
  4029a0:	mov	x0, x26
  4029a4:	bl	401a90 <strcmp@plt>
  4029a8:	cbnz	w0, 402a90 <__fxstatat@plt+0xe50>
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4029b4:	add	x1, x1, #0xbd0
  4029b8:	mov	x0, #0x0                   	// #0
  4029bc:	bl	401b90 <dcgettext@plt>
  4029c0:	mov	x21, x0
  4029c4:	mov	x1, x26
  4029c8:	mov	w0, #0x4                   	// #4
  4029cc:	bl	404dbc <__fxstatat@plt+0x317c>
  4029d0:	mov	x3, x0
  4029d4:	mov	x2, x21
  4029d8:	mov	w1, #0x0                   	// #0
  4029dc:	mov	w0, #0x0                   	// #0
  4029e0:	bl	401850 <error@plt>
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4029ec:	add	x1, x1, #0xc40
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	bl	401b90 <dcgettext@plt>
  4029f8:	mov	x2, x0
  4029fc:	mov	w1, #0x0                   	// #0
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	bl	401850 <error@plt>
  402a08:	mov	w2, #0x4                   	// #4
  402a0c:	mov	x1, x19
  402a10:	mov	x0, x23
  402a14:	bl	4081a0 <__fxstatat@plt+0x6560>
  402a18:	mov	x0, x23
  402a1c:	bl	407ae4 <__fxstatat@plt+0x5ea4>
  402a20:	mov	w21, #0x0                   	// #0
  402a24:	b	403098 <__fxstatat@plt+0x1458>
  402a28:	cmp	w0, #0x7
  402a2c:	b.eq	402b18 <__fxstatat@plt+0xed8>  // b.none
  402a30:	cmp	w0, #0xa
  402a34:	b.ne	402b90 <__fxstatat@plt+0xf50>  // b.any
  402a38:	ldr	x0, [x19, #88]
  402a3c:	cbnz	x0, 402a48 <__fxstatat@plt+0xe08>
  402a40:	ldr	x0, [x19, #32]
  402a44:	cbz	x0, 402afc <__fxstatat@plt+0xebc>
  402a48:	ldrb	w0, [x20, #17]
  402a4c:	cbnz	w0, 402b20 <__fxstatat@plt+0xee0>
  402a50:	ldr	w21, [x19, #64]
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402a5c:	add	x1, x1, #0xc78
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	bl	401b90 <dcgettext@plt>
  402a68:	mov	x22, x0
  402a6c:	mov	x1, x26
  402a70:	mov	w0, #0x4                   	// #4
  402a74:	bl	404dbc <__fxstatat@plt+0x317c>
  402a78:	mov	x3, x0
  402a7c:	mov	x2, x22
  402a80:	mov	w1, w21
  402a84:	mov	w0, #0x0                   	// #0
  402a88:	bl	401850 <error@plt>
  402a8c:	b	402b20 <__fxstatat@plt+0xee0>
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402a98:	add	x1, x1, #0xc00
  402a9c:	mov	x0, #0x0                   	// #0
  402aa0:	bl	401b90 <dcgettext@plt>
  402aa4:	mov	x21, x0
  402aa8:	mov	x2, x26
  402aac:	mov	w1, #0x4                   	// #4
  402ab0:	mov	w0, #0x0                   	// #0
  402ab4:	bl	404d30 <__fxstatat@plt+0x30f0>
  402ab8:	mov	x22, x0
  402abc:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402ac0:	add	x2, x2, #0x8e8
  402ac4:	mov	w1, #0x4                   	// #4
  402ac8:	mov	w0, #0x1                   	// #1
  402acc:	bl	404d30 <__fxstatat@plt+0x30f0>
  402ad0:	mov	x4, x0
  402ad4:	mov	x3, x22
  402ad8:	mov	x2, x21
  402adc:	mov	w1, #0x0                   	// #0
  402ae0:	mov	w0, #0x0                   	// #0
  402ae4:	bl	401850 <error@plt>
  402ae8:	b	4029e4 <__fxstatat@plt+0xda4>
  402aec:	ldrb	w0, [x20, #4]
  402af0:	mov	w21, #0x1                   	// #1
  402af4:	cbnz	w0, 402b90 <__fxstatat@plt+0xf50>
  402af8:	b	403098 <__fxstatat@plt+0x1458>
  402afc:	mov	x21, #0x1                   	// #1
  402b00:	str	x21, [x19, #32]
  402b04:	mov	w2, w21
  402b08:	mov	x1, x19
  402b0c:	mov	x0, x23
  402b10:	bl	4081a0 <__fxstatat@plt+0x6560>
  402b14:	b	403098 <__fxstatat@plt+0x1458>
  402b18:	ldrb	w0, [x20, #17]
  402b1c:	cbz	w0, 402b50 <__fxstatat@plt+0xf10>
  402b20:	mov	x22, #0x0                   	// #0
  402b24:	mov	w21, #0x0                   	// #0
  402b28:	ldr	w0, [x20]
  402b2c:	mov	w27, #0x1                   	// #1
  402b30:	cmp	w0, #0x2
  402b34:	b.eq	403090 <__fxstatat@plt+0x1450>  // b.none
  402b38:	cbnz	w0, 403090 <__fxstatat@plt+0x1450>
  402b3c:	mov	w25, #0x3                   	// #3
  402b40:	cbnz	w21, 402fd4 <__fxstatat@plt+0x1394>
  402b44:	cbnz	x22, 40333c <__fxstatat@plt+0x16fc>
  402b48:	str	x22, [sp, #104]
  402b4c:	b	40335c <__fxstatat@plt+0x171c>
  402b50:	ldr	w21, [x19, #64]
  402b54:	mov	x2, x26
  402b58:	mov	w1, #0x3                   	// #3
  402b5c:	bl	404ebc <__fxstatat@plt+0x327c>
  402b60:	mov	x3, x0
  402b64:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402b68:	add	x2, x2, #0xc90
  402b6c:	mov	w1, w21
  402b70:	mov	w0, #0x0                   	// #0
  402b74:	bl	401850 <error@plt>
  402b78:	b	402b20 <__fxstatat@plt+0xee0>
  402b7c:	mov	x1, x19
  402b80:	mov	x0, x23
  402b84:	bl	405d00 <__fxstatat@plt+0x40c0>
  402b88:	and	w0, w0, #0xff
  402b8c:	cbnz	w0, 402c90 <__fxstatat@plt+0x1050>
  402b90:	ldr	x28, [x19, #48]
  402b94:	ldr	w0, [sp, #124]
  402b98:	cmn	w0, #0x1
  402b9c:	b.eq	402cd4 <__fxstatat@plt+0x1094>  // b.none
  402ba0:	add	x22, x19, #0x78
  402ba4:	ldrb	w0, [x20, #16]
  402ba8:	cbnz	w0, 4032c4 <__fxstatat@plt+0x1684>
  402bac:	ldr	w1, [sp, #140]
  402bb0:	cmn	w1, #0x1
  402bb4:	b.eq	402d4c <__fxstatat@plt+0x110c>  // b.none
  402bb8:	ldr	w0, [x22, #24]
  402bbc:	mov	w21, #0x0                   	// #0
  402bc0:	cmp	w1, w0
  402bc4:	b.eq	402d4c <__fxstatat@plt+0x110c>  // b.none
  402bc8:	ldrh	w0, [x19, #108]
  402bcc:	sub	w1, w0, #0x1
  402bd0:	and	w1, w1, #0xffff
  402bd4:	cmp	w1, #0x1
  402bd8:	cset	w25, ls  // ls = plast
  402bdc:	and	w0, w0, #0xfffffffd
  402be0:	and	w0, w0, #0xffff
  402be4:	cmp	w0, #0x4
  402be8:	csinc	w25, w25, wzr, ne  // ne = any
  402bec:	cbz	w25, 4033c8 <__fxstatat@plt+0x1788>
  402bf0:	ldr	x0, [x20, #8]
  402bf4:	cbz	x0, 4033cc <__fxstatat@plt+0x178c>
  402bf8:	ldr	x2, [x22, #8]
  402bfc:	ldr	x1, [x0]
  402c00:	cmp	x2, x1
  402c04:	b.ne	4033cc <__fxstatat@plt+0x178c>  // b.any
  402c08:	ldr	x1, [x22]
  402c0c:	ldr	x0, [x0, #8]
  402c10:	cmp	x1, x0
  402c14:	b.ne	4033cc <__fxstatat@plt+0x178c>  // b.any
  402c18:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402c1c:	add	x1, x1, #0x8e8
  402c20:	mov	x0, x26
  402c24:	bl	401a90 <strcmp@plt>
  402c28:	cbnz	w0, 402d6c <__fxstatat@plt+0x112c>
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402c34:	add	x1, x1, #0xbd0
  402c38:	mov	x0, #0x0                   	// #0
  402c3c:	bl	401b90 <dcgettext@plt>
  402c40:	mov	x19, x0
  402c44:	mov	x1, x26
  402c48:	mov	w0, #0x4                   	// #4
  402c4c:	bl	404dbc <__fxstatat@plt+0x317c>
  402c50:	mov	x3, x0
  402c54:	mov	x2, x19
  402c58:	mov	w1, #0x0                   	// #0
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	bl	401850 <error@plt>
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402c6c:	add	x1, x1, #0xc40
  402c70:	mov	x0, #0x0                   	// #0
  402c74:	bl	401b90 <dcgettext@plt>
  402c78:	mov	x2, x0
  402c7c:	mov	w1, #0x0                   	// #0
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	bl	401850 <error@plt>
  402c88:	mov	w21, #0x0                   	// #0
  402c8c:	b	403098 <__fxstatat@plt+0x1458>
  402c90:	mov	w2, #0x5                   	// #5
  402c94:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402c98:	add	x1, x1, #0xcb8
  402c9c:	mov	x0, #0x0                   	// #0
  402ca0:	bl	401b90 <dcgettext@plt>
  402ca4:	mov	x19, x0
  402ca8:	mov	x2, x26
  402cac:	mov	w1, #0x3                   	// #3
  402cb0:	mov	w0, #0x0                   	// #0
  402cb4:	bl	404ebc <__fxstatat@plt+0x327c>
  402cb8:	mov	x3, x0
  402cbc:	mov	x2, x19
  402cc0:	mov	w1, #0x0                   	// #0
  402cc4:	mov	w0, #0x0                   	// #0
  402cc8:	bl	401850 <error@plt>
  402ccc:	mov	w21, #0x0                   	// #0
  402cd0:	b	403098 <__fxstatat@plt+0x1458>
  402cd4:	ldr	w0, [x20]
  402cd8:	cmp	w0, #0x2
  402cdc:	b.ne	402ba0 <__fxstatat@plt+0xf60>  // b.any
  402ce0:	ldr	x0, [x20, #8]
  402ce4:	cbnz	x0, 402ba0 <__fxstatat@plt+0xf60>
  402ce8:	ldrb	w0, [x20, #16]
  402cec:	cbnz	w0, 4032c0 <__fxstatat@plt+0x1680>
  402cf0:	add	x22, x19, #0x78
  402cf4:	mov	w21, #0x1                   	// #1
  402cf8:	mov	w25, w21
  402cfc:	b	4033cc <__fxstatat@plt+0x178c>
  402d00:	bl	401bf0 <__errno_location@plt>
  402d04:	ldr	w21, [x0]
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402d10:	add	x1, x1, #0xd78
  402d14:	mov	x0, #0x0                   	// #0
  402d18:	bl	401b90 <dcgettext@plt>
  402d1c:	mov	x22, x0
  402d20:	mov	x1, x26
  402d24:	mov	w0, #0x4                   	// #4
  402d28:	bl	404dbc <__fxstatat@plt+0x317c>
  402d2c:	mov	x3, x0
  402d30:	mov	x2, x22
  402d34:	mov	w1, w21
  402d38:	mov	w0, #0x0                   	// #0
  402d3c:	bl	401850 <error@plt>
  402d40:	b	4032f8 <__fxstatat@plt+0x16b8>
  402d44:	add	x22, sp, #0xb0
  402d48:	b	402bac <__fxstatat@plt+0xf6c>
  402d4c:	mov	w21, #0x1                   	// #1
  402d50:	ldr	w1, [sp, #148]
  402d54:	cmn	w1, #0x1
  402d58:	b.eq	402bc8 <__fxstatat@plt+0xf88>  // b.none
  402d5c:	ldr	w0, [x22, #28]
  402d60:	cmp	w0, w1
  402d64:	cset	w21, eq  // eq = none
  402d68:	b	402bc8 <__fxstatat@plt+0xf88>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402d74:	add	x1, x1, #0xc00
  402d78:	mov	x0, #0x0                   	// #0
  402d7c:	bl	401b90 <dcgettext@plt>
  402d80:	mov	x19, x0
  402d84:	mov	x2, x26
  402d88:	mov	w1, #0x4                   	// #4
  402d8c:	mov	w0, #0x0                   	// #0
  402d90:	bl	404d30 <__fxstatat@plt+0x30f0>
  402d94:	mov	x21, x0
  402d98:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402d9c:	add	x2, x2, #0x8e8
  402da0:	mov	w1, #0x4                   	// #4
  402da4:	mov	w0, #0x1                   	// #1
  402da8:	bl	404d30 <__fxstatat@plt+0x30f0>
  402dac:	mov	x4, x0
  402db0:	mov	x3, x21
  402db4:	mov	x2, x19
  402db8:	mov	w1, #0x0                   	// #0
  402dbc:	mov	w0, #0x0                   	// #0
  402dc0:	bl	401850 <error@plt>
  402dc4:	b	402c64 <__fxstatat@plt+0x1024>
  402dc8:	ldr	w0, [sp, #124]
  402dcc:	cmn	w0, #0x1
  402dd0:	b.eq	402ecc <__fxstatat@plt+0x128c>  // b.none
  402dd4:	ldr	w0, [x22, #16]
  402dd8:	and	w0, w0, #0xf000
  402ddc:	cmp	w0, #0x8, lsl #12
  402de0:	b.eq	402eb0 <__fxstatat@plt+0x1270>  // b.none
  402de4:	cmp	w0, #0x4, lsl #12
  402de8:	b.ne	402ecc <__fxstatat@plt+0x128c>  // b.any
  402dec:	mov	w0, #0x4900                	// #18688
  402df0:	str	w0, [sp, #112]
  402df4:	ldr	w0, [x23, #44]
  402df8:	ldr	w2, [sp, #112]
  402dfc:	mov	x1, x28
  402e00:	str	w0, [sp, #128]
  402e04:	bl	4019e0 <__openat_2@plt>
  402e08:	str	w0, [sp, #104]
  402e0c:	tbz	w0, #31, 402e50 <__fxstatat@plt+0x1210>
  402e10:	bl	401bf0 <__errno_location@plt>
  402e14:	str	x0, [sp, #168]
  402e18:	ldr	w0, [x0]
  402e1c:	cmp	w0, #0xd
  402e20:	b.ne	403410 <__fxstatat@plt+0x17d0>  // b.any
  402e24:	ldr	w0, [x22, #16]
  402e28:	and	w0, w0, #0xf000
  402e2c:	cmp	w0, #0x8, lsl #12
  402e30:	b.ne	402ecc <__fxstatat@plt+0x128c>  // b.any
  402e34:	ldr	w1, [sp, #112]
  402e38:	orr	w2, w1, #0x1
  402e3c:	mov	x1, x28
  402e40:	ldr	w0, [sp, #128]
  402e44:	bl	4019e0 <__openat_2@plt>
  402e48:	str	w0, [sp, #104]
  402e4c:	tbnz	w0, #31, 402ebc <__fxstatat@plt+0x127c>
  402e50:	add	x2, sp, #0x130
  402e54:	ldr	w1, [sp, #104]
  402e58:	mov	w0, #0x0                   	// #0
  402e5c:	bl	401b80 <__fxstat@plt>
  402e60:	cbnz	w0, 402f60 <__fxstatat@plt+0x1320>
  402e64:	ldr	x1, [x22, #8]
  402e68:	ldr	x0, [sp, #312]
  402e6c:	cmp	x1, x0
  402e70:	b.eq	402ef0 <__fxstatat@plt+0x12b0>  // b.none
  402e74:	bl	401bf0 <__errno_location@plt>
  402e78:	mov	x25, x0
  402e7c:	ldr	w28, [x0]
  402e80:	ldr	w0, [sp, #104]
  402e84:	bl	4019f0 <close@plt>
  402e88:	str	w28, [x25]
  402e8c:	mov	w1, #0x0                   	// #0
  402e90:	ldr	w0, [x20]
  402e94:	cmp	w0, #0x2
  402e98:	b.eq	4032b8 <__fxstatat@plt+0x1678>  // b.none
  402e9c:	cmp	w1, #0x0
  402ea0:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  402ea4:	b.ne	403320 <__fxstatat@plt+0x16e0>  // b.any
  402ea8:	mov	w21, w1
  402eac:	b	402b38 <__fxstatat@plt+0xef8>
  402eb0:	mov	w0, #0x900                 	// #2304
  402eb4:	str	w0, [sp, #112]
  402eb8:	b	402df4 <__fxstatat@plt+0x11b4>
  402ebc:	ldr	x0, [sp, #168]
  402ec0:	ldr	w0, [x0]
  402ec4:	cmp	w0, #0xd
  402ec8:	b.ne	403410 <__fxstatat@plt+0x17d0>  // b.any
  402ecc:	mov	w4, #0x0                   	// #0
  402ed0:	ldr	w3, [sp, #144]
  402ed4:	ldr	w2, [sp, #136]
  402ed8:	mov	x1, x28
  402edc:	ldr	w0, [x23, #44]
  402ee0:	bl	401af0 <fchownat@plt>
  402ee4:	cmp	w0, #0x0
  402ee8:	cset	w25, eq  // eq = none
  402eec:	b	40340c <__fxstatat@plt+0x17cc>
  402ef0:	ldr	x1, [x22]
  402ef4:	ldr	x0, [sp, #304]
  402ef8:	cmp	x1, x0
  402efc:	b.ne	402e74 <__fxstatat@plt+0x1234>  // b.any
  402f00:	ldr	w1, [sp, #140]
  402f04:	cmn	w1, #0x1
  402f08:	b.eq	402f34 <__fxstatat@plt+0x12f4>  // b.none
  402f0c:	ldr	w0, [sp, #328]
  402f10:	cmp	w1, w0
  402f14:	b.eq	402f34 <__fxstatat@plt+0x12f4>  // b.none
  402f18:	bl	401bf0 <__errno_location@plt>
  402f1c:	mov	x27, x0
  402f20:	ldr	w28, [x0]
  402f24:	ldr	w0, [sp, #104]
  402f28:	bl	4019f0 <close@plt>
  402f2c:	str	w28, [x27]
  402f30:	b	40340c <__fxstatat@plt+0x17cc>
  402f34:	ldr	w1, [sp, #148]
  402f38:	cmn	w1, #0x1
  402f3c:	b.eq	402f4c <__fxstatat@plt+0x130c>  // b.none
  402f40:	ldr	w0, [sp, #332]
  402f44:	cmp	w1, w0
  402f48:	b.ne	402f18 <__fxstatat@plt+0x12d8>  // b.any
  402f4c:	ldr	w2, [sp, #144]
  402f50:	ldr	w1, [sp, #136]
  402f54:	ldr	w0, [sp, #104]
  402f58:	bl	401c20 <fchown@plt>
  402f5c:	cbz	w0, 402f7c <__fxstatat@plt+0x133c>
  402f60:	bl	401bf0 <__errno_location@plt>
  402f64:	mov	x21, x0
  402f68:	ldr	w25, [x0]
  402f6c:	ldr	w0, [sp, #104]
  402f70:	bl	4019f0 <close@plt>
  402f74:	str	w25, [x21]
  402f78:	b	403410 <__fxstatat@plt+0x17d0>
  402f7c:	ldr	w0, [sp, #104]
  402f80:	bl	4019f0 <close@plt>
  402f84:	cbz	w0, 40340c <__fxstatat@plt+0x17cc>
  402f88:	b	403410 <__fxstatat@plt+0x17d0>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402f94:	add	x1, x1, #0xdb0
  402f98:	mov	x0, #0x0                   	// #0
  402f9c:	bl	401b90 <dcgettext@plt>
  402fa0:	mov	x27, x0
  402fa4:	b	403444 <__fxstatat@plt+0x1804>
  402fa8:	ldr	w2, [sp, #144]
  402fac:	cmn	w2, #0x1
  402fb0:	b.eq	402fcc <__fxstatat@plt+0x138c>  // b.none
  402fb4:	ldr	w1, [x22, #28]
  402fb8:	mov	w25, #0x2                   	// #2
  402fbc:	mov	w27, w21
  402fc0:	cmp	w2, w1
  402fc4:	b.ne	40333c <__fxstatat@plt+0x16fc>  // b.any
  402fc8:	b	402b38 <__fxstatat@plt+0xef8>
  402fcc:	mov	w27, w21
  402fd0:	b	402b38 <__fxstatat@plt+0xef8>
  402fd4:	cbnz	w27, 403308 <__fxstatat@plt+0x16c8>
  402fd8:	cbnz	x22, 403018 <__fxstatat@plt+0x13d8>
  402fdc:	str	x22, [sp, #104]
  402fe0:	mov	w2, #0x5                   	// #5
  402fe4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402fe8:	add	x1, x1, #0xdc8
  402fec:	mov	x0, #0x0                   	// #0
  402ff0:	bl	401b90 <dcgettext@plt>
  402ff4:	mov	x25, x0
  402ff8:	mov	x1, x26
  402ffc:	mov	w0, #0x4                   	// #4
  403000:	bl	404dbc <__fxstatat@plt+0x317c>
  403004:	mov	x2, x0
  403008:	mov	x1, x25
  40300c:	mov	w0, #0x1                   	// #1
  403010:	bl	401960 <__printf_chk@plt>
  403014:	b	403080 <__fxstatat@plt+0x1440>
  403018:	mov	w25, #0x1                   	// #1
  40301c:	b	40333c <__fxstatat@plt+0x16fc>
  403020:	cmp	w25, #0x2
  403024:	b.ne	403258 <__fxstatat@plt+0x1618>  // b.any
  403028:	cbz	x27, 40311c <__fxstatat@plt+0x14dc>
  40302c:	mov	w2, #0x5                   	// #5
  403030:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403034:	add	x1, x1, #0xe00
  403038:	mov	x0, #0x0                   	// #0
  40303c:	bl	401b90 <dcgettext@plt>
  403040:	mov	x25, x0
  403044:	mov	x1, x26
  403048:	mov	w0, #0x4                   	// #4
  40304c:	bl	404dbc <__fxstatat@plt+0x317c>
  403050:	ldr	x27, [sp, #128]
  403054:	mov	x4, x27
  403058:	ldr	x26, [sp, #112]
  40305c:	mov	x3, x26
  403060:	mov	x2, x0
  403064:	mov	x1, x25
  403068:	mov	w0, #0x1                   	// #1
  40306c:	bl	401960 <__printf_chk@plt>
  403070:	mov	x0, x26
  403074:	bl	401ad0 <free@plt>
  403078:	mov	x0, x27
  40307c:	bl	401ad0 <free@plt>
  403080:	ldr	x0, [sp, #104]
  403084:	bl	401ad0 <free@plt>
  403088:	mov	x0, x22
  40308c:	bl	401ad0 <free@plt>
  403090:	ldrb	w0, [x20, #4]
  403094:	cbz	w0, 40325c <__fxstatat@plt+0x161c>
  403098:	and	w24, w24, w21
  40309c:	mov	x0, x23
  4030a0:	bl	407ae4 <__fxstatat@plt+0x5ea4>
  4030a4:	mov	x19, x0
  4030a8:	cbz	x0, 4028f0 <__fxstatat@plt+0xcb0>
  4030ac:	ldr	x26, [x0, #56]
  4030b0:	ldrh	w0, [x0, #108]
  4030b4:	cmp	w0, #0x6
  4030b8:	b.eq	402aec <__fxstatat@plt+0xeac>  // b.none
  4030bc:	cmp	w0, #0x6
  4030c0:	b.hi	402a28 <__fxstatat@plt+0xde8>  // b.pmore
  4030c4:	cmp	w0, #0x2
  4030c8:	b.eq	402b7c <__fxstatat@plt+0xf3c>  // b.none
  4030cc:	cmp	w0, #0x4
  4030d0:	b.ne	402960 <__fxstatat@plt+0xd20>  // b.any
  4030d4:	ldrb	w0, [x20, #17]
  4030d8:	cbnz	w0, 402b20 <__fxstatat@plt+0xee0>
  4030dc:	ldr	w21, [x19, #64]
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4030e8:	add	x1, x1, #0xc98
  4030ec:	mov	x0, #0x0                   	// #0
  4030f0:	bl	401b90 <dcgettext@plt>
  4030f4:	mov	x22, x0
  4030f8:	mov	x1, x26
  4030fc:	mov	w0, #0x4                   	// #4
  403100:	bl	404dbc <__fxstatat@plt+0x317c>
  403104:	mov	x3, x0
  403108:	mov	x2, x22
  40310c:	mov	w1, w21
  403110:	mov	w0, #0x0                   	// #0
  403114:	bl	401850 <error@plt>
  403118:	b	402b20 <__fxstatat@plt+0xee0>
  40311c:	cbz	x28, 40313c <__fxstatat@plt+0x14fc>
  403120:	mov	w2, #0x5                   	// #5
  403124:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403128:	add	x1, x1, #0xe28
  40312c:	mov	x0, #0x0                   	// #0
  403130:	bl	401b90 <dcgettext@plt>
  403134:	mov	x25, x0
  403138:	b	403044 <__fxstatat@plt+0x1404>
  40313c:	mov	w2, #0x5                   	// #5
  403140:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403144:	add	x1, x1, #0xe50
  403148:	mov	x0, #0x0                   	// #0
  40314c:	bl	401b90 <dcgettext@plt>
  403150:	mov	x25, x0
  403154:	b	403044 <__fxstatat@plt+0x1404>
  403158:	ldr	x0, [sp, #112]
  40315c:	cbz	x0, 4031b8 <__fxstatat@plt+0x1578>
  403160:	cbz	x27, 403180 <__fxstatat@plt+0x1540>
  403164:	mov	w2, #0x5                   	// #5
  403168:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40316c:	add	x1, x1, #0xe70
  403170:	mov	x0, #0x0                   	// #0
  403174:	bl	401b90 <dcgettext@plt>
  403178:	mov	x25, x0
  40317c:	b	403044 <__fxstatat@plt+0x1404>
  403180:	cbz	x28, 4031a0 <__fxstatat@plt+0x1560>
  403184:	mov	w2, #0x5                   	// #5
  403188:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40318c:	add	x1, x1, #0xea0
  403190:	mov	x0, #0x0                   	// #0
  403194:	bl	401b90 <dcgettext@plt>
  403198:	mov	x25, x0
  40319c:	b	403044 <__fxstatat@plt+0x1404>
  4031a0:	mov	w2, #0x5                   	// #5
  4031a4:	ldr	x1, [sp, #152]
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	bl	401b90 <dcgettext@plt>
  4031b0:	mov	x25, x0
  4031b4:	b	403044 <__fxstatat@plt+0x1404>
  4031b8:	cbz	x27, 4031e8 <__fxstatat@plt+0x15a8>
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4031c4:	add	x1, x1, #0xef8
  4031c8:	mov	x0, #0x0                   	// #0
  4031cc:	bl	401b90 <dcgettext@plt>
  4031d0:	mov	x25, x0
  4031d4:	ldr	x0, [sp, #112]
  4031d8:	ldr	x1, [sp, #128]
  4031dc:	str	x1, [sp, #112]
  4031e0:	str	x0, [sp, #128]
  4031e4:	b	403044 <__fxstatat@plt+0x1404>
  4031e8:	cbz	x28, 403204 <__fxstatat@plt+0x15c4>
  4031ec:	mov	w2, #0x5                   	// #5
  4031f0:	ldr	x1, [sp, #160]
  4031f4:	mov	x0, #0x0                   	// #0
  4031f8:	bl	401b90 <dcgettext@plt>
  4031fc:	mov	x25, x0
  403200:	b	4031d4 <__fxstatat@plt+0x1594>
  403204:	mov	w2, #0x5                   	// #5
  403208:	ldr	x1, [sp, #152]
  40320c:	mov	x0, #0x0                   	// #0
  403210:	bl	401b90 <dcgettext@plt>
  403214:	mov	x25, x0
  403218:	b	4031d4 <__fxstatat@plt+0x1594>
  40321c:	cbz	x28, 40323c <__fxstatat@plt+0x15fc>
  403220:	mov	w2, #0x5                   	// #5
  403224:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403228:	add	x1, x1, #0xf68
  40322c:	mov	x0, #0x0                   	// #0
  403230:	bl	401b90 <dcgettext@plt>
  403234:	mov	x25, x0
  403238:	b	403044 <__fxstatat@plt+0x1404>
  40323c:	mov	w2, #0x5                   	// #5
  403240:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403244:	add	x1, x1, #0xf88
  403248:	mov	x0, #0x0                   	// #0
  40324c:	bl	401b90 <dcgettext@plt>
  403250:	mov	x25, x0
  403254:	b	403044 <__fxstatat@plt+0x1404>
  403258:	bl	401a30 <abort@plt>
  40325c:	mov	w2, #0x4                   	// #4
  403260:	mov	x1, x19
  403264:	mov	x0, x23
  403268:	bl	4081a0 <__fxstatat@plt+0x6560>
  40326c:	b	403098 <__fxstatat@plt+0x1458>
  403270:	ldr	w19, [x19]
  403274:	mov	w2, #0x5                   	// #5
  403278:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40327c:	add	x1, x1, #0xfa8
  403280:	mov	x0, #0x0                   	// #0
  403284:	bl	401b90 <dcgettext@plt>
  403288:	mov	x2, x0
  40328c:	mov	w1, w19
  403290:	mov	w0, #0x0                   	// #0
  403294:	bl	401850 <error@plt>
  403298:	mov	w24, #0x0                   	// #0
  40329c:	b	402918 <__fxstatat@plt+0xcd8>
  4032a0:	mov	w21, w25
  4032a4:	b	402b28 <__fxstatat@plt+0xee8>
  4032a8:	mov	w21, #0x0                   	// #0
  4032ac:	b	402b28 <__fxstatat@plt+0xee8>
  4032b0:	mov	w1, w21
  4032b4:	b	402e90 <__fxstatat@plt+0x1250>
  4032b8:	mov	w21, w1
  4032bc:	b	403090 <__fxstatat@plt+0x1450>
  4032c0:	add	x22, x19, #0x78
  4032c4:	ldr	w0, [x19, #136]
  4032c8:	and	w0, w0, #0xf000
  4032cc:	cmp	w0, #0xa, lsl #12
  4032d0:	b.ne	402bac <__fxstatat@plt+0xf6c>  // b.any
  4032d4:	mov	w4, #0x0                   	// #0
  4032d8:	add	x3, sp, #0xb0
  4032dc:	mov	x2, x28
  4032e0:	ldr	w1, [x23, #44]
  4032e4:	mov	w0, #0x0                   	// #0
  4032e8:	bl	401c40 <__fxstatat@plt>
  4032ec:	cbz	w0, 402d44 <__fxstatat@plt+0x1104>
  4032f0:	ldrb	w0, [x20, #17]
  4032f4:	cbz	w0, 402d00 <__fxstatat@plt+0x10c0>
  4032f8:	mov	w21, #0x0                   	// #0
  4032fc:	add	x22, sp, #0xb0
  403300:	mov	w25, #0x0                   	// #0
  403304:	b	4033cc <__fxstatat@plt+0x178c>
  403308:	mov	w21, w27
  40330c:	mov	w25, #0x4                   	// #4
  403310:	b	402b44 <__fxstatat@plt+0xf04>
  403314:	ldr	w0, [x20]
  403318:	cmp	w0, #0x2
  40331c:	b.eq	4033c0 <__fxstatat@plt+0x1780>  // b.none
  403320:	ldr	w2, [sp, #136]
  403324:	cmn	w2, #0x1
  403328:	b.eq	402fa8 <__fxstatat@plt+0x1368>  // b.none
  40332c:	ldr	w1, [x22, #24]
  403330:	mov	w25, #0x2                   	// #2
  403334:	cmp	w2, w1
  403338:	b.eq	402fa8 <__fxstatat@plt+0x1368>  // b.none
  40333c:	ldr	w0, [x22, #24]
  403340:	bl	402824 <__fxstatat@plt+0xbe4>
  403344:	str	x0, [sp, #104]
  403348:	ldr	w0, [x22, #28]
  40334c:	bl	4027e8 <__fxstatat@plt+0xba8>
  403350:	mov	x22, x0
  403354:	cmp	w25, #0x1
  403358:	b.eq	402fe0 <__fxstatat@plt+0x13a0>  // b.none
  40335c:	ldr	x27, [x20, #24]
  403360:	ldr	x28, [x20, #32]
  403364:	mov	x1, x28
  403368:	mov	x0, x27
  40336c:	bl	402704 <__fxstatat@plt+0xac4>
  403370:	str	x0, [sp, #128]
  403374:	cmp	x27, #0x0
  403378:	ldr	x0, [sp, #104]
  40337c:	csel	x0, x0, x27, ne  // ne = any
  403380:	cmp	x28, #0x0
  403384:	csel	x1, x22, x28, ne  // ne = any
  403388:	bl	402704 <__fxstatat@plt+0xac4>
  40338c:	str	x0, [sp, #112]
  403390:	cmp	w25, #0x3
  403394:	b.eq	403158 <__fxstatat@plt+0x1518>  // b.none
  403398:	cmp	w25, #0x4
  40339c:	b.ne	403020 <__fxstatat@plt+0x13e0>  // b.any
  4033a0:	cbz	x27, 40321c <__fxstatat@plt+0x15dc>
  4033a4:	mov	w2, #0x5                   	// #5
  4033a8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4033ac:	add	x1, x1, #0xf48
  4033b0:	mov	x0, #0x0                   	// #0
  4033b4:	bl	401b90 <dcgettext@plt>
  4033b8:	mov	x25, x0
  4033bc:	b	403044 <__fxstatat@plt+0x1404>
  4033c0:	mov	w21, w25
  4033c4:	b	403090 <__fxstatat@plt+0x1450>
  4033c8:	mov	w25, #0x1                   	// #1
  4033cc:	cbz	w21, 4032a0 <__fxstatat@plt+0x1660>
  4033d0:	ldrb	w27, [x20, #16]
  4033d4:	cbnz	w27, 402dc8 <__fxstatat@plt+0x1188>
  4033d8:	mov	w4, #0x100                 	// #256
  4033dc:	ldr	w3, [sp, #144]
  4033e0:	ldr	w2, [sp, #136]
  4033e4:	mov	x1, x28
  4033e8:	ldr	w0, [x23, #44]
  4033ec:	bl	401af0 <fchownat@plt>
  4033f0:	cmp	w0, #0x0
  4033f4:	cset	w25, eq  // eq = none
  4033f8:	cbz	w0, 40340c <__fxstatat@plt+0x17cc>
  4033fc:	bl	401bf0 <__errno_location@plt>
  403400:	ldr	w0, [x0]
  403404:	cmp	w0, #0x5f
  403408:	b.eq	4032b0 <__fxstatat@plt+0x1670>  // b.none
  40340c:	cbnz	w25, 403314 <__fxstatat@plt+0x16d4>
  403410:	ldrb	w21, [x20, #17]
  403414:	cbnz	w21, 4032a8 <__fxstatat@plt+0x1668>
  403418:	bl	401bf0 <__errno_location@plt>
  40341c:	ldr	w25, [x0]
  403420:	ldr	w0, [sp, #136]
  403424:	cmn	w0, #0x1
  403428:	b.eq	402f8c <__fxstatat@plt+0x134c>  // b.none
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403434:	add	x1, x1, #0xd90
  403438:	mov	x0, #0x0                   	// #0
  40343c:	bl	401b90 <dcgettext@plt>
  403440:	mov	x27, x0
  403444:	mov	x1, x26
  403448:	mov	w0, #0x4                   	// #4
  40344c:	bl	404dbc <__fxstatat@plt+0x317c>
  403450:	mov	x3, x0
  403454:	mov	x2, x27
  403458:	mov	w1, w25
  40345c:	mov	w0, #0x0                   	// #0
  403460:	bl	401850 <error@plt>
  403464:	b	402b28 <__fxstatat@plt+0xee8>
  403468:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  40346c:	str	x0, [x1, #768]
  403470:	ret
  403474:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  403478:	strb	w0, [x1, #776]
  40347c:	ret
  403480:	stp	x29, x30, [sp, #-48]!
  403484:	mov	x29, sp
  403488:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40348c:	ldr	x0, [x0, #720]
  403490:	bl	4083f4 <__fxstatat@plt+0x67b4>
  403494:	cbz	w0, 4034b4 <__fxstatat@plt+0x1874>
  403498:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40349c:	ldrb	w0, [x0, #776]
  4034a0:	cbz	w0, 4034cc <__fxstatat@plt+0x188c>
  4034a4:	bl	401bf0 <__errno_location@plt>
  4034a8:	ldr	w0, [x0]
  4034ac:	cmp	w0, #0x20
  4034b0:	b.ne	4034cc <__fxstatat@plt+0x188c>  // b.any
  4034b4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4034b8:	ldr	x0, [x0, #696]
  4034bc:	bl	4083f4 <__fxstatat@plt+0x67b4>
  4034c0:	cbnz	w0, 403550 <__fxstatat@plt+0x1910>
  4034c4:	ldp	x29, x30, [sp], #48
  4034c8:	ret
  4034cc:	stp	x19, x20, [sp, #16]
  4034d0:	str	x21, [sp, #32]
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4034dc:	add	x1, x1, #0xfc8
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	401b90 <dcgettext@plt>
  4034e8:	mov	x19, x0
  4034ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4034f0:	ldr	x20, [x0, #768]
  4034f4:	cbz	x20, 403530 <__fxstatat@plt+0x18f0>
  4034f8:	bl	401bf0 <__errno_location@plt>
  4034fc:	ldr	w21, [x0]
  403500:	mov	x0, x20
  403504:	bl	404e8c <__fxstatat@plt+0x324c>
  403508:	mov	x4, x19
  40350c:	mov	x3, x0
  403510:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  403514:	add	x2, x2, #0x830
  403518:	mov	w1, w21
  40351c:	mov	w0, #0x0                   	// #0
  403520:	bl	401850 <error@plt>
  403524:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403528:	ldr	w0, [x0, #592]
  40352c:	bl	401810 <_exit@plt>
  403530:	bl	401bf0 <__errno_location@plt>
  403534:	mov	x3, x19
  403538:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40353c:	add	x2, x2, #0xc90
  403540:	ldr	w1, [x0]
  403544:	mov	w0, #0x0                   	// #0
  403548:	bl	401850 <error@plt>
  40354c:	b	403524 <__fxstatat@plt+0x18e4>
  403550:	stp	x19, x20, [sp, #16]
  403554:	str	x21, [sp, #32]
  403558:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40355c:	ldr	w0, [x0, #592]
  403560:	bl	401810 <_exit@plt>
  403564:	mov	x3, x0
  403568:	add	x0, x1, #0x14
  40356c:	strb	wzr, [x1, #20]
  403570:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403574:	movk	x4, #0xcccd
  403578:	umulh	x1, x3, x4
  40357c:	lsr	x1, x1, #3
  403580:	add	x2, x1, x1, lsl #2
  403584:	sub	x2, x3, x2, lsl #1
  403588:	add	w2, w2, #0x30
  40358c:	strb	w2, [x0, #-1]!
  403590:	mov	x2, x3
  403594:	mov	x3, x1
  403598:	cmp	x2, #0x9
  40359c:	b.hi	403578 <__fxstatat@plt+0x1938>  // b.pmore
  4035a0:	ret
  4035a4:	stp	x29, x30, [sp, #-48]!
  4035a8:	mov	x29, sp
  4035ac:	cbz	x0, 403624 <__fxstatat@plt+0x19e4>
  4035b0:	stp	x19, x20, [sp, #16]
  4035b4:	mov	x19, x0
  4035b8:	mov	w1, #0x2f                  	// #47
  4035bc:	bl	401a00 <strrchr@plt>
  4035c0:	mov	x20, x0
  4035c4:	cbz	x0, 403658 <__fxstatat@plt+0x1a18>
  4035c8:	str	x21, [sp, #32]
  4035cc:	add	x21, x0, #0x1
  4035d0:	sub	x0, x21, x19
  4035d4:	cmp	x0, #0x6
  4035d8:	b.le	40364c <__fxstatat@plt+0x1a0c>
  4035dc:	mov	x2, #0x7                   	// #7
  4035e0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4035e4:	add	x1, x1, #0x10
  4035e8:	sub	x0, x20, #0x6
  4035ec:	bl	401930 <strncmp@plt>
  4035f0:	cbnz	w0, 403654 <__fxstatat@plt+0x1a14>
  4035f4:	mov	x2, #0x3                   	// #3
  4035f8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4035fc:	add	x1, x1, #0x18
  403600:	mov	x0, x21
  403604:	bl	401930 <strncmp@plt>
  403608:	mov	x19, x21
  40360c:	cbnz	w0, 403674 <__fxstatat@plt+0x1a34>
  403610:	add	x19, x20, #0x4
  403614:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403618:	str	x19, [x0, #728]
  40361c:	ldr	x21, [sp, #32]
  403620:	b	403658 <__fxstatat@plt+0x1a18>
  403624:	stp	x19, x20, [sp, #16]
  403628:	str	x21, [sp, #32]
  40362c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403630:	ldr	x3, [x0, #696]
  403634:	mov	x2, #0x37                  	// #55
  403638:	mov	x1, #0x1                   	// #1
  40363c:	adrp	x0, 40a000 <__fxstatat@plt+0x83c0>
  403640:	add	x0, x0, #0xfd8
  403644:	bl	401b10 <fwrite@plt>
  403648:	bl	401a30 <abort@plt>
  40364c:	ldr	x21, [sp, #32]
  403650:	b	403658 <__fxstatat@plt+0x1a18>
  403654:	ldr	x21, [sp, #32]
  403658:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40365c:	str	x19, [x0, #784]
  403660:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403664:	str	x19, [x0, #688]
  403668:	ldp	x19, x20, [sp, #16]
  40366c:	ldp	x29, x30, [sp], #48
  403670:	ret
  403674:	ldr	x21, [sp, #32]
  403678:	b	403658 <__fxstatat@plt+0x1a18>
  40367c:	stp	xzr, xzr, [x8]
  403680:	stp	xzr, xzr, [x8, #16]
  403684:	stp	xzr, xzr, [x8, #32]
  403688:	str	xzr, [x8, #48]
  40368c:	cmp	w0, #0xa
  403690:	b.eq	40369c <__fxstatat@plt+0x1a5c>  // b.none
  403694:	str	w0, [x8]
  403698:	ret
  40369c:	stp	x29, x30, [sp, #-16]!
  4036a0:	mov	x29, sp
  4036a4:	bl	401a30 <abort@plt>
  4036a8:	stp	x29, x30, [sp, #-48]!
  4036ac:	mov	x29, sp
  4036b0:	stp	x19, x20, [sp, #16]
  4036b4:	str	x21, [sp, #32]
  4036b8:	mov	x20, x0
  4036bc:	mov	w21, w1
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	mov	x1, x0
  4036c8:	mov	x0, #0x0                   	// #0
  4036cc:	bl	401b90 <dcgettext@plt>
  4036d0:	mov	x19, x0
  4036d4:	cmp	x20, x0
  4036d8:	b.eq	4036f0 <__fxstatat@plt+0x1ab0>  // b.none
  4036dc:	mov	x0, x19
  4036e0:	ldp	x19, x20, [sp, #16]
  4036e4:	ldr	x21, [sp, #32]
  4036e8:	ldp	x29, x30, [sp], #48
  4036ec:	ret
  4036f0:	bl	4095c8 <__fxstatat@plt+0x7988>
  4036f4:	ldrb	w1, [x0]
  4036f8:	and	w1, w1, #0xffffffdf
  4036fc:	cmp	w1, #0x55
  403700:	b.ne	403780 <__fxstatat@plt+0x1b40>  // b.any
  403704:	ldrb	w1, [x0, #1]
  403708:	and	w1, w1, #0xffffffdf
  40370c:	cmp	w1, #0x54
  403710:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  403714:	ldrb	w1, [x0, #2]
  403718:	and	w1, w1, #0xffffffdf
  40371c:	cmp	w1, #0x46
  403720:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  403724:	ldrb	w1, [x0, #3]
  403728:	cmp	w1, #0x2d
  40372c:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  403730:	ldrb	w1, [x0, #4]
  403734:	cmp	w1, #0x38
  403738:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  40373c:	ldrb	w0, [x0, #5]
  403740:	cbz	w0, 403760 <__fxstatat@plt+0x1b20>
  403744:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  403748:	add	x0, x19, #0x48
  40374c:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  403750:	add	x19, x19, #0x20
  403754:	cmp	w21, #0x9
  403758:	csel	x19, x19, x0, eq  // eq = none
  40375c:	b	4036dc <__fxstatat@plt+0x1a9c>
  403760:	ldrb	w1, [x19]
  403764:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  403768:	add	x0, x19, #0x28
  40376c:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  403770:	add	x19, x19, #0x40
  403774:	cmp	w1, #0x60
  403778:	csel	x19, x19, x0, eq  // eq = none
  40377c:	b	4036dc <__fxstatat@plt+0x1a9c>
  403780:	cmp	w1, #0x47
  403784:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  403788:	ldrb	w1, [x0, #1]
  40378c:	and	w1, w1, #0xffffffdf
  403790:	cmp	w1, #0x42
  403794:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  403798:	ldrb	w1, [x0, #2]
  40379c:	cmp	w1, #0x31
  4037a0:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4037a4:	ldrb	w1, [x0, #3]
  4037a8:	cmp	w1, #0x38
  4037ac:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4037b0:	ldrb	w1, [x0, #4]
  4037b4:	cmp	w1, #0x30
  4037b8:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4037bc:	ldrb	w1, [x0, #5]
  4037c0:	cmp	w1, #0x33
  4037c4:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4037c8:	ldrb	w1, [x0, #6]
  4037cc:	cmp	w1, #0x30
  4037d0:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4037d4:	ldrb	w0, [x0, #7]
  4037d8:	cbnz	w0, 403744 <__fxstatat@plt+0x1b04>
  4037dc:	ldrb	w1, [x19]
  4037e0:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4037e4:	add	x0, x19, #0x30
  4037e8:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4037ec:	add	x19, x19, #0x38
  4037f0:	cmp	w1, #0x60
  4037f4:	csel	x19, x19, x0, eq  // eq = none
  4037f8:	b	4036dc <__fxstatat@plt+0x1a9c>
  4037fc:	sub	sp, sp, #0xf0
  403800:	stp	x29, x30, [sp, #16]
  403804:	add	x29, sp, #0x10
  403808:	stp	x19, x20, [sp, #32]
  40380c:	stp	x21, x22, [sp, #48]
  403810:	stp	x23, x24, [sp, #64]
  403814:	stp	x25, x26, [sp, #80]
  403818:	stp	x27, x28, [sp, #96]
  40381c:	mov	x28, x0
  403820:	mov	x26, x1
  403824:	str	x2, [sp, #136]
  403828:	mov	x24, x3
  40382c:	mov	w25, w4
  403830:	mov	w19, w5
  403834:	str	w5, [sp, #184]
  403838:	str	x6, [sp, #152]
  40383c:	str	x7, [sp, #200]
  403840:	bl	401ae0 <__ctype_get_mb_cur_max@plt>
  403844:	str	x0, [sp, #168]
  403848:	mov	x0, x19
  40384c:	ubfx	x0, x0, #1, #1
  403850:	str	x0, [sp, #112]
  403854:	mov	w0, #0x1                   	// #1
  403858:	str	w0, [sp, #128]
  40385c:	str	wzr, [sp, #180]
  403860:	str	wzr, [sp, #124]
  403864:	str	wzr, [sp, #132]
  403868:	str	xzr, [sp, #144]
  40386c:	str	xzr, [sp, #160]
  403870:	str	xzr, [sp, #192]
  403874:	mov	w23, w25
  403878:	mov	x25, x24
  40387c:	cmp	w23, #0x4
  403880:	b.eq	4039f0 <__fxstatat@plt+0x1db0>  // b.none
  403884:	b.ls	4038d4 <__fxstatat@plt+0x1c94>  // b.plast
  403888:	cmp	w23, #0x7
  40388c:	b.eq	403a60 <__fxstatat@plt+0x1e20>  // b.none
  403890:	b.ls	403920 <__fxstatat@plt+0x1ce0>  // b.plast
  403894:	sub	w0, w23, #0x8
  403898:	cmp	w0, #0x2
  40389c:	b.hi	403a50 <__fxstatat@plt+0x1e10>  // b.pmore
  4038a0:	cmp	w23, #0xa
  4038a4:	b.ne	403994 <__fxstatat@plt+0x1d54>  // b.any
  4038a8:	mov	x27, #0x0                   	// #0
  4038ac:	ldr	w0, [sp, #112]
  4038b0:	cbz	w0, 4039c0 <__fxstatat@plt+0x1d80>
  4038b4:	ldr	x0, [sp, #240]
  4038b8:	bl	401830 <strlen@plt>
  4038bc:	str	x0, [sp, #144]
  4038c0:	ldr	x0, [sp, #240]
  4038c4:	str	x0, [sp, #160]
  4038c8:	mov	w0, #0x1                   	// #1
  4038cc:	str	w0, [sp, #132]
  4038d0:	b	403958 <__fxstatat@plt+0x1d18>
  4038d4:	cmp	w23, #0x2
  4038d8:	b.eq	403a2c <__fxstatat@plt+0x1dec>  // b.none
  4038dc:	b.ls	4038ec <__fxstatat@plt+0x1cac>  // b.plast
  4038e0:	mov	w0, #0x1                   	// #1
  4038e4:	str	w0, [sp, #132]
  4038e8:	b	4038f8 <__fxstatat@plt+0x1cb8>
  4038ec:	cbz	w23, 403a54 <__fxstatat@plt+0x1e14>
  4038f0:	cmp	w23, #0x1
  4038f4:	b.ne	403a50 <__fxstatat@plt+0x1e10>  // b.any
  4038f8:	mov	w0, #0x1                   	// #1
  4038fc:	str	w0, [sp, #112]
  403900:	mov	x0, #0x1                   	// #1
  403904:	str	x0, [sp, #144]
  403908:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40390c:	add	x0, x0, #0x48
  403910:	str	x0, [sp, #160]
  403914:	mov	x27, #0x0                   	// #0
  403918:	mov	w23, #0x2                   	// #2
  40391c:	b	403958 <__fxstatat@plt+0x1d18>
  403920:	cmp	w23, #0x5
  403924:	b.eq	403960 <__fxstatat@plt+0x1d20>  // b.none
  403928:	cmp	w23, #0x6
  40392c:	b.ne	403a50 <__fxstatat@plt+0x1e10>  // b.any
  403930:	mov	w0, #0x1                   	// #1
  403934:	str	w0, [sp, #112]
  403938:	str	w0, [sp, #132]
  40393c:	mov	x0, #0x1                   	// #1
  403940:	str	x0, [sp, #144]
  403944:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403948:	add	x0, x0, #0x20
  40394c:	str	x0, [sp, #160]
  403950:	mov	x27, #0x0                   	// #0
  403954:	mov	w23, #0x5                   	// #5
  403958:	mov	x24, #0x0                   	// #0
  40395c:	b	40444c <__fxstatat@plt+0x280c>
  403960:	ldr	w0, [sp, #112]
  403964:	cbnz	w0, 403a74 <__fxstatat@plt+0x1e34>
  403968:	cbz	x26, 403a98 <__fxstatat@plt+0x1e58>
  40396c:	mov	w0, #0x22                  	// #34
  403970:	strb	w0, [x28]
  403974:	mov	w0, #0x1                   	// #1
  403978:	str	w0, [sp, #132]
  40397c:	mov	x27, #0x1                   	// #1
  403980:	str	x27, [sp, #144]
  403984:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403988:	add	x0, x0, #0x20
  40398c:	str	x0, [sp, #160]
  403990:	b	403958 <__fxstatat@plt+0x1d18>
  403994:	mov	w1, w23
  403998:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40399c:	add	x0, x0, #0x50
  4039a0:	bl	4036a8 <__fxstatat@plt+0x1a68>
  4039a4:	str	x0, [sp, #200]
  4039a8:	mov	w1, w23
  4039ac:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4039b0:	add	x0, x0, #0x48
  4039b4:	bl	4036a8 <__fxstatat@plt+0x1a68>
  4039b8:	str	x0, [sp, #240]
  4039bc:	b	4038a8 <__fxstatat@plt+0x1c68>
  4039c0:	ldr	x1, [sp, #200]
  4039c4:	ldrb	w0, [x1]
  4039c8:	cbnz	w0, 4039e0 <__fxstatat@plt+0x1da0>
  4039cc:	mov	x27, #0x0                   	// #0
  4039d0:	b	4038b4 <__fxstatat@plt+0x1c74>
  4039d4:	add	x27, x27, #0x1
  4039d8:	ldrb	w0, [x1, x27]
  4039dc:	cbz	w0, 4038b4 <__fxstatat@plt+0x1c74>
  4039e0:	cmp	x26, x27
  4039e4:	b.ls	4039d4 <__fxstatat@plt+0x1d94>  // b.plast
  4039e8:	strb	w0, [x28, x27]
  4039ec:	b	4039d4 <__fxstatat@plt+0x1d94>
  4039f0:	ldr	w0, [sp, #112]
  4039f4:	cbnz	w0, 4038f8 <__fxstatat@plt+0x1cb8>
  4039f8:	mov	w0, #0x1                   	// #1
  4039fc:	str	w0, [sp, #132]
  403a00:	cbz	x26, 403ab8 <__fxstatat@plt+0x1e78>
  403a04:	mov	w0, #0x27                  	// #39
  403a08:	strb	w0, [x28]
  403a0c:	str	wzr, [sp, #112]
  403a10:	mov	x27, #0x1                   	// #1
  403a14:	str	x27, [sp, #144]
  403a18:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403a1c:	add	x0, x0, #0x48
  403a20:	str	x0, [sp, #160]
  403a24:	mov	w23, #0x2                   	// #2
  403a28:	b	403958 <__fxstatat@plt+0x1d18>
  403a2c:	ldr	w0, [sp, #112]
  403a30:	cbz	w0, 403a00 <__fxstatat@plt+0x1dc0>
  403a34:	mov	x0, #0x1                   	// #1
  403a38:	str	x0, [sp, #144]
  403a3c:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403a40:	add	x0, x0, #0x48
  403a44:	str	x0, [sp, #160]
  403a48:	mov	x27, #0x0                   	// #0
  403a4c:	b	403958 <__fxstatat@plt+0x1d18>
  403a50:	bl	401a30 <abort@plt>
  403a54:	str	wzr, [sp, #112]
  403a58:	mov	x27, #0x0                   	// #0
  403a5c:	b	403958 <__fxstatat@plt+0x1d18>
  403a60:	str	wzr, [sp, #112]
  403a64:	mov	w0, #0x1                   	// #1
  403a68:	str	w0, [sp, #132]
  403a6c:	mov	x27, #0x0                   	// #0
  403a70:	b	403958 <__fxstatat@plt+0x1d18>
  403a74:	ldr	w0, [sp, #112]
  403a78:	str	w0, [sp, #132]
  403a7c:	mov	x0, #0x1                   	// #1
  403a80:	str	x0, [sp, #144]
  403a84:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403a88:	add	x0, x0, #0x20
  403a8c:	str	x0, [sp, #160]
  403a90:	mov	x27, #0x0                   	// #0
  403a94:	b	403958 <__fxstatat@plt+0x1d18>
  403a98:	mov	w0, #0x1                   	// #1
  403a9c:	str	w0, [sp, #132]
  403aa0:	mov	x27, #0x1                   	// #1
  403aa4:	str	x27, [sp, #144]
  403aa8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403aac:	add	x0, x0, #0x20
  403ab0:	str	x0, [sp, #160]
  403ab4:	b	403958 <__fxstatat@plt+0x1d18>
  403ab8:	str	wzr, [sp, #112]
  403abc:	mov	x27, #0x1                   	// #1
  403ac0:	str	x27, [sp, #144]
  403ac4:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403ac8:	add	x0, x0, #0x48
  403acc:	str	x0, [sp, #160]
  403ad0:	mov	w23, #0x2                   	// #2
  403ad4:	b	403958 <__fxstatat@plt+0x1d18>
  403ad8:	ldr	x0, [sp, #144]
  403adc:	add	x20, x24, x0
  403ae0:	cmp	x0, #0x1
  403ae4:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403ae8:	b.ne	403af8 <__fxstatat@plt+0x1eb8>  // b.any
  403aec:	ldr	x0, [sp, #136]
  403af0:	bl	401830 <strlen@plt>
  403af4:	mov	x25, x0
  403af8:	cmp	x20, x25
  403afc:	b.hi	404728 <__fxstatat@plt+0x2ae8>  // b.pmore
  403b00:	ldr	x0, [sp, #136]
  403b04:	add	x20, x0, x24
  403b08:	ldr	x2, [sp, #144]
  403b0c:	ldr	x1, [sp, #160]
  403b10:	mov	x0, x20
  403b14:	bl	401a50 <memcmp@plt>
  403b18:	cbnz	w0, 404728 <__fxstatat@plt+0x2ae8>
  403b1c:	ldr	w0, [sp, #112]
  403b20:	cbnz	w0, 403b48 <__fxstatat@plt+0x1f08>
  403b24:	ldrb	w20, [x20]
  403b28:	cmp	w20, #0x7e
  403b2c:	b.hi	404014 <__fxstatat@plt+0x23d4>  // b.pmore
  403b30:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403b34:	add	x0, x0, #0xc0
  403b38:	ldrh	w0, [x0, w20, uxtw #1]
  403b3c:	adr	x1, 403b48 <__fxstatat@plt+0x1f08>
  403b40:	add	x0, x1, w0, sxth #2
  403b44:	br	x0
  403b48:	mov	x24, x25
  403b4c:	mov	w25, w23
  403b50:	b	4046b0 <__fxstatat@plt+0x2a70>
  403b54:	ldr	w0, [sp, #132]
  403b58:	cbnz	w0, 403b74 <__fxstatat@plt+0x1f34>
  403b5c:	ldr	x0, [sp, #184]
  403b60:	tbnz	w0, #0, 404448 <__fxstatat@plt+0x2808>
  403b64:	ldr	w0, [sp, #132]
  403b68:	mov	w22, w0
  403b6c:	mov	w19, w0
  403b70:	b	404388 <__fxstatat@plt+0x2748>
  403b74:	ldr	w0, [sp, #112]
  403b78:	cbnz	w0, 404664 <__fxstatat@plt+0x2a24>
  403b7c:	mov	w22, w0
  403b80:	cmp	w23, #0x2
  403b84:	cset	w1, eq  // eq = none
  403b88:	ldr	w0, [sp, #124]
  403b8c:	eor	w0, w0, #0x1
  403b90:	ands	w0, w1, w0
  403b94:	b.eq	403bf8 <__fxstatat@plt+0x1fb8>  // b.none
  403b98:	cmp	x26, x27
  403b9c:	b.ls	403ba8 <__fxstatat@plt+0x1f68>  // b.plast
  403ba0:	mov	w1, #0x27                  	// #39
  403ba4:	strb	w1, [x28, x27]
  403ba8:	add	x1, x27, #0x1
  403bac:	cmp	x26, x1
  403bb0:	b.ls	403bbc <__fxstatat@plt+0x1f7c>  // b.plast
  403bb4:	mov	w2, #0x24                  	// #36
  403bb8:	strb	w2, [x28, x1]
  403bbc:	add	x1, x27, #0x2
  403bc0:	cmp	x26, x1
  403bc4:	b.ls	403bd0 <__fxstatat@plt+0x1f90>  // b.plast
  403bc8:	mov	w2, #0x27                  	// #39
  403bcc:	strb	w2, [x28, x1]
  403bd0:	add	x1, x27, #0x3
  403bd4:	cmp	x26, x1
  403bd8:	b.ls	404714 <__fxstatat@plt+0x2ad4>  // b.plast
  403bdc:	mov	w2, #0x5c                  	// #92
  403be0:	strb	w2, [x28, x1]
  403be4:	add	x27, x27, #0x4
  403be8:	str	w0, [sp, #124]
  403bec:	mov	w19, #0x0                   	// #0
  403bf0:	mov	w20, #0x30                  	// #48
  403bf4:	b	4043b0 <__fxstatat@plt+0x2770>
  403bf8:	cmp	x26, x27
  403bfc:	b.hi	403c1c <__fxstatat@plt+0x1fdc>  // b.pmore
  403c00:	add	x2, x27, #0x1
  403c04:	cbnz	w21, 403c2c <__fxstatat@plt+0x1fec>
  403c08:	mov	w0, w19
  403c0c:	mov	w19, w21
  403c10:	mov	x27, x2
  403c14:	mov	w20, #0x30                  	// #48
  403c18:	b	404388 <__fxstatat@plt+0x2748>
  403c1c:	mov	w1, #0x5c                  	// #92
  403c20:	strb	w1, [x28, x27]
  403c24:	add	x2, x27, #0x1
  403c28:	cbz	w21, 403c68 <__fxstatat@plt+0x2028>
  403c2c:	add	x1, x24, #0x1
  403c30:	cmp	x1, x25
  403c34:	b.cs	403c50 <__fxstatat@plt+0x2010>  // b.hs, b.nlast
  403c38:	ldr	x3, [sp, #136]
  403c3c:	ldrb	w1, [x3, x1]
  403c40:	sub	w1, w1, #0x30
  403c44:	and	w1, w1, #0xff
  403c48:	cmp	w1, #0x9
  403c4c:	b.ls	403c7c <__fxstatat@plt+0x203c>  // b.plast
  403c50:	mov	w1, w0
  403c54:	mov	w0, w19
  403c58:	mov	w19, w1
  403c5c:	mov	x27, x2
  403c60:	mov	w20, #0x30                  	// #48
  403c64:	b	404398 <__fxstatat@plt+0x2758>
  403c68:	mov	w0, w19
  403c6c:	mov	w19, w21
  403c70:	mov	x27, x2
  403c74:	mov	w20, #0x30                  	// #48
  403c78:	b	4043b0 <__fxstatat@plt+0x2770>
  403c7c:	cmp	x26, x2
  403c80:	b.ls	403c8c <__fxstatat@plt+0x204c>  // b.plast
  403c84:	mov	w1, #0x30                  	// #48
  403c88:	strb	w1, [x28, x2]
  403c8c:	add	x1, x27, #0x2
  403c90:	cmp	x26, x1
  403c94:	b.ls	403ca0 <__fxstatat@plt+0x2060>  // b.plast
  403c98:	mov	w2, #0x30                  	// #48
  403c9c:	strb	w2, [x28, x1]
  403ca0:	add	x2, x27, #0x3
  403ca4:	b	403c50 <__fxstatat@plt+0x2010>
  403ca8:	mov	w22, #0x0                   	// #0
  403cac:	cmp	w23, #0x2
  403cb0:	b.eq	403ccc <__fxstatat@plt+0x208c>  // b.none
  403cb4:	cmp	w23, #0x5
  403cb8:	b.eq	403ce0 <__fxstatat@plt+0x20a0>  // b.none
  403cbc:	mov	w19, #0x0                   	// #0
  403cc0:	mov	w0, #0x0                   	// #0
  403cc4:	mov	w20, #0x3f                  	// #63
  403cc8:	b	404388 <__fxstatat@plt+0x2748>
  403ccc:	ldr	w0, [sp, #112]
  403cd0:	cbnz	w0, 404670 <__fxstatat@plt+0x2a30>
  403cd4:	mov	w19, w0
  403cd8:	mov	w20, #0x3f                  	// #63
  403cdc:	b	403ffc <__fxstatat@plt+0x23bc>
  403ce0:	ldr	x0, [sp, #184]
  403ce4:	tbz	w0, #2, 4044b0 <__fxstatat@plt+0x2870>
  403ce8:	add	x4, x24, #0x2
  403cec:	cmp	x4, x25
  403cf0:	b.cs	4044c0 <__fxstatat@plt+0x2880>  // b.hs, b.nlast
  403cf4:	ldr	x0, [sp, #136]
  403cf8:	add	x0, x0, x24
  403cfc:	ldrb	w20, [x0, #1]
  403d00:	cmp	w20, #0x3f
  403d04:	b.eq	403d18 <__fxstatat@plt+0x20d8>  // b.none
  403d08:	mov	w19, #0x0                   	// #0
  403d0c:	mov	w0, #0x0                   	// #0
  403d10:	mov	w20, #0x3f                  	// #63
  403d14:	b	404388 <__fxstatat@plt+0x2748>
  403d18:	ldr	x0, [sp, #136]
  403d1c:	ldrb	w3, [x0, x4]
  403d20:	cmp	w3, #0x3e
  403d24:	b.hi	4044d0 <__fxstatat@plt+0x2890>  // b.pmore
  403d28:	mov	x1, #0x1                   	// #1
  403d2c:	lsl	x1, x1, x3
  403d30:	mov	w19, #0x0                   	// #0
  403d34:	mov	w0, #0x0                   	// #0
  403d38:	mov	x2, #0xa38200000000        	// #179778741075968
  403d3c:	movk	x2, #0x7000, lsl #48
  403d40:	tst	x1, x2
  403d44:	b.eq	404388 <__fxstatat@plt+0x2748>  // b.none
  403d48:	ldr	w0, [sp, #112]
  403d4c:	cbnz	w0, 404708 <__fxstatat@plt+0x2ac8>
  403d50:	cmp	x26, x27
  403d54:	b.ls	403d60 <__fxstatat@plt+0x2120>  // b.plast
  403d58:	mov	w0, #0x3f                  	// #63
  403d5c:	strb	w0, [x28, x27]
  403d60:	add	x0, x27, #0x1
  403d64:	cmp	x26, x0
  403d68:	b.ls	403d74 <__fxstatat@plt+0x2134>  // b.plast
  403d6c:	mov	w1, #0x22                  	// #34
  403d70:	strb	w1, [x28, x0]
  403d74:	add	x0, x27, #0x2
  403d78:	cmp	x26, x0
  403d7c:	b.ls	403d88 <__fxstatat@plt+0x2148>  // b.plast
  403d80:	mov	w1, #0x22                  	// #34
  403d84:	strb	w1, [x28, x0]
  403d88:	add	x0, x27, #0x3
  403d8c:	cmp	x26, x0
  403d90:	b.ls	403d9c <__fxstatat@plt+0x215c>  // b.plast
  403d94:	mov	w1, #0x3f                  	// #63
  403d98:	strb	w1, [x28, x0]
  403d9c:	add	x27, x27, #0x4
  403da0:	ldr	w0, [sp, #112]
  403da4:	mov	w19, w0
  403da8:	mov	w20, w3
  403dac:	mov	x24, x4
  403db0:	b	404388 <__fxstatat@plt+0x2748>
  403db4:	mov	w22, #0x0                   	// #0
  403db8:	mov	w20, #0x8                   	// #8
  403dbc:	mov	w0, #0x62                  	// #98
  403dc0:	b	403df0 <__fxstatat@plt+0x21b0>
  403dc4:	mov	w22, #0x0                   	// #0
  403dc8:	mov	w20, #0xc                   	// #12
  403dcc:	mov	w0, #0x66                  	// #102
  403dd0:	b	403df0 <__fxstatat@plt+0x21b0>
  403dd4:	mov	w22, #0x0                   	// #0
  403dd8:	mov	w20, #0xd                   	// #13
  403ddc:	mov	w0, #0x72                  	// #114
  403de0:	ldr	w1, [sp, #112]
  403de4:	cmp	w1, #0x0
  403de8:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  403dec:	b.eq	403ec8 <__fxstatat@plt+0x2288>  // b.none
  403df0:	ldr	w1, [sp, #132]
  403df4:	cbnz	w1, 404504 <__fxstatat@plt+0x28c4>
  403df8:	mov	w19, w1
  403dfc:	mov	w0, w1
  403e00:	b	404388 <__fxstatat@plt+0x2748>
  403e04:	mov	w22, #0x0                   	// #0
  403e08:	mov	w20, #0x9                   	// #9
  403e0c:	mov	w0, #0x74                  	// #116
  403e10:	b	403de0 <__fxstatat@plt+0x21a0>
  403e14:	mov	w22, #0x0                   	// #0
  403e18:	mov	w20, #0xb                   	// #11
  403e1c:	mov	w0, #0x76                  	// #118
  403e20:	b	403df0 <__fxstatat@plt+0x21b0>
  403e24:	mov	w22, #0x0                   	// #0
  403e28:	cmp	w23, #0x2
  403e2c:	b.eq	403e58 <__fxstatat@plt+0x2218>  // b.none
  403e30:	ldr	w0, [sp, #132]
  403e34:	cmp	w0, #0x0
  403e38:	ldr	w0, [sp, #112]
  403e3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403e40:	ldr	w0, [sp, #176]
  403e44:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403e48:	b.ne	40451c <__fxstatat@plt+0x28dc>  // b.any
  403e4c:	mov	w20, #0x5c                  	// #92
  403e50:	mov	w0, w20
  403e54:	b	403df0 <__fxstatat@plt+0x21b0>
  403e58:	ldr	w0, [sp, #112]
  403e5c:	cbnz	w0, 40467c <__fxstatat@plt+0x2a3c>
  403e60:	mov	w19, w0
  403e64:	mov	w20, #0x5c                  	// #92
  403e68:	eor	w0, w0, #0x1
  403e6c:	ldr	w1, [sp, #124]
  403e70:	and	w0, w1, w0
  403e74:	tst	w0, #0xff
  403e78:	b.eq	404428 <__fxstatat@plt+0x27e8>  // b.none
  403e7c:	cmp	x26, x27
  403e80:	b.ls	403e8c <__fxstatat@plt+0x224c>  // b.plast
  403e84:	mov	w0, #0x27                  	// #39
  403e88:	strb	w0, [x28, x27]
  403e8c:	add	x0, x27, #0x1
  403e90:	cmp	x26, x0
  403e94:	b.ls	403ea0 <__fxstatat@plt+0x2260>  // b.plast
  403e98:	mov	w1, #0x27                  	// #39
  403e9c:	strb	w1, [x28, x0]
  403ea0:	add	x27, x27, #0x2
  403ea4:	str	wzr, [sp, #124]
  403ea8:	b	404428 <__fxstatat@plt+0x27e8>
  403eac:	mov	w0, #0x6e                  	// #110
  403eb0:	b	403de0 <__fxstatat@plt+0x21a0>
  403eb4:	mov	w0, #0x6e                  	// #110
  403eb8:	b	403de0 <__fxstatat@plt+0x21a0>
  403ebc:	mov	w22, #0x0                   	// #0
  403ec0:	mov	w0, #0x6e                  	// #110
  403ec4:	b	403de0 <__fxstatat@plt+0x21a0>
  403ec8:	mov	x24, x25
  403ecc:	mov	w25, #0x2                   	// #2
  403ed0:	b	40469c <__fxstatat@plt+0x2a5c>
  403ed4:	mov	w0, #0x61                  	// #97
  403ed8:	b	403df0 <__fxstatat@plt+0x21b0>
  403edc:	mov	w0, #0x61                  	// #97
  403ee0:	b	403df0 <__fxstatat@plt+0x21b0>
  403ee4:	mov	w22, #0x0                   	// #0
  403ee8:	cmp	x25, #0x1
  403eec:	cset	w0, ne  // ne = any
  403ef0:	cmn	x25, #0x1
  403ef4:	b.eq	403f0c <__fxstatat@plt+0x22cc>  // b.none
  403ef8:	cbnz	w0, 4044dc <__fxstatat@plt+0x289c>
  403efc:	cbz	x24, 403f34 <__fxstatat@plt+0x22f4>
  403f00:	mov	w19, #0x0                   	// #0
  403f04:	mov	w0, #0x0                   	// #0
  403f08:	b	404388 <__fxstatat@plt+0x2748>
  403f0c:	ldr	x0, [sp, #136]
  403f10:	ldrb	w0, [x0, #1]
  403f14:	cmp	w0, #0x0
  403f18:	cset	w0, ne  // ne = any
  403f1c:	b	403ef8 <__fxstatat@plt+0x22b8>
  403f20:	mov	w22, #0x0                   	// #0
  403f24:	b	403efc <__fxstatat@plt+0x22bc>
  403f28:	mov	w22, #0x0                   	// #0
  403f2c:	b	403f34 <__fxstatat@plt+0x22f4>
  403f30:	mov	w19, w22
  403f34:	cmp	w23, #0x2
  403f38:	cset	w0, eq  // eq = none
  403f3c:	ldr	w1, [sp, #112]
  403f40:	ands	w0, w1, w0
  403f44:	b.eq	404388 <__fxstatat@plt+0x2748>  // b.none
  403f48:	mov	x24, x25
  403f4c:	mov	w25, #0x2                   	// #2
  403f50:	b	40469c <__fxstatat@plt+0x2a5c>
  403f54:	ldr	w19, [sp, #112]
  403f58:	b	403f34 <__fxstatat@plt+0x22f4>
  403f5c:	mov	w22, #0x0                   	// #0
  403f60:	mov	w19, #0x0                   	// #0
  403f64:	b	403f34 <__fxstatat@plt+0x22f4>
  403f68:	mov	w22, #0x0                   	// #0
  403f6c:	cmp	w23, #0x2
  403f70:	b.eq	403f84 <__fxstatat@plt+0x2344>  // b.none
  403f74:	str	w19, [sp, #180]
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	mov	w20, #0x27                  	// #39
  403f80:	b	404388 <__fxstatat@plt+0x2748>
  403f84:	ldr	w0, [sp, #112]
  403f88:	cbnz	w0, 404688 <__fxstatat@plt+0x2a48>
  403f8c:	cmp	x26, #0x0
  403f90:	mov	x0, #0x0                   	// #0
  403f94:	ldr	x1, [sp, #192]
  403f98:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403f9c:	b.eq	403fcc <__fxstatat@plt+0x238c>  // b.none
  403fa0:	cmp	x26, x27
  403fa4:	b.ls	403fb0 <__fxstatat@plt+0x2370>  // b.plast
  403fa8:	mov	w0, #0x27                  	// #39
  403fac:	strb	w0, [x28, x27]
  403fb0:	add	x0, x27, #0x1
  403fb4:	cmp	x26, x0
  403fb8:	b.ls	404004 <__fxstatat@plt+0x23c4>  // b.plast
  403fbc:	mov	w1, #0x5c                  	// #92
  403fc0:	strb	w1, [x28, x0]
  403fc4:	mov	x0, x26
  403fc8:	ldr	x26, [sp, #192]
  403fcc:	add	x1, x27, #0x2
  403fd0:	cmp	x1, x0
  403fd4:	b.cs	403fe0 <__fxstatat@plt+0x23a0>  // b.hs, b.nlast
  403fd8:	mov	w2, #0x27                  	// #39
  403fdc:	strb	w2, [x28, x1]
  403fe0:	add	x27, x27, #0x3
  403fe4:	str	w19, [sp, #180]
  403fe8:	ldr	w1, [sp, #112]
  403fec:	str	w1, [sp, #124]
  403ff0:	str	x26, [sp, #192]
  403ff4:	mov	x26, x0
  403ff8:	mov	w20, #0x27                  	// #39
  403ffc:	mov	w0, #0x0                   	// #0
  404000:	b	4043b0 <__fxstatat@plt+0x2770>
  404004:	mov	x0, x26
  404008:	ldr	x26, [sp, #192]
  40400c:	b	403fcc <__fxstatat@plt+0x238c>
  404010:	mov	w22, #0x0                   	// #0
  404014:	ldr	x0, [sp, #168]
  404018:	cmp	x0, #0x1
  40401c:	b.ne	404058 <__fxstatat@plt+0x2418>  // b.any
  404020:	bl	401ab0 <__ctype_b_loc@plt>
  404024:	and	x1, x20, #0xff
  404028:	ldr	x0, [x0]
  40402c:	ldrh	w19, [x0, x1, lsl #1]
  404030:	ubfx	x19, x19, #14, #1
  404034:	ldr	x0, [sp, #168]
  404038:	mov	x2, x0
  40403c:	eor	w0, w19, #0x1
  404040:	ldr	w1, [sp, #132]
  404044:	and	w0, w1, w0
  404048:	ands	w0, w0, #0xff
  40404c:	b.eq	404388 <__fxstatat@plt+0x2748>  // b.none
  404050:	mov	w19, #0x0                   	// #0
  404054:	b	404204 <__fxstatat@plt+0x25c4>
  404058:	str	xzr, [sp, #232]
  40405c:	cmn	x25, #0x1
  404060:	b.eq	404084 <__fxstatat@plt+0x2444>  // b.none
  404064:	mov	x0, #0x0                   	// #0
  404068:	str	w21, [sp, #176]
  40406c:	str	w20, [sp, #208]
  404070:	str	w22, [sp, #212]
  404074:	mov	x22, x0
  404078:	str	x27, [sp, #216]
  40407c:	ldr	w27, [sp, #112]
  404080:	b	404154 <__fxstatat@plt+0x2514>
  404084:	ldr	x0, [sp, #136]
  404088:	bl	401830 <strlen@plt>
  40408c:	mov	x25, x0
  404090:	b	404064 <__fxstatat@plt+0x2424>
  404094:	ldr	w20, [sp, #208]
  404098:	mov	x2, x22
  40409c:	mov	x0, x21
  4040a0:	ldr	w21, [sp, #176]
  4040a4:	ldr	w22, [sp, #212]
  4040a8:	ldr	x27, [sp, #216]
  4040ac:	mov	w19, #0x0                   	// #0
  4040b0:	cmp	x0, x25
  4040b4:	b.cs	4041fc <__fxstatat@plt+0x25bc>  // b.hs, b.nlast
  4040b8:	mov	x1, x2
  4040bc:	ldr	x2, [sp, #136]
  4040c0:	ldrb	w0, [x2, x0]
  4040c4:	cbz	w0, 4040e4 <__fxstatat@plt+0x24a4>
  4040c8:	add	x1, x1, #0x1
  4040cc:	add	x0, x24, x1
  4040d0:	cmp	x25, x0
  4040d4:	b.hi	4040c0 <__fxstatat@plt+0x2480>  // b.pmore
  4040d8:	mov	x2, x1
  4040dc:	mov	w19, #0x0                   	// #0
  4040e0:	b	4041fc <__fxstatat@plt+0x25bc>
  4040e4:	mov	x2, x1
  4040e8:	mov	w19, #0x0                   	// #0
  4040ec:	b	4041fc <__fxstatat@plt+0x25bc>
  4040f0:	add	x1, x1, #0x1
  4040f4:	cmp	x1, x21
  4040f8:	b.eq	404134 <__fxstatat@plt+0x24f4>  // b.none
  4040fc:	ldrb	w0, [x1]
  404100:	sub	w0, w0, #0x5b
  404104:	and	w0, w0, #0xff
  404108:	cmp	w0, #0x21
  40410c:	b.hi	4040f0 <__fxstatat@plt+0x24b0>  // b.pmore
  404110:	mov	x2, #0x1                   	// #1
  404114:	lsl	x0, x2, x0
  404118:	mov	x2, #0x2b                  	// #43
  40411c:	movk	x2, #0x2, lsl #32
  404120:	tst	x0, x2
  404124:	b.eq	4040f0 <__fxstatat@plt+0x24b0>  // b.none
  404128:	mov	x24, x25
  40412c:	mov	w25, #0x2                   	// #2
  404130:	b	40469c <__fxstatat@plt+0x2a5c>
  404134:	ldr	w0, [sp, #228]
  404138:	bl	401bc0 <iswprint@plt>
  40413c:	cmp	w0, #0x0
  404140:	csel	w19, w19, wzr, ne  // ne = any
  404144:	add	x22, x22, x20
  404148:	add	x0, sp, #0xe8
  40414c:	bl	401a40 <mbsinit@plt>
  404150:	cbnz	w0, 4041b4 <__fxstatat@plt+0x2574>
  404154:	add	x21, x24, x22
  404158:	add	x3, sp, #0xe8
  40415c:	sub	x2, x25, x21
  404160:	ldr	x0, [sp, #136]
  404164:	add	x1, x0, x21
  404168:	add	x0, sp, #0xe4
  40416c:	bl	408380 <__fxstatat@plt+0x6740>
  404170:	mov	x20, x0
  404174:	cbz	x0, 4041e8 <__fxstatat@plt+0x25a8>
  404178:	cmn	x0, #0x1
  40417c:	b.eq	4041cc <__fxstatat@plt+0x258c>  // b.none
  404180:	cmn	x0, #0x2
  404184:	b.eq	404094 <__fxstatat@plt+0x2454>  // b.none
  404188:	cmp	w27, #0x0
  40418c:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  404190:	b.ne	404134 <__fxstatat@plt+0x24f4>  // b.any
  404194:	cmp	x0, #0x1
  404198:	b.ls	404134 <__fxstatat@plt+0x24f4>  // b.plast
  40419c:	add	x1, x21, #0x1
  4041a0:	ldr	x0, [sp, #136]
  4041a4:	add	x1, x0, x1
  4041a8:	add	x0, x0, x20
  4041ac:	add	x21, x0, x21
  4041b0:	b	4040fc <__fxstatat@plt+0x24bc>
  4041b4:	ldr	w21, [sp, #176]
  4041b8:	ldr	w20, [sp, #208]
  4041bc:	mov	x2, x22
  4041c0:	ldr	w22, [sp, #212]
  4041c4:	ldr	x27, [sp, #216]
  4041c8:	b	4041fc <__fxstatat@plt+0x25bc>
  4041cc:	ldr	w21, [sp, #176]
  4041d0:	ldr	w20, [sp, #208]
  4041d4:	mov	x2, x22
  4041d8:	ldr	w22, [sp, #212]
  4041dc:	ldr	x27, [sp, #216]
  4041e0:	mov	w19, #0x0                   	// #0
  4041e4:	b	4041fc <__fxstatat@plt+0x25bc>
  4041e8:	ldr	w21, [sp, #176]
  4041ec:	ldr	w20, [sp, #208]
  4041f0:	mov	x2, x22
  4041f4:	ldr	w22, [sp, #212]
  4041f8:	ldr	x27, [sp, #216]
  4041fc:	cmp	x2, #0x1
  404200:	b.ls	40403c <__fxstatat@plt+0x23fc>  // b.plast
  404204:	add	x5, x24, x2
  404208:	mov	w0, #0x0                   	// #0
  40420c:	eor	w1, w19, #0x1
  404210:	ldr	w2, [sp, #132]
  404214:	and	w1, w2, w1
  404218:	and	w1, w1, #0xff
  40421c:	mov	w3, w1
  404220:	mov	w6, #0x5c                  	// #92
  404224:	mov	w7, #0x24                  	// #36
  404228:	ldr	w9, [sp, #112]
  40422c:	ldr	w4, [sp, #124]
  404230:	ldr	x8, [sp, #136]
  404234:	b	4042b0 <__fxstatat@plt+0x2670>
  404238:	cbz	w22, 40424c <__fxstatat@plt+0x260c>
  40423c:	cmp	x26, x27
  404240:	b.ls	404248 <__fxstatat@plt+0x2608>  // b.plast
  404244:	strb	w6, [x28, x27]
  404248:	add	x27, x27, #0x1
  40424c:	add	x2, x24, #0x1
  404250:	cmp	x2, x5
  404254:	b.cs	404368 <__fxstatat@plt+0x2728>  // b.hs, b.nlast
  404258:	eor	w22, w0, #0x1
  40425c:	and	w22, w4, w22
  404260:	ands	w22, w22, #0xff
  404264:	b.eq	40437c <__fxstatat@plt+0x273c>  // b.none
  404268:	cmp	x26, x27
  40426c:	b.ls	404278 <__fxstatat@plt+0x2638>  // b.plast
  404270:	mov	w4, #0x27                  	// #39
  404274:	strb	w4, [x28, x27]
  404278:	add	x4, x27, #0x1
  40427c:	cmp	x26, x4
  404280:	b.ls	40428c <__fxstatat@plt+0x264c>  // b.plast
  404284:	mov	w10, #0x27                  	// #39
  404288:	strb	w10, [x28, x4]
  40428c:	add	x27, x27, #0x2
  404290:	mov	w22, w3
  404294:	mov	x24, x2
  404298:	mov	w4, w3
  40429c:	cmp	x26, x27
  4042a0:	b.ls	4042a8 <__fxstatat@plt+0x2668>  // b.plast
  4042a4:	strb	w20, [x28, x27]
  4042a8:	add	x27, x27, #0x1
  4042ac:	ldrb	w20, [x8, x24]
  4042b0:	cbz	w1, 404238 <__fxstatat@plt+0x25f8>
  4042b4:	cbnz	w9, 404644 <__fxstatat@plt+0x2a04>
  4042b8:	cmp	w23, #0x2
  4042bc:	cset	w0, eq  // eq = none
  4042c0:	eor	w2, w4, #0x1
  4042c4:	ands	w0, w0, w2
  4042c8:	b.eq	404308 <__fxstatat@plt+0x26c8>  // b.none
  4042cc:	cmp	x26, x27
  4042d0:	b.ls	4042dc <__fxstatat@plt+0x269c>  // b.plast
  4042d4:	mov	w2, #0x27                  	// #39
  4042d8:	strb	w2, [x28, x27]
  4042dc:	add	x2, x27, #0x1
  4042e0:	cmp	x26, x2
  4042e4:	b.ls	4042ec <__fxstatat@plt+0x26ac>  // b.plast
  4042e8:	strb	w7, [x28, x2]
  4042ec:	add	x2, x27, #0x2
  4042f0:	cmp	x26, x2
  4042f4:	b.ls	404300 <__fxstatat@plt+0x26c0>  // b.plast
  4042f8:	mov	w4, #0x27                  	// #39
  4042fc:	strb	w4, [x28, x2]
  404300:	add	x27, x27, #0x3
  404304:	mov	w4, w0
  404308:	cmp	x26, x27
  40430c:	b.ls	404314 <__fxstatat@plt+0x26d4>  // b.plast
  404310:	strb	w6, [x28, x27]
  404314:	add	x0, x27, #0x1
  404318:	cmp	x26, x0
  40431c:	b.ls	40432c <__fxstatat@plt+0x26ec>  // b.plast
  404320:	lsr	w2, w20, #6
  404324:	add	w2, w2, #0x30
  404328:	strb	w2, [x28, x0]
  40432c:	add	x0, x27, #0x2
  404330:	cmp	x26, x0
  404334:	b.ls	404344 <__fxstatat@plt+0x2704>  // b.plast
  404338:	ubfx	x2, x20, #3, #3
  40433c:	add	w2, w2, #0x30
  404340:	strb	w2, [x28, x0]
  404344:	add	x27, x27, #0x3
  404348:	and	w20, w20, #0x7
  40434c:	add	w20, w20, #0x30
  404350:	add	x2, x24, #0x1
  404354:	cmp	x5, x2
  404358:	b.ls	404370 <__fxstatat@plt+0x2730>  // b.plast
  40435c:	mov	w0, w3
  404360:	mov	x24, x2
  404364:	b	40429c <__fxstatat@plt+0x265c>
  404368:	str	w4, [sp, #124]
  40436c:	b	403e68 <__fxstatat@plt+0x2228>
  404370:	str	w4, [sp, #124]
  404374:	mov	w0, w1
  404378:	b	403e68 <__fxstatat@plt+0x2228>
  40437c:	mov	x24, x2
  404380:	b	40429c <__fxstatat@plt+0x265c>
  404384:	mov	w0, w22
  404388:	cmp	w21, #0x0
  40438c:	ldr	w1, [sp, #112]
  404390:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  404394:	b.eq	4043b0 <__fxstatat@plt+0x2770>  // b.none
  404398:	ldr	x2, [sp, #152]
  40439c:	cbz	x2, 4043b0 <__fxstatat@plt+0x2770>
  4043a0:	ubfx	x1, x20, #5, #8
  4043a4:	ldr	w1, [x2, x1, lsl #2]
  4043a8:	lsr	w1, w1, w20
  4043ac:	tbnz	w1, #0, 4043b4 <__fxstatat@plt+0x2774>
  4043b0:	cbz	w22, 403e68 <__fxstatat@plt+0x2228>
  4043b4:	ldr	w0, [sp, #112]
  4043b8:	cbnz	w0, 404694 <__fxstatat@plt+0x2a54>
  4043bc:	cmp	w23, #0x2
  4043c0:	cset	w0, eq  // eq = none
  4043c4:	ldr	w1, [sp, #124]
  4043c8:	eor	w1, w1, #0x1
  4043cc:	ands	w0, w0, w1
  4043d0:	b.eq	404414 <__fxstatat@plt+0x27d4>  // b.none
  4043d4:	cmp	x26, x27
  4043d8:	b.ls	4043e4 <__fxstatat@plt+0x27a4>  // b.plast
  4043dc:	mov	w1, #0x27                  	// #39
  4043e0:	strb	w1, [x28, x27]
  4043e4:	add	x1, x27, #0x1
  4043e8:	cmp	x26, x1
  4043ec:	b.ls	4043f8 <__fxstatat@plt+0x27b8>  // b.plast
  4043f0:	mov	w2, #0x24                  	// #36
  4043f4:	strb	w2, [x28, x1]
  4043f8:	add	x1, x27, #0x2
  4043fc:	cmp	x26, x1
  404400:	b.ls	40440c <__fxstatat@plt+0x27cc>  // b.plast
  404404:	mov	w2, #0x27                  	// #39
  404408:	strb	w2, [x28, x1]
  40440c:	add	x27, x27, #0x3
  404410:	str	w0, [sp, #124]
  404414:	cmp	x26, x27
  404418:	b.ls	404424 <__fxstatat@plt+0x27e4>  // b.plast
  40441c:	mov	w0, #0x5c                  	// #92
  404420:	strb	w0, [x28, x27]
  404424:	add	x27, x27, #0x1
  404428:	cmp	x27, x26
  40442c:	b.cs	404434 <__fxstatat@plt+0x27f4>  // b.hs, b.nlast
  404430:	strb	w20, [x28, x27]
  404434:	add	x27, x27, #0x1
  404438:	cmp	w19, #0x0
  40443c:	ldr	w0, [sp, #128]
  404440:	csel	w0, w0, w19, ne  // ne = any
  404444:	str	w0, [sp, #128]
  404448:	add	x24, x24, #0x1
  40444c:	cmp	x25, x24
  404450:	cset	w19, ne  // ne = any
  404454:	cmn	x25, #0x1
  404458:	b.eq	40452c <__fxstatat@plt+0x28ec>  // b.none
  40445c:	cbz	w19, 404540 <__fxstatat@plt+0x2900>
  404460:	cmp	w23, #0x2
  404464:	cset	w21, ne  // ne = any
  404468:	ldr	w0, [sp, #132]
  40446c:	and	w21, w0, w21
  404470:	ldr	x0, [sp, #144]
  404474:	cmp	x0, #0x0
  404478:	cset	w0, ne  // ne = any
  40447c:	str	w0, [sp, #176]
  404480:	csel	w22, w21, wzr, ne  // ne = any
  404484:	cbnz	w22, 403ad8 <__fxstatat@plt+0x1e98>
  404488:	ldr	x0, [sp, #136]
  40448c:	ldrb	w20, [x0, x24]
  404490:	cmp	w20, #0x7e
  404494:	b.hi	404014 <__fxstatat@plt+0x23d4>  // b.pmore
  404498:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40449c:	add	x0, x0, #0x1c0
  4044a0:	ldrh	w0, [x0, w20, uxtw #1]
  4044a4:	adr	x1, 4044b0 <__fxstatat@plt+0x2870>
  4044a8:	add	x0, x1, w0, sxth #2
  4044ac:	br	x0
  4044b0:	mov	w19, #0x0                   	// #0
  4044b4:	mov	w0, #0x0                   	// #0
  4044b8:	mov	w20, #0x3f                  	// #63
  4044bc:	b	404388 <__fxstatat@plt+0x2748>
  4044c0:	mov	w19, #0x0                   	// #0
  4044c4:	mov	w0, #0x0                   	// #0
  4044c8:	mov	w20, #0x3f                  	// #63
  4044cc:	b	404388 <__fxstatat@plt+0x2748>
  4044d0:	mov	w19, #0x0                   	// #0
  4044d4:	mov	w0, #0x0                   	// #0
  4044d8:	b	404388 <__fxstatat@plt+0x2748>
  4044dc:	mov	w19, #0x0                   	// #0
  4044e0:	mov	w0, #0x0                   	// #0
  4044e4:	b	404388 <__fxstatat@plt+0x2748>
  4044e8:	mov	w19, w22
  4044ec:	ldr	w0, [sp, #112]
  4044f0:	b	404388 <__fxstatat@plt+0x2748>
  4044f4:	mov	w19, w22
  4044f8:	mov	w22, #0x0                   	// #0
  4044fc:	mov	w0, #0x0                   	// #0
  404500:	b	404388 <__fxstatat@plt+0x2748>
  404504:	mov	w20, w0
  404508:	mov	w19, #0x0                   	// #0
  40450c:	b	4043b4 <__fxstatat@plt+0x2774>
  404510:	mov	w19, #0x0                   	// #0
  404514:	mov	w20, #0x61                  	// #97
  404518:	b	4043b4 <__fxstatat@plt+0x2774>
  40451c:	mov	w19, #0x0                   	// #0
  404520:	mov	w0, #0x0                   	// #0
  404524:	mov	w20, #0x5c                  	// #92
  404528:	b	403e68 <__fxstatat@plt+0x2228>
  40452c:	ldr	x0, [sp, #136]
  404530:	ldrb	w0, [x0, x24]
  404534:	cmp	w0, #0x0
  404538:	cset	w19, ne  // ne = any
  40453c:	b	40445c <__fxstatat@plt+0x281c>
  404540:	cmp	w23, #0x2
  404544:	cset	w1, eq  // eq = none
  404548:	cmp	w1, #0x0
  40454c:	ldr	w0, [sp, #112]
  404550:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404554:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404558:	b.eq	404658 <__fxstatat@plt+0x2a18>  // b.none
  40455c:	eor	w0, w0, #0x1
  404560:	and	w0, w0, #0xff
  404564:	cmp	w1, #0x0
  404568:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40456c:	cset	w1, ne  // ne = any
  404570:	ldr	w2, [sp, #180]
  404574:	ands	w1, w2, w1
  404578:	b.eq	4045ec <__fxstatat@plt+0x29ac>  // b.none
  40457c:	ldr	w0, [sp, #128]
  404580:	cbnz	w0, 4045b4 <__fxstatat@plt+0x2974>
  404584:	cmp	x26, #0x0
  404588:	cset	w0, eq  // eq = none
  40458c:	ldr	x2, [sp, #192]
  404590:	cmp	x2, #0x0
  404594:	csel	w0, w0, wzr, ne  // ne = any
  404598:	str	w0, [sp, #180]
  40459c:	mov	w23, #0x2                   	// #2
  4045a0:	cbz	w0, 4045e8 <__fxstatat@plt+0x29a8>
  4045a4:	ldr	w0, [sp, #128]
  4045a8:	str	w0, [sp, #112]
  4045ac:	ldr	x26, [sp, #192]
  4045b0:	b	40387c <__fxstatat@plt+0x1c3c>
  4045b4:	ldr	x0, [sp, #240]
  4045b8:	str	x0, [sp]
  4045bc:	ldr	x7, [sp, #200]
  4045c0:	ldr	x6, [sp, #152]
  4045c4:	ldr	w5, [sp, #184]
  4045c8:	mov	w4, #0x5                   	// #5
  4045cc:	mov	x3, x25
  4045d0:	ldr	x2, [sp, #136]
  4045d4:	ldr	x1, [sp, #192]
  4045d8:	mov	x0, x28
  4045dc:	bl	4037fc <__fxstatat@plt+0x1bbc>
  4045e0:	mov	x27, x0
  4045e4:	b	4046e4 <__fxstatat@plt+0x2aa4>
  4045e8:	mov	w0, w1
  4045ec:	ldr	x1, [sp, #160]
  4045f0:	cmp	x1, #0x0
  4045f4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4045f8:	b.eq	404634 <__fxstatat@plt+0x29f4>  // b.none
  4045fc:	mov	x0, x1
  404600:	ldrb	w2, [x1]
  404604:	cbz	w2, 404634 <__fxstatat@plt+0x29f4>
  404608:	mov	x1, x27
  40460c:	sub	x0, x0, x27
  404610:	b	404620 <__fxstatat@plt+0x29e0>
  404614:	add	x1, x1, #0x1
  404618:	ldrb	w2, [x0, x1]
  40461c:	cbz	w2, 404630 <__fxstatat@plt+0x29f0>
  404620:	cmp	x26, x1
  404624:	b.ls	404614 <__fxstatat@plt+0x29d4>  // b.plast
  404628:	strb	w2, [x28, x1]
  40462c:	b	404614 <__fxstatat@plt+0x29d4>
  404630:	mov	x27, x1
  404634:	cmp	x26, x27
  404638:	b.ls	4046e4 <__fxstatat@plt+0x2aa4>  // b.plast
  40463c:	strb	wzr, [x28, x27]
  404640:	b	4046e4 <__fxstatat@plt+0x2aa4>
  404644:	mov	x24, x25
  404648:	mov	w25, w23
  40464c:	ldr	w0, [sp, #112]
  404650:	str	w0, [sp, #132]
  404654:	b	40469c <__fxstatat@plt+0x2a5c>
  404658:	mov	x24, x25
  40465c:	mov	w25, #0x2                   	// #2
  404660:	b	40469c <__fxstatat@plt+0x2a5c>
  404664:	mov	x24, x25
  404668:	mov	w25, w23
  40466c:	b	40469c <__fxstatat@plt+0x2a5c>
  404670:	mov	x24, x25
  404674:	mov	w25, w23
  404678:	b	40469c <__fxstatat@plt+0x2a5c>
  40467c:	mov	x24, x25
  404680:	mov	w25, w23
  404684:	b	40469c <__fxstatat@plt+0x2a5c>
  404688:	mov	x24, x25
  40468c:	mov	w25, w23
  404690:	b	40469c <__fxstatat@plt+0x2a5c>
  404694:	mov	x24, x25
  404698:	mov	w25, w23
  40469c:	ldr	w0, [sp, #132]
  4046a0:	cmp	w0, #0x0
  4046a4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4046a8:	mov	w0, #0x4                   	// #4
  4046ac:	csel	w25, w25, w0, ne  // ne = any
  4046b0:	ldr	x0, [sp, #240]
  4046b4:	str	x0, [sp]
  4046b8:	ldr	x7, [sp, #200]
  4046bc:	mov	x6, #0x0                   	// #0
  4046c0:	ldr	w0, [sp, #184]
  4046c4:	and	w5, w0, #0xfffffffd
  4046c8:	mov	w4, w25
  4046cc:	mov	x3, x24
  4046d0:	ldr	x2, [sp, #136]
  4046d4:	mov	x1, x26
  4046d8:	mov	x0, x28
  4046dc:	bl	4037fc <__fxstatat@plt+0x1bbc>
  4046e0:	mov	x27, x0
  4046e4:	mov	x0, x27
  4046e8:	ldp	x19, x20, [sp, #32]
  4046ec:	ldp	x21, x22, [sp, #48]
  4046f0:	ldp	x23, x24, [sp, #64]
  4046f4:	ldp	x25, x26, [sp, #80]
  4046f8:	ldp	x27, x28, [sp, #96]
  4046fc:	ldp	x29, x30, [sp, #16]
  404700:	add	sp, sp, #0xf0
  404704:	ret
  404708:	mov	x24, x25
  40470c:	mov	w25, w23
  404710:	b	4046b0 <__fxstatat@plt+0x2a70>
  404714:	add	x27, x27, #0x4
  404718:	str	w0, [sp, #124]
  40471c:	mov	w19, #0x0                   	// #0
  404720:	mov	w20, #0x30                  	// #48
  404724:	b	404388 <__fxstatat@plt+0x2748>
  404728:	ldr	x0, [sp, #136]
  40472c:	ldrb	w20, [x0, x24]
  404730:	cmp	w20, #0x7e
  404734:	b.hi	404010 <__fxstatat@plt+0x23d0>  // b.pmore
  404738:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40473c:	add	x0, x0, #0x2c0
  404740:	ldrh	w0, [x0, w20, uxtw #1]
  404744:	adr	x1, 404750 <__fxstatat@plt+0x2b10>
  404748:	add	x0, x1, w0, sxth #2
  40474c:	br	x0
  404750:	sub	sp, sp, #0x80
  404754:	stp	x29, x30, [sp, #16]
  404758:	add	x29, sp, #0x10
  40475c:	stp	x19, x20, [sp, #32]
  404760:	stp	x21, x22, [sp, #48]
  404764:	stp	x23, x24, [sp, #64]
  404768:	stp	x25, x26, [sp, #80]
  40476c:	stp	x27, x28, [sp, #96]
  404770:	mov	w19, w0
  404774:	str	x1, [sp, #112]
  404778:	str	x2, [sp, #120]
  40477c:	mov	x20, x3
  404780:	bl	401bf0 <__errno_location@plt>
  404784:	mov	x23, x0
  404788:	ldr	w28, [x0]
  40478c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404790:	ldr	x21, [x0, #600]
  404794:	tbnz	w19, #31, 4048d8 <__fxstatat@plt+0x2c98>
  404798:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40479c:	ldr	w0, [x0, #608]
  4047a0:	cmp	w0, w19
  4047a4:	b.gt	404808 <__fxstatat@plt+0x2bc8>
  4047a8:	mov	w0, #0x7fffffff            	// #2147483647
  4047ac:	cmp	w19, w0
  4047b0:	b.eq	4048dc <__fxstatat@plt+0x2c9c>  // b.none
  4047b4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4047b8:	add	x0, x0, #0x258
  4047bc:	add	x0, x0, #0x10
  4047c0:	cmp	x21, x0
  4047c4:	b.eq	4048e0 <__fxstatat@plt+0x2ca0>  // b.none
  4047c8:	add	w24, w19, #0x1
  4047cc:	sbfiz	x1, x24, #4, #32
  4047d0:	mov	x0, x21
  4047d4:	bl	405a5c <__fxstatat@plt+0x3e1c>
  4047d8:	mov	x21, x0
  4047dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4047e0:	str	x21, [x0, #600]
  4047e4:	adrp	x22, 41e000 <__fxstatat@plt+0x1c3c0>
  4047e8:	add	x22, x22, #0x258
  4047ec:	ldr	w0, [x22, #8]
  4047f0:	sub	w2, w24, w0
  4047f4:	sbfiz	x2, x2, #4, #32
  4047f8:	mov	w1, #0x0                   	// #0
  4047fc:	add	x0, x21, w0, sxtw #4
  404800:	bl	401980 <memset@plt>
  404804:	str	w24, [x22, #8]
  404808:	sbfiz	x19, x19, #4, #32
  40480c:	add	x27, x21, x19
  404810:	ldr	x25, [x21, x19]
  404814:	ldr	x22, [x27, #8]
  404818:	ldr	w24, [x20, #4]
  40481c:	orr	w24, w24, #0x1
  404820:	add	x26, x20, #0x8
  404824:	ldr	x0, [x20, #48]
  404828:	str	x0, [sp]
  40482c:	ldr	x7, [x20, #40]
  404830:	mov	x6, x26
  404834:	mov	w5, w24
  404838:	ldr	w4, [x20]
  40483c:	ldr	x3, [sp, #120]
  404840:	ldr	x2, [sp, #112]
  404844:	mov	x1, x25
  404848:	mov	x0, x22
  40484c:	bl	4037fc <__fxstatat@plt+0x1bbc>
  404850:	cmp	x25, x0
  404854:	b.hi	4048b0 <__fxstatat@plt+0x2c70>  // b.pmore
  404858:	add	x25, x0, #0x1
  40485c:	str	x25, [x21, x19]
  404860:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404864:	add	x0, x0, #0x318
  404868:	cmp	x22, x0
  40486c:	b.eq	404878 <__fxstatat@plt+0x2c38>  // b.none
  404870:	mov	x0, x22
  404874:	bl	401ad0 <free@plt>
  404878:	mov	x0, x25
  40487c:	bl	4059e0 <__fxstatat@plt+0x3da0>
  404880:	mov	x22, x0
  404884:	str	x0, [x27, #8]
  404888:	ldr	x1, [x20, #48]
  40488c:	str	x1, [sp]
  404890:	ldr	x7, [x20, #40]
  404894:	mov	x6, x26
  404898:	mov	w5, w24
  40489c:	ldr	w4, [x20]
  4048a0:	ldr	x3, [sp, #120]
  4048a4:	ldr	x2, [sp, #112]
  4048a8:	mov	x1, x25
  4048ac:	bl	4037fc <__fxstatat@plt+0x1bbc>
  4048b0:	str	w28, [x23]
  4048b4:	mov	x0, x22
  4048b8:	ldp	x19, x20, [sp, #32]
  4048bc:	ldp	x21, x22, [sp, #48]
  4048c0:	ldp	x23, x24, [sp, #64]
  4048c4:	ldp	x25, x26, [sp, #80]
  4048c8:	ldp	x27, x28, [sp, #96]
  4048cc:	ldp	x29, x30, [sp, #16]
  4048d0:	add	sp, sp, #0x80
  4048d4:	ret
  4048d8:	bl	401a30 <abort@plt>
  4048dc:	bl	405c6c <__fxstatat@plt+0x402c>
  4048e0:	add	w24, w19, #0x1
  4048e4:	sbfiz	x1, x24, #4, #32
  4048e8:	mov	x0, #0x0                   	// #0
  4048ec:	bl	405a5c <__fxstatat@plt+0x3e1c>
  4048f0:	mov	x21, x0
  4048f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4048f8:	add	x1, x0, #0x258
  4048fc:	str	x21, [x0, #600]
  404900:	ldp	x0, x1, [x1, #16]
  404904:	stp	x0, x1, [x21]
  404908:	b	4047e4 <__fxstatat@plt+0x2ba4>
  40490c:	stp	x29, x30, [sp, #-48]!
  404910:	mov	x29, sp
  404914:	stp	x19, x20, [sp, #16]
  404918:	str	x21, [sp, #32]
  40491c:	mov	x20, x0
  404920:	bl	401bf0 <__errno_location@plt>
  404924:	mov	x19, x0
  404928:	ldr	w21, [x0]
  40492c:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  404930:	add	x2, x2, #0x318
  404934:	add	x2, x2, #0x100
  404938:	cmp	x20, #0x0
  40493c:	mov	x1, #0x38                  	// #56
  404940:	csel	x0, x2, x20, eq  // eq = none
  404944:	bl	405c0c <__fxstatat@plt+0x3fcc>
  404948:	str	w21, [x19]
  40494c:	ldp	x19, x20, [sp, #16]
  404950:	ldr	x21, [sp, #32]
  404954:	ldp	x29, x30, [sp], #48
  404958:	ret
  40495c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  404960:	add	x1, x1, #0x318
  404964:	add	x1, x1, #0x100
  404968:	cmp	x0, #0x0
  40496c:	csel	x0, x1, x0, eq  // eq = none
  404970:	ldr	w0, [x0]
  404974:	ret
  404978:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  40497c:	add	x2, x2, #0x318
  404980:	add	x2, x2, #0x100
  404984:	cmp	x0, #0x0
  404988:	csel	x0, x2, x0, eq  // eq = none
  40498c:	str	w1, [x0]
  404990:	ret
  404994:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404998:	add	x3, x3, #0x318
  40499c:	add	x3, x3, #0x100
  4049a0:	cmp	x0, #0x0
  4049a4:	csel	x0, x3, x0, eq  // eq = none
  4049a8:	add	x0, x0, #0x8
  4049ac:	ubfx	x4, x1, #5, #3
  4049b0:	and	w1, w1, #0x1f
  4049b4:	ldr	w5, [x0, x4, lsl #2]
  4049b8:	lsr	w3, w5, w1
  4049bc:	eor	w2, w3, w2
  4049c0:	and	w2, w2, #0x1
  4049c4:	lsl	w2, w2, w1
  4049c8:	eor	w2, w2, w5
  4049cc:	str	w2, [x0, x4, lsl #2]
  4049d0:	and	w0, w3, #0x1
  4049d4:	ret
  4049d8:	mov	x2, x0
  4049dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4049e0:	add	x0, x0, #0x318
  4049e4:	add	x0, x0, #0x100
  4049e8:	cmp	x2, #0x0
  4049ec:	csel	x2, x0, x2, eq  // eq = none
  4049f0:	ldr	w0, [x2, #4]
  4049f4:	str	w1, [x2, #4]
  4049f8:	ret
  4049fc:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404a00:	add	x3, x3, #0x318
  404a04:	add	x3, x3, #0x100
  404a08:	cmp	x0, #0x0
  404a0c:	csel	x0, x3, x0, eq  // eq = none
  404a10:	mov	w3, #0xa                   	// #10
  404a14:	str	w3, [x0]
  404a18:	cmp	x1, #0x0
  404a1c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404a20:	b.eq	404a30 <__fxstatat@plt+0x2df0>  // b.none
  404a24:	str	x1, [x0, #40]
  404a28:	str	x2, [x0, #48]
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-16]!
  404a34:	mov	x29, sp
  404a38:	bl	401a30 <abort@plt>
  404a3c:	sub	sp, sp, #0x60
  404a40:	stp	x29, x30, [sp, #16]
  404a44:	add	x29, sp, #0x10
  404a48:	stp	x19, x20, [sp, #32]
  404a4c:	stp	x21, x22, [sp, #48]
  404a50:	stp	x23, x24, [sp, #64]
  404a54:	str	x25, [sp, #80]
  404a58:	mov	x21, x0
  404a5c:	mov	x22, x1
  404a60:	mov	x23, x2
  404a64:	mov	x24, x3
  404a68:	mov	x19, x4
  404a6c:	adrp	x4, 41e000 <__fxstatat@plt+0x1c3c0>
  404a70:	add	x4, x4, #0x318
  404a74:	add	x4, x4, #0x100
  404a78:	cmp	x19, #0x0
  404a7c:	csel	x19, x4, x19, eq  // eq = none
  404a80:	bl	401bf0 <__errno_location@plt>
  404a84:	mov	x20, x0
  404a88:	ldr	w25, [x0]
  404a8c:	ldr	x7, [x19, #40]
  404a90:	ldr	w5, [x19, #4]
  404a94:	ldr	w4, [x19]
  404a98:	ldr	x0, [x19, #48]
  404a9c:	str	x0, [sp]
  404aa0:	add	x6, x19, #0x8
  404aa4:	mov	x3, x24
  404aa8:	mov	x2, x23
  404aac:	mov	x1, x22
  404ab0:	mov	x0, x21
  404ab4:	bl	4037fc <__fxstatat@plt+0x1bbc>
  404ab8:	str	w25, [x20]
  404abc:	ldp	x19, x20, [sp, #32]
  404ac0:	ldp	x21, x22, [sp, #48]
  404ac4:	ldp	x23, x24, [sp, #64]
  404ac8:	ldr	x25, [sp, #80]
  404acc:	ldp	x29, x30, [sp, #16]
  404ad0:	add	sp, sp, #0x60
  404ad4:	ret
  404ad8:	sub	sp, sp, #0x80
  404adc:	stp	x29, x30, [sp, #16]
  404ae0:	add	x29, sp, #0x10
  404ae4:	stp	x19, x20, [sp, #32]
  404ae8:	stp	x21, x22, [sp, #48]
  404aec:	stp	x23, x24, [sp, #64]
  404af0:	stp	x25, x26, [sp, #80]
  404af4:	stp	x27, x28, [sp, #96]
  404af8:	mov	x22, x0
  404afc:	mov	x23, x1
  404b00:	mov	x20, x2
  404b04:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404b08:	add	x0, x0, #0x318
  404b0c:	add	x0, x0, #0x100
  404b10:	cmp	x3, #0x0
  404b14:	csel	x19, x0, x3, eq  // eq = none
  404b18:	bl	401bf0 <__errno_location@plt>
  404b1c:	mov	x21, x0
  404b20:	ldr	w28, [x0]
  404b24:	cmp	x20, #0x0
  404b28:	cset	w24, eq  // eq = none
  404b2c:	ldr	w0, [x19, #4]
  404b30:	orr	w24, w24, w0
  404b34:	add	x27, x19, #0x8
  404b38:	ldr	x7, [x19, #40]
  404b3c:	ldr	w4, [x19]
  404b40:	ldr	x0, [x19, #48]
  404b44:	str	x0, [sp]
  404b48:	mov	x6, x27
  404b4c:	mov	w5, w24
  404b50:	mov	x3, x23
  404b54:	mov	x2, x22
  404b58:	mov	x1, #0x0                   	// #0
  404b5c:	mov	x0, #0x0                   	// #0
  404b60:	bl	4037fc <__fxstatat@plt+0x1bbc>
  404b64:	mov	x25, x0
  404b68:	add	x26, x0, #0x1
  404b6c:	mov	x0, x26
  404b70:	bl	4059e0 <__fxstatat@plt+0x3da0>
  404b74:	str	x0, [sp, #120]
  404b78:	ldr	x7, [x19, #40]
  404b7c:	ldr	w4, [x19]
  404b80:	ldr	x1, [x19, #48]
  404b84:	str	x1, [sp]
  404b88:	mov	x6, x27
  404b8c:	mov	w5, w24
  404b90:	mov	x3, x23
  404b94:	mov	x2, x22
  404b98:	mov	x1, x26
  404b9c:	bl	4037fc <__fxstatat@plt+0x1bbc>
  404ba0:	str	w28, [x21]
  404ba4:	cbz	x20, 404bac <__fxstatat@plt+0x2f6c>
  404ba8:	str	x25, [x20]
  404bac:	ldr	x0, [sp, #120]
  404bb0:	ldp	x19, x20, [sp, #32]
  404bb4:	ldp	x21, x22, [sp, #48]
  404bb8:	ldp	x23, x24, [sp, #64]
  404bbc:	ldp	x25, x26, [sp, #80]
  404bc0:	ldp	x27, x28, [sp, #96]
  404bc4:	ldp	x29, x30, [sp, #16]
  404bc8:	add	sp, sp, #0x80
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-16]!
  404bd4:	mov	x29, sp
  404bd8:	mov	x3, x2
  404bdc:	mov	x2, #0x0                   	// #0
  404be0:	bl	404ad8 <__fxstatat@plt+0x2e98>
  404be4:	ldp	x29, x30, [sp], #16
  404be8:	ret
  404bec:	stp	x29, x30, [sp, #-48]!
  404bf0:	mov	x29, sp
  404bf4:	stp	x19, x20, [sp, #16]
  404bf8:	str	x21, [sp, #32]
  404bfc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404c00:	add	x1, x0, #0x258
  404c04:	ldr	x21, [x0, #600]
  404c08:	ldr	w20, [x1, #8]
  404c0c:	cmp	w20, #0x1
  404c10:	b.le	404c34 <__fxstatat@plt+0x2ff4>
  404c14:	add	x19, x21, #0x18
  404c18:	sub	w20, w20, #0x2
  404c1c:	add	x0, x21, #0x28
  404c20:	add	x20, x0, x20, lsl #4
  404c24:	ldr	x0, [x19], #16
  404c28:	bl	401ad0 <free@plt>
  404c2c:	cmp	x19, x20
  404c30:	b.ne	404c24 <__fxstatat@plt+0x2fe4>  // b.any
  404c34:	ldr	x0, [x21, #8]
  404c38:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  404c3c:	add	x1, x1, #0x318
  404c40:	cmp	x0, x1
  404c44:	b.eq	404c68 <__fxstatat@plt+0x3028>  // b.none
  404c48:	bl	401ad0 <free@plt>
  404c4c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404c50:	add	x0, x0, #0x258
  404c54:	mov	x1, #0x100                 	// #256
  404c58:	str	x1, [x0, #16]
  404c5c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  404c60:	add	x1, x1, #0x318
  404c64:	str	x1, [x0, #24]
  404c68:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404c6c:	add	x0, x0, #0x258
  404c70:	add	x0, x0, #0x10
  404c74:	cmp	x21, x0
  404c78:	b.eq	404c94 <__fxstatat@plt+0x3054>  // b.none
  404c7c:	mov	x0, x21
  404c80:	bl	401ad0 <free@plt>
  404c84:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  404c88:	add	x0, x1, #0x258
  404c8c:	add	x0, x0, #0x10
  404c90:	str	x0, [x1, #600]
  404c94:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  404c98:	mov	w1, #0x1                   	// #1
  404c9c:	str	w1, [x0, #608]
  404ca0:	ldp	x19, x20, [sp, #16]
  404ca4:	ldr	x21, [sp, #32]
  404ca8:	ldp	x29, x30, [sp], #48
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-16]!
  404cb4:	mov	x29, sp
  404cb8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404cbc:	add	x3, x3, #0x318
  404cc0:	add	x3, x3, #0x100
  404cc4:	mov	x2, #0xffffffffffffffff    	// #-1
  404cc8:	bl	404750 <__fxstatat@plt+0x2b10>
  404ccc:	ldp	x29, x30, [sp], #16
  404cd0:	ret
  404cd4:	stp	x29, x30, [sp, #-16]!
  404cd8:	mov	x29, sp
  404cdc:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404ce0:	add	x3, x3, #0x318
  404ce4:	add	x3, x3, #0x100
  404ce8:	bl	404750 <__fxstatat@plt+0x2b10>
  404cec:	ldp	x29, x30, [sp], #16
  404cf0:	ret
  404cf4:	stp	x29, x30, [sp, #-16]!
  404cf8:	mov	x29, sp
  404cfc:	mov	x1, x0
  404d00:	mov	w0, #0x0                   	// #0
  404d04:	bl	404cb0 <__fxstatat@plt+0x3070>
  404d08:	ldp	x29, x30, [sp], #16
  404d0c:	ret
  404d10:	stp	x29, x30, [sp, #-16]!
  404d14:	mov	x29, sp
  404d18:	mov	x2, x1
  404d1c:	mov	x1, x0
  404d20:	mov	w0, #0x0                   	// #0
  404d24:	bl	404cd4 <__fxstatat@plt+0x3094>
  404d28:	ldp	x29, x30, [sp], #16
  404d2c:	ret
  404d30:	stp	x29, x30, [sp, #-96]!
  404d34:	mov	x29, sp
  404d38:	stp	x19, x20, [sp, #16]
  404d3c:	mov	w19, w0
  404d40:	mov	w0, w1
  404d44:	mov	x20, x2
  404d48:	add	x8, sp, #0x28
  404d4c:	bl	40367c <__fxstatat@plt+0x1a3c>
  404d50:	add	x3, sp, #0x28
  404d54:	mov	x2, #0xffffffffffffffff    	// #-1
  404d58:	mov	x1, x20
  404d5c:	mov	w0, w19
  404d60:	bl	404750 <__fxstatat@plt+0x2b10>
  404d64:	ldp	x19, x20, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #96
  404d6c:	ret
  404d70:	stp	x29, x30, [sp, #-112]!
  404d74:	mov	x29, sp
  404d78:	stp	x19, x20, [sp, #16]
  404d7c:	str	x21, [sp, #32]
  404d80:	mov	w19, w0
  404d84:	mov	w0, w1
  404d88:	mov	x20, x2
  404d8c:	mov	x21, x3
  404d90:	add	x8, sp, #0x38
  404d94:	bl	40367c <__fxstatat@plt+0x1a3c>
  404d98:	add	x3, sp, #0x38
  404d9c:	mov	x2, x21
  404da0:	mov	x1, x20
  404da4:	mov	w0, w19
  404da8:	bl	404750 <__fxstatat@plt+0x2b10>
  404dac:	ldp	x19, x20, [sp, #16]
  404db0:	ldr	x21, [sp, #32]
  404db4:	ldp	x29, x30, [sp], #112
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-16]!
  404dc0:	mov	x29, sp
  404dc4:	mov	x2, x1
  404dc8:	mov	w1, w0
  404dcc:	mov	w0, #0x0                   	// #0
  404dd0:	bl	404d30 <__fxstatat@plt+0x30f0>
  404dd4:	ldp	x29, x30, [sp], #16
  404dd8:	ret
  404ddc:	stp	x29, x30, [sp, #-16]!
  404de0:	mov	x29, sp
  404de4:	mov	x3, x2
  404de8:	mov	x2, x1
  404dec:	mov	w1, w0
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	bl	404d70 <__fxstatat@plt+0x3130>
  404df8:	ldp	x29, x30, [sp], #16
  404dfc:	ret
  404e00:	stp	x29, x30, [sp, #-96]!
  404e04:	mov	x29, sp
  404e08:	stp	x19, x20, [sp, #16]
  404e0c:	mov	x19, x0
  404e10:	mov	x20, x1
  404e14:	and	w1, w2, #0xff
  404e18:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  404e1c:	add	x2, x2, #0x318
  404e20:	add	x0, x2, #0x100
  404e24:	ldp	x2, x3, [x2, #256]
  404e28:	stp	x2, x3, [sp, #40]
  404e2c:	ldp	x2, x3, [x0, #16]
  404e30:	stp	x2, x3, [sp, #56]
  404e34:	ldp	x2, x3, [x0, #32]
  404e38:	stp	x2, x3, [sp, #72]
  404e3c:	ldr	x0, [x0, #48]
  404e40:	str	x0, [sp, #88]
  404e44:	mov	w2, #0x1                   	// #1
  404e48:	add	x0, sp, #0x28
  404e4c:	bl	404994 <__fxstatat@plt+0x2d54>
  404e50:	add	x3, sp, #0x28
  404e54:	mov	x2, x20
  404e58:	mov	x1, x19
  404e5c:	mov	w0, #0x0                   	// #0
  404e60:	bl	404750 <__fxstatat@plt+0x2b10>
  404e64:	ldp	x19, x20, [sp, #16]
  404e68:	ldp	x29, x30, [sp], #96
  404e6c:	ret
  404e70:	stp	x29, x30, [sp, #-16]!
  404e74:	mov	x29, sp
  404e78:	mov	w2, w1
  404e7c:	mov	x1, #0xffffffffffffffff    	// #-1
  404e80:	bl	404e00 <__fxstatat@plt+0x31c0>
  404e84:	ldp	x29, x30, [sp], #16
  404e88:	ret
  404e8c:	stp	x29, x30, [sp, #-16]!
  404e90:	mov	x29, sp
  404e94:	mov	w1, #0x3a                  	// #58
  404e98:	bl	404e70 <__fxstatat@plt+0x3230>
  404e9c:	ldp	x29, x30, [sp], #16
  404ea0:	ret
  404ea4:	stp	x29, x30, [sp, #-16]!
  404ea8:	mov	x29, sp
  404eac:	mov	w2, #0x3a                  	// #58
  404eb0:	bl	404e00 <__fxstatat@plt+0x31c0>
  404eb4:	ldp	x29, x30, [sp], #16
  404eb8:	ret
  404ebc:	stp	x29, x30, [sp, #-160]!
  404ec0:	mov	x29, sp
  404ec4:	stp	x19, x20, [sp, #16]
  404ec8:	mov	w19, w0
  404ecc:	mov	w0, w1
  404ed0:	mov	x20, x2
  404ed4:	add	x8, sp, #0x20
  404ed8:	bl	40367c <__fxstatat@plt+0x1a3c>
  404edc:	ldp	x0, x1, [sp, #32]
  404ee0:	stp	x0, x1, [sp, #104]
  404ee4:	ldp	x0, x1, [sp, #48]
  404ee8:	stp	x0, x1, [sp, #120]
  404eec:	ldp	x0, x1, [sp, #64]
  404ef0:	stp	x0, x1, [sp, #136]
  404ef4:	ldr	x0, [sp, #80]
  404ef8:	str	x0, [sp, #152]
  404efc:	mov	w2, #0x1                   	// #1
  404f00:	mov	w1, #0x3a                  	// #58
  404f04:	add	x0, sp, #0x68
  404f08:	bl	404994 <__fxstatat@plt+0x2d54>
  404f0c:	add	x3, sp, #0x68
  404f10:	mov	x2, #0xffffffffffffffff    	// #-1
  404f14:	mov	x1, x20
  404f18:	mov	w0, w19
  404f1c:	bl	404750 <__fxstatat@plt+0x2b10>
  404f20:	ldp	x19, x20, [sp, #16]
  404f24:	ldp	x29, x30, [sp], #160
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-112]!
  404f30:	mov	x29, sp
  404f34:	stp	x19, x20, [sp, #16]
  404f38:	str	x21, [sp, #32]
  404f3c:	mov	w19, w0
  404f40:	mov	x20, x3
  404f44:	mov	x21, x4
  404f48:	adrp	x5, 41e000 <__fxstatat@plt+0x1c3c0>
  404f4c:	add	x5, x5, #0x318
  404f50:	add	x0, x5, #0x100
  404f54:	ldp	x4, x5, [x5, #256]
  404f58:	stp	x4, x5, [sp, #56]
  404f5c:	ldp	x4, x5, [x0, #16]
  404f60:	stp	x4, x5, [sp, #72]
  404f64:	ldp	x4, x5, [x0, #32]
  404f68:	stp	x4, x5, [sp, #88]
  404f6c:	ldr	x0, [x0, #48]
  404f70:	str	x0, [sp, #104]
  404f74:	add	x0, sp, #0x38
  404f78:	bl	4049fc <__fxstatat@plt+0x2dbc>
  404f7c:	add	x3, sp, #0x38
  404f80:	mov	x2, x21
  404f84:	mov	x1, x20
  404f88:	mov	w0, w19
  404f8c:	bl	404750 <__fxstatat@plt+0x2b10>
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldr	x21, [sp, #32]
  404f98:	ldp	x29, x30, [sp], #112
  404f9c:	ret
  404fa0:	stp	x29, x30, [sp, #-16]!
  404fa4:	mov	x29, sp
  404fa8:	mov	x4, #0xffffffffffffffff    	// #-1
  404fac:	bl	404f2c <__fxstatat@plt+0x32ec>
  404fb0:	ldp	x29, x30, [sp], #16
  404fb4:	ret
  404fb8:	stp	x29, x30, [sp, #-16]!
  404fbc:	mov	x29, sp
  404fc0:	mov	x3, x2
  404fc4:	mov	x2, x1
  404fc8:	mov	x1, x0
  404fcc:	mov	w0, #0x0                   	// #0
  404fd0:	bl	404fa0 <__fxstatat@plt+0x3360>
  404fd4:	ldp	x29, x30, [sp], #16
  404fd8:	ret
  404fdc:	stp	x29, x30, [sp, #-16]!
  404fe0:	mov	x29, sp
  404fe4:	mov	x4, x3
  404fe8:	mov	x3, x2
  404fec:	mov	x2, x1
  404ff0:	mov	x1, x0
  404ff4:	mov	w0, #0x0                   	// #0
  404ff8:	bl	404f2c <__fxstatat@plt+0x32ec>
  404ffc:	ldp	x29, x30, [sp], #16
  405000:	ret
  405004:	stp	x29, x30, [sp, #-16]!
  405008:	mov	x29, sp
  40500c:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  405010:	add	x3, x3, #0x258
  405014:	add	x3, x3, #0x20
  405018:	bl	404750 <__fxstatat@plt+0x2b10>
  40501c:	ldp	x29, x30, [sp], #16
  405020:	ret
  405024:	stp	x29, x30, [sp, #-16]!
  405028:	mov	x29, sp
  40502c:	mov	x2, x1
  405030:	mov	x1, x0
  405034:	mov	w0, #0x0                   	// #0
  405038:	bl	405004 <__fxstatat@plt+0x33c4>
  40503c:	ldp	x29, x30, [sp], #16
  405040:	ret
  405044:	stp	x29, x30, [sp, #-16]!
  405048:	mov	x29, sp
  40504c:	mov	x2, #0xffffffffffffffff    	// #-1
  405050:	bl	405004 <__fxstatat@plt+0x33c4>
  405054:	ldp	x29, x30, [sp], #16
  405058:	ret
  40505c:	stp	x29, x30, [sp, #-16]!
  405060:	mov	x29, sp
  405064:	mov	x1, x0
  405068:	mov	w0, #0x0                   	// #0
  40506c:	bl	405044 <__fxstatat@plt+0x3404>
  405070:	ldp	x29, x30, [sp], #16
  405074:	ret
  405078:	stp	x29, x30, [sp, #-160]!
  40507c:	mov	x29, sp
  405080:	str	x19, [sp, #16]
  405084:	mov	x19, x0
  405088:	add	x2, sp, #0x20
  40508c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  405090:	add	x1, x1, #0x8e8
  405094:	mov	w0, #0x0                   	// #0
  405098:	bl	401b70 <__lxstat@plt>
  40509c:	cbnz	w0, 4050c0 <__fxstatat@plt+0x3480>
  4050a0:	ldr	x0, [sp, #40]
  4050a4:	str	x0, [x19]
  4050a8:	ldr	x0, [sp, #32]
  4050ac:	str	x0, [x19, #8]
  4050b0:	mov	x0, x19
  4050b4:	ldr	x19, [sp, #16]
  4050b8:	ldp	x29, x30, [sp], #160
  4050bc:	ret
  4050c0:	mov	x0, #0x0                   	// #0
  4050c4:	b	4050b4 <__fxstatat@plt+0x3474>
  4050c8:	stp	x29, x30, [sp, #-128]!
  4050cc:	mov	x29, sp
  4050d0:	stp	x19, x20, [sp, #16]
  4050d4:	stp	x21, x22, [sp, #32]
  4050d8:	stp	x23, x24, [sp, #48]
  4050dc:	stp	x25, x26, [sp, #64]
  4050e0:	str	x27, [sp, #80]
  4050e4:	mov	x19, x1
  4050e8:	mov	x25, x2
  4050ec:	mov	x22, x3
  4050f0:	mov	x23, x4
  4050f4:	mov	x24, x5
  4050f8:	ldr	w27, [x2]
  4050fc:	mov	w26, #0xffffffff            	// #-1
  405100:	cbz	x3, 405108 <__fxstatat@plt+0x34c8>
  405104:	ldr	w26, [x3]
  405108:	cbz	x23, 405110 <__fxstatat@plt+0x34d0>
  40510c:	str	xzr, [x23]
  405110:	cbz	x24, 405118 <__fxstatat@plt+0x34d8>
  405114:	str	xzr, [x24]
  405118:	cbz	x19, 405164 <__fxstatat@plt+0x3524>
  40511c:	mov	x21, #0x0                   	// #0
  405120:	subs	x20, x19, x0
  405124:	b.ne	40517c <__fxstatat@plt+0x353c>  // b.any
  405128:	ldrb	w0, [x19, #1]
  40512c:	cbnz	w0, 405190 <__fxstatat@plt+0x3550>
  405130:	mov	x20, #0x0                   	// #0
  405134:	cbz	x21, 405350 <__fxstatat@plt+0x3710>
  405138:	ldrb	w0, [x21]
  40513c:	cmp	w0, #0x2b
  405140:	b.ne	40519c <__fxstatat@plt+0x355c>  // b.any
  405144:	cmp	x19, #0x0
  405148:	ccmp	x20, #0x0, #0x0, ne  // ne = any
  40514c:	b.ne	4051c4 <__fxstatat@plt+0x3584>  // b.any
  405150:	mov	x20, #0x0                   	// #0
  405154:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405158:	add	x19, x19, #0x460
  40515c:	bl	401b60 <endpwent@plt>
  405160:	b	405250 <__fxstatat@plt+0x3610>
  405164:	ldrb	w1, [x0]
  405168:	mov	x21, x19
  40516c:	cbz	w1, 405130 <__fxstatat@plt+0x34f0>
  405170:	bl	405c40 <__fxstatat@plt+0x4000>
  405174:	mov	x21, x0
  405178:	b	405130 <__fxstatat@plt+0x34f0>
  40517c:	add	x1, x20, #0x1
  405180:	bl	405c0c <__fxstatat@plt+0x3fcc>
  405184:	mov	x21, x0
  405188:	strb	wzr, [x0, x20]
  40518c:	b	405128 <__fxstatat@plt+0x34e8>
  405190:	add	x20, x19, #0x1
  405194:	cbnz	x21, 405138 <__fxstatat@plt+0x34f8>
  405198:	b	405220 <__fxstatat@plt+0x35e0>
  40519c:	mov	x0, x21
  4051a0:	bl	401990 <getpwnam@plt>
  4051a4:	cbz	x0, 405144 <__fxstatat@plt+0x3504>
  4051a8:	ldr	w27, [x0, #16]
  4051ac:	cmp	x20, #0x0
  4051b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4051b4:	b.ne	4052b0 <__fxstatat@plt+0x3670>  // b.any
  4051b8:	bl	401b60 <endpwent@plt>
  4051bc:	cbnz	x20, 405220 <__fxstatat@plt+0x35e0>
  4051c0:	b	405354 <__fxstatat@plt+0x3714>
  4051c4:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  4051c8:	add	x4, x4, #0x520
  4051cc:	add	x3, sp, #0x68
  4051d0:	mov	w2, #0xa                   	// #10
  4051d4:	mov	x1, #0x0                   	// #0
  4051d8:	mov	x0, x21
  4051dc:	bl	405d98 <__fxstatat@plt+0x4158>
  4051e0:	cbnz	w0, 405208 <__fxstatat@plt+0x35c8>
  4051e4:	ldr	x0, [sp, #104]
  4051e8:	mov	x1, #0xffffffff            	// #4294967295
  4051ec:	cmp	x0, x1
  4051f0:	b.hi	405290 <__fxstatat@plt+0x3650>  // b.pmore
  4051f4:	cmn	w0, #0x1
  4051f8:	b.eq	40529c <__fxstatat@plt+0x365c>  // b.none
  4051fc:	mov	w27, w0
  405200:	mov	x19, #0x0                   	// #0
  405204:	b	405210 <__fxstatat@plt+0x35d0>
  405208:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  40520c:	add	x19, x19, #0x440
  405210:	bl	401b60 <endpwent@plt>
  405214:	cmp	x20, #0x0
  405218:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  40521c:	b.ne	4052a8 <__fxstatat@plt+0x3668>  // b.any
  405220:	ldrb	w0, [x20]
  405224:	cmp	w0, #0x2b
  405228:	b.eq	4052e8 <__fxstatat@plt+0x36a8>  // b.none
  40522c:	mov	x0, x20
  405230:	bl	401870 <getgrnam@plt>
  405234:	cbz	x0, 4052e8 <__fxstatat@plt+0x36a8>
  405238:	ldr	w26, [x0, #16]
  40523c:	mov	x19, #0x0                   	// #0
  405240:	bl	4018a0 <endgrent@plt>
  405244:	mov	x0, x20
  405248:	bl	405c40 <__fxstatat@plt+0x4000>
  40524c:	mov	x20, x0
  405250:	cbz	x19, 405354 <__fxstatat@plt+0x3714>
  405254:	mov	x0, x21
  405258:	bl	401ad0 <free@plt>
  40525c:	mov	x0, x20
  405260:	bl	401ad0 <free@plt>
  405264:	mov	w2, #0x5                   	// #5
  405268:	mov	x1, x19
  40526c:	mov	x0, #0x0                   	// #0
  405270:	bl	401b90 <dcgettext@plt>
  405274:	ldp	x19, x20, [sp, #16]
  405278:	ldp	x21, x22, [sp, #32]
  40527c:	ldp	x23, x24, [sp, #48]
  405280:	ldp	x25, x26, [sp, #64]
  405284:	ldr	x27, [sp, #80]
  405288:	ldp	x29, x30, [sp], #128
  40528c:	ret
  405290:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405294:	add	x19, x19, #0x440
  405298:	b	405210 <__fxstatat@plt+0x35d0>
  40529c:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4052a0:	add	x19, x19, #0x440
  4052a4:	b	405210 <__fxstatat@plt+0x35d0>
  4052a8:	mov	x20, #0x0                   	// #0
  4052ac:	b	405250 <__fxstatat@plt+0x3610>
  4052b0:	ldr	w26, [x0, #20]
  4052b4:	mov	w0, w26
  4052b8:	bl	401c10 <getgrgid@plt>
  4052bc:	cbz	x0, 4052d8 <__fxstatat@plt+0x3698>
  4052c0:	ldr	x0, [x0]
  4052c4:	bl	405c40 <__fxstatat@plt+0x4000>
  4052c8:	mov	x20, x0
  4052cc:	bl	4018a0 <endgrent@plt>
  4052d0:	mov	x19, #0x0                   	// #0
  4052d4:	b	40515c <__fxstatat@plt+0x351c>
  4052d8:	add	x1, sp, #0x68
  4052dc:	mov	w0, w26
  4052e0:	bl	403564 <__fxstatat@plt+0x1924>
  4052e4:	b	4052c4 <__fxstatat@plt+0x3684>
  4052e8:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  4052ec:	add	x4, x4, #0x520
  4052f0:	add	x3, sp, #0x68
  4052f4:	mov	w2, #0xa                   	// #10
  4052f8:	mov	x1, #0x0                   	// #0
  4052fc:	mov	x0, x20
  405300:	bl	405d98 <__fxstatat@plt+0x4158>
  405304:	cbnz	w0, 40532c <__fxstatat@plt+0x36ec>
  405308:	ldr	x0, [sp, #104]
  40530c:	mov	x1, #0xffffffff            	// #4294967295
  405310:	cmp	x0, x1
  405314:	b.hi	405338 <__fxstatat@plt+0x36f8>  // b.pmore
  405318:	cmn	w0, #0x1
  40531c:	b.eq	405344 <__fxstatat@plt+0x3704>  // b.none
  405320:	mov	w26, w0
  405324:	mov	x19, #0x0                   	// #0
  405328:	b	405240 <__fxstatat@plt+0x3600>
  40532c:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405330:	add	x19, x19, #0x450
  405334:	b	405240 <__fxstatat@plt+0x3600>
  405338:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  40533c:	add	x19, x19, #0x450
  405340:	b	405240 <__fxstatat@plt+0x3600>
  405344:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405348:	add	x19, x19, #0x450
  40534c:	b	405240 <__fxstatat@plt+0x3600>
  405350:	mov	x20, x21
  405354:	str	w27, [x25]
  405358:	cbz	x22, 405360 <__fxstatat@plt+0x3720>
  40535c:	str	w26, [x22]
  405360:	cbz	x23, 40536c <__fxstatat@plt+0x372c>
  405364:	str	x21, [x23]
  405368:	mov	x21, #0x0                   	// #0
  40536c:	cbz	x24, 405378 <__fxstatat@plt+0x3738>
  405370:	str	x20, [x24]
  405374:	mov	x20, #0x0                   	// #0
  405378:	mov	x0, x21
  40537c:	bl	401ad0 <free@plt>
  405380:	mov	x0, x20
  405384:	bl	401ad0 <free@plt>
  405388:	mov	x0, #0x0                   	// #0
  40538c:	b	405274 <__fxstatat@plt+0x3634>
  405390:	stp	x29, x30, [sp, #-80]!
  405394:	mov	x29, sp
  405398:	stp	x19, x20, [sp, #16]
  40539c:	stp	x21, x22, [sp, #32]
  4053a0:	stp	x23, x24, [sp, #48]
  4053a4:	mov	x19, x0
  4053a8:	mov	x22, x1
  4053ac:	mov	x23, x3
  4053b0:	mov	x24, x4
  4053b4:	cbz	x2, 405434 <__fxstatat@plt+0x37f4>
  4053b8:	str	x25, [sp, #64]
  4053bc:	mov	x21, x2
  4053c0:	mov	w1, #0x3a                  	// #58
  4053c4:	bl	401b00 <strchr@plt>
  4053c8:	mov	x25, x0
  4053cc:	mov	x5, x24
  4053d0:	mov	x4, x23
  4053d4:	mov	x3, x21
  4053d8:	mov	x2, x22
  4053dc:	mov	x1, x0
  4053e0:	mov	x0, x19
  4053e4:	bl	4050c8 <__fxstatat@plt+0x3488>
  4053e8:	mov	x20, x0
  4053ec:	cmp	x25, #0x0
  4053f0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4053f4:	b.eq	405454 <__fxstatat@plt+0x3814>  // b.none
  4053f8:	mov	w1, #0x2e                  	// #46
  4053fc:	mov	x0, x19
  405400:	bl	401b00 <strchr@plt>
  405404:	mov	x1, x0
  405408:	cbz	x0, 405470 <__fxstatat@plt+0x3830>
  40540c:	mov	x5, x24
  405410:	mov	x4, x23
  405414:	mov	x3, x21
  405418:	mov	x2, x22
  40541c:	mov	x0, x19
  405420:	bl	4050c8 <__fxstatat@plt+0x3488>
  405424:	cmp	x0, #0x0
  405428:	csel	x20, x20, x0, ne  // ne = any
  40542c:	ldr	x25, [sp, #64]
  405430:	b	405458 <__fxstatat@plt+0x3818>
  405434:	mov	x5, x4
  405438:	mov	x4, x3
  40543c:	mov	x3, #0x0                   	// #0
  405440:	mov	x2, x1
  405444:	mov	x1, #0x0                   	// #0
  405448:	bl	4050c8 <__fxstatat@plt+0x3488>
  40544c:	mov	x20, x0
  405450:	b	405458 <__fxstatat@plt+0x3818>
  405454:	ldr	x25, [sp, #64]
  405458:	mov	x0, x20
  40545c:	ldp	x19, x20, [sp, #16]
  405460:	ldp	x21, x22, [sp, #32]
  405464:	ldp	x23, x24, [sp, #48]
  405468:	ldp	x29, x30, [sp], #80
  40546c:	ret
  405470:	ldr	x25, [sp, #64]
  405474:	b	405458 <__fxstatat@plt+0x3818>
  405478:	sub	sp, sp, #0x50
  40547c:	stp	x29, x30, [sp, #32]
  405480:	add	x29, sp, #0x20
  405484:	stp	x19, x20, [sp, #48]
  405488:	str	x21, [sp, #64]
  40548c:	mov	x21, x0
  405490:	mov	x20, x4
  405494:	mov	x19, x5
  405498:	cbz	x1, 40555c <__fxstatat@plt+0x391c>
  40549c:	mov	x5, x3
  4054a0:	mov	x4, x2
  4054a4:	mov	x3, x1
  4054a8:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4054ac:	add	x2, x2, #0x470
  4054b0:	mov	w1, #0x1                   	// #1
  4054b4:	bl	401a80 <__fprintf_chk@plt>
  4054b8:	mov	w2, #0x5                   	// #5
  4054bc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4054c0:	add	x1, x1, #0x488
  4054c4:	mov	x0, #0x0                   	// #0
  4054c8:	bl	401b90 <dcgettext@plt>
  4054cc:	mov	w4, #0x7e3                 	// #2019
  4054d0:	mov	x3, x0
  4054d4:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4054d8:	add	x2, x2, #0x780
  4054dc:	mov	w1, #0x1                   	// #1
  4054e0:	mov	x0, x21
  4054e4:	bl	401a80 <__fprintf_chk@plt>
  4054e8:	mov	w2, #0x5                   	// #5
  4054ec:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4054f0:	add	x1, x1, #0x490
  4054f4:	mov	x0, #0x0                   	// #0
  4054f8:	bl	401b90 <dcgettext@plt>
  4054fc:	mov	x1, x21
  405500:	bl	401ba0 <fputs_unlocked@plt>
  405504:	cmp	x19, #0x5
  405508:	b.eq	4056f0 <__fxstatat@plt+0x3ab0>  // b.none
  40550c:	b.hi	4055c0 <__fxstatat@plt+0x3980>  // b.pmore
  405510:	cmp	x19, #0x2
  405514:	b.eq	40568c <__fxstatat@plt+0x3a4c>  // b.none
  405518:	b.ls	405578 <__fxstatat@plt+0x3938>  // b.plast
  40551c:	cmp	x19, #0x3
  405520:	b.eq	4056bc <__fxstatat@plt+0x3a7c>  // b.none
  405524:	mov	w2, #0x5                   	// #5
  405528:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  40552c:	add	x1, x1, #0x5a8
  405530:	mov	x0, #0x0                   	// #0
  405534:	bl	401b90 <dcgettext@plt>
  405538:	ldr	x6, [x20, #24]
  40553c:	ldr	x5, [x20, #16]
  405540:	ldr	x4, [x20, #8]
  405544:	ldr	x3, [x20]
  405548:	mov	x2, x0
  40554c:	mov	w1, #0x1                   	// #1
  405550:	mov	x0, x21
  405554:	bl	401a80 <__fprintf_chk@plt>
  405558:	b	4055ac <__fxstatat@plt+0x396c>
  40555c:	mov	x4, x3
  405560:	mov	x3, x2
  405564:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  405568:	add	x2, x2, #0x480
  40556c:	mov	w1, #0x1                   	// #1
  405570:	bl	401a80 <__fprintf_chk@plt>
  405574:	b	4054b8 <__fxstatat@plt+0x3878>
  405578:	cbz	x19, 4055ac <__fxstatat@plt+0x396c>
  40557c:	cmp	x19, #0x1
  405580:	b.ne	4057c4 <__fxstatat@plt+0x3b84>  // b.any
  405584:	mov	w2, #0x5                   	// #5
  405588:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  40558c:	add	x1, x1, #0x560
  405590:	mov	x0, #0x0                   	// #0
  405594:	bl	401b90 <dcgettext@plt>
  405598:	ldr	x3, [x20]
  40559c:	mov	x2, x0
  4055a0:	mov	w1, #0x1                   	// #1
  4055a4:	mov	x0, x21
  4055a8:	bl	401a80 <__fprintf_chk@plt>
  4055ac:	ldp	x19, x20, [sp, #48]
  4055b0:	ldr	x21, [sp, #64]
  4055b4:	ldp	x29, x30, [sp, #32]
  4055b8:	add	sp, sp, #0x50
  4055bc:	ret
  4055c0:	cmp	x19, #0x8
  4055c4:	b.eq	405770 <__fxstatat@plt+0x3b30>  // b.none
  4055c8:	b.ls	405630 <__fxstatat@plt+0x39f0>  // b.plast
  4055cc:	cmp	x19, #0x9
  4055d0:	b.ne	4057c4 <__fxstatat@plt+0x3b84>  // b.any
  4055d4:	mov	w2, #0x5                   	// #5
  4055d8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4055dc:	add	x1, x1, #0x678
  4055e0:	mov	x0, #0x0                   	// #0
  4055e4:	bl	401b90 <dcgettext@plt>
  4055e8:	ldr	x1, [x20, #64]
  4055ec:	str	x1, [sp, #24]
  4055f0:	ldr	x1, [x20, #56]
  4055f4:	str	x1, [sp, #16]
  4055f8:	ldr	x1, [x20, #48]
  4055fc:	str	x1, [sp, #8]
  405600:	ldr	x1, [x20, #40]
  405604:	str	x1, [sp]
  405608:	ldr	x7, [x20, #32]
  40560c:	ldr	x6, [x20, #24]
  405610:	ldr	x5, [x20, #16]
  405614:	ldr	x4, [x20, #8]
  405618:	ldr	x3, [x20]
  40561c:	mov	x2, x0
  405620:	mov	w1, #0x1                   	// #1
  405624:	mov	x0, x21
  405628:	bl	401a80 <__fprintf_chk@plt>
  40562c:	b	4055ac <__fxstatat@plt+0x396c>
  405630:	cmp	x19, #0x6
  405634:	b.eq	40572c <__fxstatat@plt+0x3aec>  // b.none
  405638:	cmp	x19, #0x7
  40563c:	b.ne	4057c4 <__fxstatat@plt+0x3b84>  // b.any
  405640:	mov	w2, #0x5                   	// #5
  405644:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405648:	add	x1, x1, #0x618
  40564c:	mov	x0, #0x0                   	// #0
  405650:	bl	401b90 <dcgettext@plt>
  405654:	ldr	x1, [x20, #48]
  405658:	str	x1, [sp, #8]
  40565c:	ldr	x1, [x20, #40]
  405660:	str	x1, [sp]
  405664:	ldr	x7, [x20, #32]
  405668:	ldr	x6, [x20, #24]
  40566c:	ldr	x5, [x20, #16]
  405670:	ldr	x4, [x20, #8]
  405674:	ldr	x3, [x20]
  405678:	mov	x2, x0
  40567c:	mov	w1, #0x1                   	// #1
  405680:	mov	x0, x21
  405684:	bl	401a80 <__fprintf_chk@plt>
  405688:	b	4055ac <__fxstatat@plt+0x396c>
  40568c:	mov	w2, #0x5                   	// #5
  405690:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405694:	add	x1, x1, #0x570
  405698:	mov	x0, #0x0                   	// #0
  40569c:	bl	401b90 <dcgettext@plt>
  4056a0:	ldr	x4, [x20, #8]
  4056a4:	ldr	x3, [x20]
  4056a8:	mov	x2, x0
  4056ac:	mov	w1, #0x1                   	// #1
  4056b0:	mov	x0, x21
  4056b4:	bl	401a80 <__fprintf_chk@plt>
  4056b8:	b	4055ac <__fxstatat@plt+0x396c>
  4056bc:	mov	w2, #0x5                   	// #5
  4056c0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4056c4:	add	x1, x1, #0x588
  4056c8:	mov	x0, #0x0                   	// #0
  4056cc:	bl	401b90 <dcgettext@plt>
  4056d0:	ldr	x5, [x20, #16]
  4056d4:	ldr	x4, [x20, #8]
  4056d8:	ldr	x3, [x20]
  4056dc:	mov	x2, x0
  4056e0:	mov	w1, #0x1                   	// #1
  4056e4:	mov	x0, x21
  4056e8:	bl	401a80 <__fprintf_chk@plt>
  4056ec:	b	4055ac <__fxstatat@plt+0x396c>
  4056f0:	mov	w2, #0x5                   	// #5
  4056f4:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4056f8:	add	x1, x1, #0x5c8
  4056fc:	mov	x0, #0x0                   	// #0
  405700:	bl	401b90 <dcgettext@plt>
  405704:	ldr	x7, [x20, #32]
  405708:	ldr	x6, [x20, #24]
  40570c:	ldr	x5, [x20, #16]
  405710:	ldr	x4, [x20, #8]
  405714:	ldr	x3, [x20]
  405718:	mov	x2, x0
  40571c:	mov	w1, #0x1                   	// #1
  405720:	mov	x0, x21
  405724:	bl	401a80 <__fprintf_chk@plt>
  405728:	b	4055ac <__fxstatat@plt+0x396c>
  40572c:	mov	w2, #0x5                   	// #5
  405730:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405734:	add	x1, x1, #0x5f0
  405738:	mov	x0, #0x0                   	// #0
  40573c:	bl	401b90 <dcgettext@plt>
  405740:	ldr	x1, [x20, #40]
  405744:	str	x1, [sp]
  405748:	ldr	x7, [x20, #32]
  40574c:	ldr	x6, [x20, #24]
  405750:	ldr	x5, [x20, #16]
  405754:	ldr	x4, [x20, #8]
  405758:	ldr	x3, [x20]
  40575c:	mov	x2, x0
  405760:	mov	w1, #0x1                   	// #1
  405764:	mov	x0, x21
  405768:	bl	401a80 <__fprintf_chk@plt>
  40576c:	b	4055ac <__fxstatat@plt+0x396c>
  405770:	mov	w2, #0x5                   	// #5
  405774:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405778:	add	x1, x1, #0x648
  40577c:	mov	x0, #0x0                   	// #0
  405780:	bl	401b90 <dcgettext@plt>
  405784:	ldr	x1, [x20, #56]
  405788:	str	x1, [sp, #16]
  40578c:	ldr	x1, [x20, #48]
  405790:	str	x1, [sp, #8]
  405794:	ldr	x1, [x20, #40]
  405798:	str	x1, [sp]
  40579c:	ldr	x7, [x20, #32]
  4057a0:	ldr	x6, [x20, #24]
  4057a4:	ldr	x5, [x20, #16]
  4057a8:	ldr	x4, [x20, #8]
  4057ac:	ldr	x3, [x20]
  4057b0:	mov	x2, x0
  4057b4:	mov	w1, #0x1                   	// #1
  4057b8:	mov	x0, x21
  4057bc:	bl	401a80 <__fprintf_chk@plt>
  4057c0:	b	4055ac <__fxstatat@plt+0x396c>
  4057c4:	mov	w2, #0x5                   	// #5
  4057c8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4057cc:	add	x1, x1, #0x6b0
  4057d0:	mov	x0, #0x0                   	// #0
  4057d4:	bl	401b90 <dcgettext@plt>
  4057d8:	ldr	x1, [x20, #64]
  4057dc:	str	x1, [sp, #24]
  4057e0:	ldr	x1, [x20, #56]
  4057e4:	str	x1, [sp, #16]
  4057e8:	ldr	x1, [x20, #48]
  4057ec:	str	x1, [sp, #8]
  4057f0:	ldr	x1, [x20, #40]
  4057f4:	str	x1, [sp]
  4057f8:	ldr	x7, [x20, #32]
  4057fc:	ldr	x6, [x20, #24]
  405800:	ldr	x5, [x20, #16]
  405804:	ldr	x4, [x20, #8]
  405808:	ldr	x3, [x20]
  40580c:	mov	x2, x0
  405810:	mov	w1, #0x1                   	// #1
  405814:	mov	x0, x21
  405818:	bl	401a80 <__fprintf_chk@plt>
  40581c:	b	4055ac <__fxstatat@plt+0x396c>
  405820:	stp	x29, x30, [sp, #-16]!
  405824:	mov	x29, sp
  405828:	ldr	x5, [x4]
  40582c:	cbz	x5, 40584c <__fxstatat@plt+0x3c0c>
  405830:	mov	x5, #0x0                   	// #0
  405834:	add	x5, x5, #0x1
  405838:	ldr	x6, [x4, x5, lsl #3]
  40583c:	cbnz	x6, 405834 <__fxstatat@plt+0x3bf4>
  405840:	bl	405478 <__fxstatat@plt+0x3838>
  405844:	ldp	x29, x30, [sp], #16
  405848:	ret
  40584c:	mov	x5, #0x0                   	// #0
  405850:	b	405840 <__fxstatat@plt+0x3c00>
  405854:	stp	x29, x30, [sp, #-96]!
  405858:	mov	x29, sp
  40585c:	ldr	x7, [x4]
  405860:	ldr	w8, [x4, #24]
  405864:	ldr	x11, [x4, #8]
  405868:	add	x4, sp, #0x10
  40586c:	mov	x5, #0x0                   	// #0
  405870:	b	4058ac <__fxstatat@plt+0x3c6c>
  405874:	add	w9, w8, #0x8
  405878:	cmp	w9, #0x0
  40587c:	b.le	4058c0 <__fxstatat@plt+0x3c80>
  405880:	add	x10, x7, #0xf
  405884:	mov	w8, w9
  405888:	mov	x6, x7
  40588c:	and	x7, x10, #0xfffffffffffffff8
  405890:	ldr	x6, [x6]
  405894:	str	x6, [x4]
  405898:	cbz	x6, 4058cc <__fxstatat@plt+0x3c8c>
  40589c:	add	x5, x5, #0x1
  4058a0:	add	x4, x4, #0x8
  4058a4:	cmp	x5, #0xa
  4058a8:	b.eq	4058cc <__fxstatat@plt+0x3c8c>  // b.none
  4058ac:	tbnz	w8, #31, 405874 <__fxstatat@plt+0x3c34>
  4058b0:	add	x9, x7, #0xf
  4058b4:	mov	x6, x7
  4058b8:	and	x7, x9, #0xfffffffffffffff8
  4058bc:	b	405890 <__fxstatat@plt+0x3c50>
  4058c0:	add	x6, x11, w8, sxtw
  4058c4:	mov	w8, w9
  4058c8:	b	405890 <__fxstatat@plt+0x3c50>
  4058cc:	add	x4, sp, #0x10
  4058d0:	bl	405478 <__fxstatat@plt+0x3838>
  4058d4:	ldp	x29, x30, [sp], #96
  4058d8:	ret
  4058dc:	stp	x29, x30, [sp, #-240]!
  4058e0:	mov	x29, sp
  4058e4:	str	x4, [sp, #208]
  4058e8:	str	x5, [sp, #216]
  4058ec:	str	x6, [sp, #224]
  4058f0:	str	x7, [sp, #232]
  4058f4:	str	q0, [sp, #80]
  4058f8:	str	q1, [sp, #96]
  4058fc:	str	q2, [sp, #112]
  405900:	str	q3, [sp, #128]
  405904:	str	q4, [sp, #144]
  405908:	str	q5, [sp, #160]
  40590c:	str	q6, [sp, #176]
  405910:	str	q7, [sp, #192]
  405914:	add	x4, sp, #0xf0
  405918:	str	x4, [sp, #48]
  40591c:	str	x4, [sp, #56]
  405920:	add	x4, sp, #0xd0
  405924:	str	x4, [sp, #64]
  405928:	mov	w4, #0xffffffe0            	// #-32
  40592c:	str	w4, [sp, #72]
  405930:	mov	w4, #0xffffff80            	// #-128
  405934:	str	w4, [sp, #76]
  405938:	ldp	x4, x5, [sp, #48]
  40593c:	stp	x4, x5, [sp, #16]
  405940:	ldp	x4, x5, [sp, #64]
  405944:	stp	x4, x5, [sp, #32]
  405948:	add	x4, sp, #0x10
  40594c:	bl	405854 <__fxstatat@plt+0x3c14>
  405950:	ldp	x29, x30, [sp], #240
  405954:	ret
  405958:	stp	x29, x30, [sp, #-16]!
  40595c:	mov	x29, sp
  405960:	mov	w2, #0x5                   	// #5
  405964:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405968:	add	x1, x1, #0x6f0
  40596c:	mov	x0, #0x0                   	// #0
  405970:	bl	401b90 <dcgettext@plt>
  405974:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  405978:	add	x2, x2, #0x708
  40597c:	mov	x1, x0
  405980:	mov	w0, #0x1                   	// #1
  405984:	bl	401960 <__printf_chk@plt>
  405988:	mov	w2, #0x5                   	// #5
  40598c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405990:	add	x1, x1, #0x720
  405994:	mov	x0, #0x0                   	// #0
  405998:	bl	401b90 <dcgettext@plt>
  40599c:	adrp	x3, 40a000 <__fxstatat@plt+0x83c0>
  4059a0:	add	x3, x3, #0x738
  4059a4:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  4059a8:	add	x2, x2, #0x760
  4059ac:	mov	x1, x0
  4059b0:	mov	w0, #0x1                   	// #1
  4059b4:	bl	401960 <__printf_chk@plt>
  4059b8:	mov	w2, #0x5                   	// #5
  4059bc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4059c0:	add	x1, x1, #0x738
  4059c4:	mov	x0, #0x0                   	// #0
  4059c8:	bl	401b90 <dcgettext@plt>
  4059cc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4059d0:	ldr	x1, [x1, #720]
  4059d4:	bl	401ba0 <fputs_unlocked@plt>
  4059d8:	ldp	x29, x30, [sp], #16
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-32]!
  4059e4:	mov	x29, sp
  4059e8:	str	x19, [sp, #16]
  4059ec:	mov	x19, x0
  4059f0:	bl	401910 <malloc@plt>
  4059f4:	cmp	x0, #0x0
  4059f8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4059fc:	b.ne	405a0c <__fxstatat@plt+0x3dcc>  // b.any
  405a00:	ldr	x19, [sp, #16]
  405a04:	ldp	x29, x30, [sp], #32
  405a08:	ret
  405a0c:	bl	405c6c <__fxstatat@plt+0x402c>
  405a10:	stp	x29, x30, [sp, #-16]!
  405a14:	mov	x29, sp
  405a18:	mul	x3, x0, x1
  405a1c:	umulh	x2, x0, x1
  405a20:	cmp	x2, #0x0
  405a24:	cset	x2, ne  // ne = any
  405a28:	cmp	x3, #0x0
  405a2c:	csinc	x2, x2, xzr, ge  // ge = tcont
  405a30:	cbnz	w2, 405a44 <__fxstatat@plt+0x3e04>
  405a34:	mul	x0, x0, x1
  405a38:	bl	4059e0 <__fxstatat@plt+0x3da0>
  405a3c:	ldp	x29, x30, [sp], #16
  405a40:	ret
  405a44:	bl	405c6c <__fxstatat@plt+0x402c>
  405a48:	stp	x29, x30, [sp, #-16]!
  405a4c:	mov	x29, sp
  405a50:	bl	4059e0 <__fxstatat@plt+0x3da0>
  405a54:	ldp	x29, x30, [sp], #16
  405a58:	ret
  405a5c:	stp	x29, x30, [sp, #-32]!
  405a60:	mov	x29, sp
  405a64:	cmp	x1, #0x0
  405a68:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405a6c:	b.ne	405a94 <__fxstatat@plt+0x3e54>  // b.any
  405a70:	str	x19, [sp, #16]
  405a74:	mov	x19, x1
  405a78:	bl	4019c0 <realloc@plt>
  405a7c:	cmp	x0, #0x0
  405a80:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405a84:	b.ne	405aa0 <__fxstatat@plt+0x3e60>  // b.any
  405a88:	ldr	x19, [sp, #16]
  405a8c:	ldp	x29, x30, [sp], #32
  405a90:	ret
  405a94:	bl	401ad0 <free@plt>
  405a98:	mov	x0, #0x0                   	// #0
  405a9c:	b	405a8c <__fxstatat@plt+0x3e4c>
  405aa0:	bl	405c6c <__fxstatat@plt+0x402c>
  405aa4:	stp	x29, x30, [sp, #-16]!
  405aa8:	mov	x29, sp
  405aac:	mul	x4, x1, x2
  405ab0:	umulh	x3, x1, x2
  405ab4:	cmp	x3, #0x0
  405ab8:	cset	x3, ne  // ne = any
  405abc:	cmp	x4, #0x0
  405ac0:	csinc	x3, x3, xzr, ge  // ge = tcont
  405ac4:	cbnz	w3, 405ad8 <__fxstatat@plt+0x3e98>
  405ac8:	mul	x1, x1, x2
  405acc:	bl	405a5c <__fxstatat@plt+0x3e1c>
  405ad0:	ldp	x29, x30, [sp], #16
  405ad4:	ret
  405ad8:	bl	405c6c <__fxstatat@plt+0x402c>
  405adc:	stp	x29, x30, [sp, #-16]!
  405ae0:	mov	x29, sp
  405ae4:	ldr	x3, [x1]
  405ae8:	cbz	x0, 405b1c <__fxstatat@plt+0x3edc>
  405aec:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  405af0:	movk	x4, #0x5554
  405af4:	udiv	x4, x4, x2
  405af8:	cmp	x4, x3
  405afc:	b.ls	405b50 <__fxstatat@plt+0x3f10>  // b.plast
  405b00:	add	x4, x3, #0x1
  405b04:	add	x3, x4, x3, lsr #1
  405b08:	str	x3, [x1]
  405b0c:	mul	x1, x3, x2
  405b10:	bl	405a5c <__fxstatat@plt+0x3e1c>
  405b14:	ldp	x29, x30, [sp], #16
  405b18:	ret
  405b1c:	cbnz	x3, 405b30 <__fxstatat@plt+0x3ef0>
  405b20:	mov	x3, #0x80                  	// #128
  405b24:	udiv	x3, x3, x2
  405b28:	cmp	x2, #0x80
  405b2c:	cinc	x3, x3, hi  // hi = pmore
  405b30:	mul	x5, x3, x2
  405b34:	umulh	x4, x3, x2
  405b38:	cmp	x4, #0x0
  405b3c:	cset	x4, ne  // ne = any
  405b40:	cmp	x5, #0x0
  405b44:	csinc	x4, x4, xzr, ge  // ge = tcont
  405b48:	cbz	w4, 405b08 <__fxstatat@plt+0x3ec8>
  405b4c:	bl	405c6c <__fxstatat@plt+0x402c>
  405b50:	bl	405c6c <__fxstatat@plt+0x402c>
  405b54:	stp	x29, x30, [sp, #-16]!
  405b58:	mov	x29, sp
  405b5c:	mov	x2, x1
  405b60:	ldr	x1, [x1]
  405b64:	cbz	x0, 405b90 <__fxstatat@plt+0x3f50>
  405b68:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405b6c:	movk	x3, #0x5553
  405b70:	cmp	x1, x3
  405b74:	b.hi	405b9c <__fxstatat@plt+0x3f5c>  // b.pmore
  405b78:	add	x3, x1, #0x1
  405b7c:	add	x1, x3, x1, lsr #1
  405b80:	str	x1, [x2]
  405b84:	bl	405a5c <__fxstatat@plt+0x3e1c>
  405b88:	ldp	x29, x30, [sp], #16
  405b8c:	ret
  405b90:	cbz	x1, 405ba0 <__fxstatat@plt+0x3f60>
  405b94:	tbz	x1, #63, 405b80 <__fxstatat@plt+0x3f40>
  405b98:	bl	405c6c <__fxstatat@plt+0x402c>
  405b9c:	bl	405c6c <__fxstatat@plt+0x402c>
  405ba0:	mov	x1, #0x80                  	// #128
  405ba4:	b	405b80 <__fxstatat@plt+0x3f40>
  405ba8:	stp	x29, x30, [sp, #-32]!
  405bac:	mov	x29, sp
  405bb0:	str	x19, [sp, #16]
  405bb4:	mov	x19, x0
  405bb8:	bl	4059e0 <__fxstatat@plt+0x3da0>
  405bbc:	mov	x2, x19
  405bc0:	mov	w1, #0x0                   	// #0
  405bc4:	bl	401980 <memset@plt>
  405bc8:	ldr	x19, [sp, #16]
  405bcc:	ldp	x29, x30, [sp], #32
  405bd0:	ret
  405bd4:	stp	x29, x30, [sp, #-16]!
  405bd8:	mov	x29, sp
  405bdc:	mul	x3, x0, x1
  405be0:	umulh	x2, x0, x1
  405be4:	cmp	x2, #0x0
  405be8:	cset	x2, ne  // ne = any
  405bec:	cmp	x3, #0x0
  405bf0:	csinc	x2, x2, xzr, ge  // ge = tcont
  405bf4:	cbnz	w2, 405c08 <__fxstatat@plt+0x3fc8>
  405bf8:	bl	4019a0 <calloc@plt>
  405bfc:	cbz	x0, 405c08 <__fxstatat@plt+0x3fc8>
  405c00:	ldp	x29, x30, [sp], #16
  405c04:	ret
  405c08:	bl	405c6c <__fxstatat@plt+0x402c>
  405c0c:	stp	x29, x30, [sp, #-32]!
  405c10:	mov	x29, sp
  405c14:	stp	x19, x20, [sp, #16]
  405c18:	mov	x20, x0
  405c1c:	mov	x19, x1
  405c20:	mov	x0, x1
  405c24:	bl	4059e0 <__fxstatat@plt+0x3da0>
  405c28:	mov	x2, x19
  405c2c:	mov	x1, x20
  405c30:	bl	4017f0 <memcpy@plt>
  405c34:	ldp	x19, x20, [sp, #16]
  405c38:	ldp	x29, x30, [sp], #32
  405c3c:	ret
  405c40:	stp	x29, x30, [sp, #-32]!
  405c44:	mov	x29, sp
  405c48:	str	x19, [sp, #16]
  405c4c:	mov	x19, x0
  405c50:	bl	401830 <strlen@plt>
  405c54:	add	x1, x0, #0x1
  405c58:	mov	x0, x19
  405c5c:	bl	405c0c <__fxstatat@plt+0x3fcc>
  405c60:	ldr	x19, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #32
  405c68:	ret
  405c6c:	stp	x29, x30, [sp, #-32]!
  405c70:	mov	x29, sp
  405c74:	str	x19, [sp, #16]
  405c78:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  405c7c:	ldr	w19, [x0, #592]
  405c80:	mov	w2, #0x5                   	// #5
  405c84:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405c88:	add	x1, x1, #0x7b0
  405c8c:	mov	x0, #0x0                   	// #0
  405c90:	bl	401b90 <dcgettext@plt>
  405c94:	mov	x3, x0
  405c98:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  405c9c:	add	x2, x2, #0xc90
  405ca0:	mov	w1, #0x0                   	// #0
  405ca4:	mov	w0, w19
  405ca8:	bl	401850 <error@plt>
  405cac:	bl	401a30 <abort@plt>
  405cb0:	stp	x29, x30, [sp, #-16]!
  405cb4:	mov	x29, sp
  405cb8:	orr	w1, w1, #0x200
  405cbc:	bl	4075fc <__fxstatat@plt+0x59bc>
  405cc0:	cbz	x0, 405ccc <__fxstatat@plt+0x408c>
  405cc4:	ldp	x29, x30, [sp], #16
  405cc8:	ret
  405ccc:	bl	401bf0 <__errno_location@plt>
  405cd0:	ldr	w0, [x0]
  405cd4:	cmp	w0, #0x16
  405cd8:	b.eq	405ce0 <__fxstatat@plt+0x40a0>  // b.none
  405cdc:	bl	405c6c <__fxstatat@plt+0x402c>
  405ce0:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  405ce4:	add	x3, x3, #0x7e8
  405ce8:	mov	w2, #0x29                  	// #41
  405cec:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405cf0:	add	x1, x1, #0x7c8
  405cf4:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  405cf8:	add	x0, x0, #0x7d8
  405cfc:	bl	401be0 <__assert_fail@plt>
  405d00:	ldr	w2, [x0, #72]
  405d04:	mov	w0, #0x11                  	// #17
  405d08:	and	w2, w2, w0
  405d0c:	mov	w0, #0x1                   	// #1
  405d10:	cmp	w2, #0x10
  405d14:	b.eq	405d24 <__fxstatat@plt+0x40e4>  // b.none
  405d18:	mov	w0, #0x0                   	// #0
  405d1c:	cmp	w2, #0x11
  405d20:	b.eq	405d28 <__fxstatat@plt+0x40e8>  // b.none
  405d24:	ret
  405d28:	ldr	x0, [x1, #88]
  405d2c:	cmp	x0, #0x0
  405d30:	cset	w0, ne  // ne = any
  405d34:	b	405d24 <__fxstatat@plt+0x40e4>
  405d38:	mov	x6, x0
  405d3c:	sub	w3, w2, #0x1
  405d40:	cbz	w2, 405d90 <__fxstatat@plt+0x4150>
  405d44:	ldr	x2, [x0]
  405d48:	mov	w0, #0x0                   	// #0
  405d4c:	sxtw	x1, w1
  405d50:	mov	w7, #0x1                   	// #1
  405d54:	mov	w5, #0x0                   	// #0
  405d58:	b	405d74 <__fxstatat@plt+0x4134>
  405d5c:	mul	x2, x2, x1
  405d60:	mov	w4, w5
  405d64:	orr	w0, w0, w4
  405d68:	sub	w3, w3, #0x1
  405d6c:	cmn	w3, #0x1
  405d70:	b.eq	405d88 <__fxstatat@plt+0x4148>  // b.none
  405d74:	umulh	x4, x2, x1
  405d78:	cbz	x4, 405d5c <__fxstatat@plt+0x411c>
  405d7c:	mov	x2, #0xffffffffffffffff    	// #-1
  405d80:	mov	w4, w7
  405d84:	b	405d64 <__fxstatat@plt+0x4124>
  405d88:	str	x2, [x6]
  405d8c:	ret
  405d90:	mov	w0, #0x0                   	// #0
  405d94:	b	405d8c <__fxstatat@plt+0x414c>
  405d98:	stp	x29, x30, [sp, #-96]!
  405d9c:	mov	x29, sp
  405da0:	stp	x19, x20, [sp, #16]
  405da4:	stp	x21, x22, [sp, #32]
  405da8:	stp	x23, x24, [sp, #48]
  405dac:	stp	x25, x26, [sp, #64]
  405db0:	cmp	w2, #0x24
  405db4:	b.hi	405df4 <__fxstatat@plt+0x41b4>  // b.pmore
  405db8:	mov	x25, x0
  405dbc:	mov	w24, w2
  405dc0:	mov	x23, x3
  405dc4:	mov	x21, x4
  405dc8:	cmp	x1, #0x0
  405dcc:	add	x0, sp, #0x58
  405dd0:	csel	x20, x0, x1, eq  // eq = none
  405dd4:	bl	401bf0 <__errno_location@plt>
  405dd8:	mov	x26, x0
  405ddc:	str	wzr, [x0]
  405de0:	ldrb	w19, [x25]
  405de4:	bl	401ab0 <__ctype_b_loc@plt>
  405de8:	ldr	x2, [x0]
  405dec:	mov	x0, x25
  405df0:	b	405e18 <__fxstatat@plt+0x41d8>
  405df4:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  405df8:	add	x3, x3, #0x830
  405dfc:	mov	w2, #0x54                  	// #84
  405e00:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405e04:	add	x1, x1, #0x7f8
  405e08:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  405e0c:	add	x0, x0, #0x808
  405e10:	bl	401be0 <__assert_fail@plt>
  405e14:	ldrb	w19, [x0, #1]!
  405e18:	and	x1, x19, #0xff
  405e1c:	ldrh	w1, [x2, x1, lsl #1]
  405e20:	tbnz	w1, #13, 405e14 <__fxstatat@plt+0x41d4>
  405e24:	mov	w22, #0x4                   	// #4
  405e28:	cmp	w19, #0x2d
  405e2c:	b.eq	405f70 <__fxstatat@plt+0x4330>  // b.none
  405e30:	mov	w2, w24
  405e34:	mov	x1, x20
  405e38:	mov	x0, x25
  405e3c:	bl	401820 <strtoul@plt>
  405e40:	str	x0, [sp, #80]
  405e44:	ldr	x24, [x20]
  405e48:	cmp	x24, x25
  405e4c:	b.eq	405e6c <__fxstatat@plt+0x422c>  // b.none
  405e50:	ldr	w1, [x26]
  405e54:	cbz	w1, 405f58 <__fxstatat@plt+0x4318>
  405e58:	mov	w22, #0x4                   	// #4
  405e5c:	cmp	w1, #0x22
  405e60:	b.ne	405f70 <__fxstatat@plt+0x4330>  // b.any
  405e64:	mov	w22, #0x1                   	// #1
  405e68:	b	405f5c <__fxstatat@plt+0x431c>
  405e6c:	cbz	x21, 406164 <__fxstatat@plt+0x4524>
  405e70:	ldrb	w1, [x25]
  405e74:	cbz	w1, 405f70 <__fxstatat@plt+0x4330>
  405e78:	mov	x0, x21
  405e7c:	bl	401b00 <strchr@plt>
  405e80:	cbz	x0, 40616c <__fxstatat@plt+0x452c>
  405e84:	mov	x0, #0x1                   	// #1
  405e88:	str	x0, [sp, #80]
  405e8c:	ldrb	w19, [x24]
  405e90:	mov	w22, #0x0                   	// #0
  405e94:	mov	w1, w19
  405e98:	mov	x0, x21
  405e9c:	bl	401b00 <strchr@plt>
  405ea0:	cbz	x0, 405f94 <__fxstatat@plt+0x4354>
  405ea4:	sub	w0, w19, #0x45
  405ea8:	and	w0, w0, #0xff
  405eac:	cmp	w0, #0x2f
  405eb0:	b.hi	405fbc <__fxstatat@plt+0x437c>  // b.pmore
  405eb4:	mov	x2, #0x1                   	// #1
  405eb8:	lsl	x0, x2, x0
  405ebc:	mov	w25, #0x1                   	// #1
  405ec0:	mov	w1, #0x400                 	// #1024
  405ec4:	mov	x2, #0x8945                	// #35141
  405ec8:	movk	x2, #0x30, lsl #16
  405ecc:	movk	x2, #0x8144, lsl #32
  405ed0:	tst	x0, x2
  405ed4:	b.eq	405f14 <__fxstatat@plt+0x42d4>  // b.none
  405ed8:	mov	w1, #0x30                  	// #48
  405edc:	mov	x0, x21
  405ee0:	bl	401b00 <strchr@plt>
  405ee4:	cbz	x0, 405fc8 <__fxstatat@plt+0x4388>
  405ee8:	ldrb	w0, [x24, #1]
  405eec:	cmp	w0, #0x44
  405ef0:	b.eq	405fd4 <__fxstatat@plt+0x4394>  // b.none
  405ef4:	cmp	w0, #0x69
  405ef8:	b.eq	405fa4 <__fxstatat@plt+0x4364>  // b.none
  405efc:	cmp	w0, #0x42
  405f00:	mov	w25, #0x2                   	// #2
  405f04:	csinc	w25, w25, wzr, eq  // eq = none
  405f08:	mov	w1, #0x400                 	// #1024
  405f0c:	mov	w0, #0x3e8                 	// #1000
  405f10:	csel	w1, w1, w0, ne  // ne = any
  405f14:	cmp	w19, #0x5a
  405f18:	b.eq	40611c <__fxstatat@plt+0x44dc>  // b.none
  405f1c:	b.hi	40603c <__fxstatat@plt+0x43fc>  // b.pmore
  405f20:	cmp	w19, #0x4d
  405f24:	b.eq	4060bc <__fxstatat@plt+0x447c>  // b.none
  405f28:	b.hi	406004 <__fxstatat@plt+0x43c4>  // b.pmore
  405f2c:	cmp	w19, #0x45
  405f30:	b.eq	4060ec <__fxstatat@plt+0x44ac>  // b.none
  405f34:	b.ls	405fe0 <__fxstatat@plt+0x43a0>  // b.plast
  405f38:	cmp	w19, #0x47
  405f3c:	b.eq	406080 <__fxstatat@plt+0x4440>  // b.none
  405f40:	cmp	w19, #0x4b
  405f44:	b.ne	40612c <__fxstatat@plt+0x44ec>  // b.any
  405f48:	mov	w2, #0x1                   	// #1
  405f4c:	add	x0, sp, #0x50
  405f50:	bl	405d38 <__fxstatat@plt+0x40f8>
  405f54:	b	406140 <__fxstatat@plt+0x4500>
  405f58:	mov	w22, #0x0                   	// #0
  405f5c:	cbz	x21, 405f8c <__fxstatat@plt+0x434c>
  405f60:	ldrb	w19, [x24]
  405f64:	cbnz	w19, 405e94 <__fxstatat@plt+0x4254>
  405f68:	ldr	x0, [sp, #80]
  405f6c:	str	x0, [x23]
  405f70:	mov	w0, w22
  405f74:	ldp	x19, x20, [sp, #16]
  405f78:	ldp	x21, x22, [sp, #32]
  405f7c:	ldp	x23, x24, [sp, #48]
  405f80:	ldp	x25, x26, [sp, #64]
  405f84:	ldp	x29, x30, [sp], #96
  405f88:	ret
  405f8c:	str	x0, [x23]
  405f90:	b	405f70 <__fxstatat@plt+0x4330>
  405f94:	ldr	x0, [sp, #80]
  405f98:	str	x0, [x23]
  405f9c:	orr	w22, w22, #0x2
  405fa0:	b	405f70 <__fxstatat@plt+0x4330>
  405fa4:	ldrb	w0, [x24, #2]
  405fa8:	cmp	w0, #0x42
  405fac:	mov	w25, #0x3                   	// #3
  405fb0:	csinc	w25, w25, wzr, eq  // eq = none
  405fb4:	mov	w1, #0x400                 	// #1024
  405fb8:	b	405f14 <__fxstatat@plt+0x42d4>
  405fbc:	mov	w25, #0x1                   	// #1
  405fc0:	mov	w1, #0x400                 	// #1024
  405fc4:	b	405f14 <__fxstatat@plt+0x42d4>
  405fc8:	mov	w25, #0x1                   	// #1
  405fcc:	mov	w1, #0x400                 	// #1024
  405fd0:	b	405f14 <__fxstatat@plt+0x42d4>
  405fd4:	mov	w25, #0x2                   	// #2
  405fd8:	mov	w1, #0x3e8                 	// #1000
  405fdc:	b	405f14 <__fxstatat@plt+0x42d4>
  405fe0:	cmp	w19, #0x42
  405fe4:	b.ne	40612c <__fxstatat@plt+0x44ec>  // b.any
  405fe8:	ldr	x0, [sp, #80]
  405fec:	cmp	xzr, x0, lsr #54
  405ff0:	b.ne	4060dc <__fxstatat@plt+0x449c>  // b.any
  405ff4:	lsl	x0, x0, #10
  405ff8:	str	x0, [sp, #80]
  405ffc:	mov	w0, #0x0                   	// #0
  406000:	b	406140 <__fxstatat@plt+0x4500>
  406004:	cmp	w19, #0x54
  406008:	b.eq	4060fc <__fxstatat@plt+0x44bc>  // b.none
  40600c:	cmp	w19, #0x59
  406010:	b.ne	406024 <__fxstatat@plt+0x43e4>  // b.any
  406014:	mov	w2, #0x8                   	// #8
  406018:	add	x0, sp, #0x50
  40601c:	bl	405d38 <__fxstatat@plt+0x40f8>
  406020:	b	406140 <__fxstatat@plt+0x4500>
  406024:	cmp	w19, #0x50
  406028:	b.ne	40612c <__fxstatat@plt+0x44ec>  // b.any
  40602c:	mov	w2, #0x5                   	// #5
  406030:	add	x0, sp, #0x50
  406034:	bl	405d38 <__fxstatat@plt+0x40f8>
  406038:	b	406140 <__fxstatat@plt+0x4500>
  40603c:	cmp	w19, #0x6b
  406040:	b.eq	405f48 <__fxstatat@plt+0x4308>  // b.none
  406044:	b.ls	406070 <__fxstatat@plt+0x4430>  // b.plast
  406048:	cmp	w19, #0x74
  40604c:	b.eq	4060fc <__fxstatat@plt+0x44bc>  // b.none
  406050:	cmp	w19, #0x77
  406054:	b.ne	4060b4 <__fxstatat@plt+0x4474>  // b.any
  406058:	ldr	x0, [sp, #80]
  40605c:	tbnz	x0, #63, 40610c <__fxstatat@plt+0x44cc>
  406060:	lsl	x0, x0, #1
  406064:	str	x0, [sp, #80]
  406068:	mov	w0, #0x0                   	// #0
  40606c:	b	406140 <__fxstatat@plt+0x4500>
  406070:	cmp	w19, #0x63
  406074:	b.eq	40613c <__fxstatat@plt+0x44fc>  // b.none
  406078:	cmp	w19, #0x67
  40607c:	b.ne	406090 <__fxstatat@plt+0x4450>  // b.any
  406080:	mov	w2, #0x3                   	// #3
  406084:	add	x0, sp, #0x50
  406088:	bl	405d38 <__fxstatat@plt+0x40f8>
  40608c:	b	406140 <__fxstatat@plt+0x4500>
  406090:	cmp	w19, #0x62
  406094:	b.ne	40612c <__fxstatat@plt+0x44ec>  // b.any
  406098:	ldr	x0, [sp, #80]
  40609c:	cmp	xzr, x0, lsr #55
  4060a0:	b.ne	4060cc <__fxstatat@plt+0x448c>  // b.any
  4060a4:	lsl	x0, x0, #9
  4060a8:	str	x0, [sp, #80]
  4060ac:	mov	w0, #0x0                   	// #0
  4060b0:	b	406140 <__fxstatat@plt+0x4500>
  4060b4:	cmp	w19, #0x6d
  4060b8:	b.ne	40612c <__fxstatat@plt+0x44ec>  // b.any
  4060bc:	mov	w2, #0x2                   	// #2
  4060c0:	add	x0, sp, #0x50
  4060c4:	bl	405d38 <__fxstatat@plt+0x40f8>
  4060c8:	b	406140 <__fxstatat@plt+0x4500>
  4060cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4060d0:	str	x0, [sp, #80]
  4060d4:	mov	w0, #0x1                   	// #1
  4060d8:	b	406140 <__fxstatat@plt+0x4500>
  4060dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4060e0:	str	x0, [sp, #80]
  4060e4:	mov	w0, #0x1                   	// #1
  4060e8:	b	406140 <__fxstatat@plt+0x4500>
  4060ec:	mov	w2, #0x6                   	// #6
  4060f0:	add	x0, sp, #0x50
  4060f4:	bl	405d38 <__fxstatat@plt+0x40f8>
  4060f8:	b	406140 <__fxstatat@plt+0x4500>
  4060fc:	mov	w2, #0x4                   	// #4
  406100:	add	x0, sp, #0x50
  406104:	bl	405d38 <__fxstatat@plt+0x40f8>
  406108:	b	406140 <__fxstatat@plt+0x4500>
  40610c:	mov	x0, #0xffffffffffffffff    	// #-1
  406110:	str	x0, [sp, #80]
  406114:	mov	w0, #0x1                   	// #1
  406118:	b	406140 <__fxstatat@plt+0x4500>
  40611c:	mov	w2, #0x7                   	// #7
  406120:	add	x0, sp, #0x50
  406124:	bl	405d38 <__fxstatat@plt+0x40f8>
  406128:	b	406140 <__fxstatat@plt+0x4500>
  40612c:	ldr	x0, [sp, #80]
  406130:	str	x0, [x23]
  406134:	orr	w22, w22, #0x2
  406138:	b	405f70 <__fxstatat@plt+0x4330>
  40613c:	mov	w0, #0x0                   	// #0
  406140:	orr	w22, w22, w0
  406144:	ldr	x0, [x20]
  406148:	add	x1, x0, w25, sxtw
  40614c:	str	x1, [x20]
  406150:	ldrb	w1, [x0, w25, sxtw]
  406154:	orr	w0, w22, #0x2
  406158:	cmp	w1, #0x0
  40615c:	csel	w22, w0, w22, ne  // ne = any
  406160:	b	405f68 <__fxstatat@plt+0x4328>
  406164:	mov	w22, #0x4                   	// #4
  406168:	b	405f70 <__fxstatat@plt+0x4330>
  40616c:	mov	w22, #0x4                   	// #4
  406170:	b	405f70 <__fxstatat@plt+0x4330>
  406174:	ldr	x3, [x0, #8]
  406178:	ldr	x2, [x1, #8]
  40617c:	cmp	x3, x2
  406180:	b.eq	40618c <__fxstatat@plt+0x454c>  // b.none
  406184:	mov	w0, #0x0                   	// #0
  406188:	ret
  40618c:	ldr	x2, [x0]
  406190:	ldr	x0, [x1]
  406194:	cmp	x2, x0
  406198:	cset	w0, eq  // eq = none
  40619c:	b	406188 <__fxstatat@plt+0x4548>
  4061a0:	ldr	x0, [x0, #8]
  4061a4:	udiv	x2, x0, x1
  4061a8:	msub	x0, x2, x1, x0
  4061ac:	ret
  4061b0:	ldr	x0, [x0]
  4061b4:	udiv	x2, x0, x1
  4061b8:	msub	x0, x2, x1, x0
  4061bc:	ret
  4061c0:	ldr	x2, [x0]
  4061c4:	ldr	x0, [x1]
  4061c8:	cmp	x2, x0
  4061cc:	cset	w0, eq  // eq = none
  4061d0:	ret
  4061d4:	ldr	x0, [x0]
  4061d8:	ldr	x2, [x0, #128]
  4061dc:	ldr	x0, [x1]
  4061e0:	ldr	x0, [x0, #128]
  4061e4:	cmp	x2, x0
  4061e8:	b.cc	4061f8 <__fxstatat@plt+0x45b8>  // b.lo, b.ul, b.last
  4061ec:	cmp	x2, x0
  4061f0:	cset	w0, hi  // hi = pmore
  4061f4:	ret
  4061f8:	mov	w0, #0xffffffff            	// #-1
  4061fc:	b	4061f4 <__fxstatat@plt+0x45b4>
  406200:	stp	x29, x30, [sp, #-32]!
  406204:	mov	x29, sp
  406208:	str	x19, [sp, #16]
  40620c:	mov	x19, x0
  406210:	ldr	x0, [x0, #48]
  406214:	add	x1, x1, #0x100
  406218:	adds	x1, x1, x0
  40621c:	b.cs	406244 <__fxstatat@plt+0x4604>  // b.hs, b.nlast
  406220:	str	x1, [x19, #48]
  406224:	ldr	x0, [x19, #32]
  406228:	bl	4019c0 <realloc@plt>
  40622c:	cbz	x0, 406264 <__fxstatat@plt+0x4624>
  406230:	str	x0, [x19, #32]
  406234:	mov	w0, #0x1                   	// #1
  406238:	ldr	x19, [sp, #16]
  40623c:	ldp	x29, x30, [sp], #32
  406240:	ret
  406244:	ldr	x0, [x19, #32]
  406248:	bl	401ad0 <free@plt>
  40624c:	str	xzr, [x19, #32]
  406250:	bl	401bf0 <__errno_location@plt>
  406254:	mov	w1, #0x24                  	// #36
  406258:	str	w1, [x0]
  40625c:	mov	w0, #0x0                   	// #0
  406260:	b	406238 <__fxstatat@plt+0x45f8>
  406264:	ldr	x0, [x19, #32]
  406268:	bl	401ad0 <free@plt>
  40626c:	str	xzr, [x19, #32]
  406270:	mov	w0, #0x0                   	// #0
  406274:	b	406238 <__fxstatat@plt+0x45f8>
  406278:	stp	x29, x30, [sp, #-48]!
  40627c:	mov	x29, sp
  406280:	stp	x19, x20, [sp, #16]
  406284:	str	x21, [sp, #32]
  406288:	mov	x20, x0
  40628c:	mov	x19, x1
  406290:	and	w2, w2, #0xff
  406294:	add	x21, x1, #0x78
  406298:	ldr	x0, [x1, #88]
  40629c:	cbnz	x0, 4062a8 <__fxstatat@plt+0x4668>
  4062a0:	ldr	w0, [x20, #72]
  4062a4:	tbnz	w0, #0, 4062b8 <__fxstatat@plt+0x4678>
  4062a8:	ldr	w0, [x20, #72]
  4062ac:	tst	x0, #0x2
  4062b0:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  4062b4:	b.eq	406330 <__fxstatat@plt+0x46f0>  // b.none
  4062b8:	mov	x2, x21
  4062bc:	ldr	x1, [x19, #48]
  4062c0:	mov	w0, #0x0                   	// #0
  4062c4:	bl	401c00 <__xstat@plt>
  4062c8:	cbz	w0, 40634c <__fxstatat@plt+0x470c>
  4062cc:	bl	401bf0 <__errno_location@plt>
  4062d0:	mov	x20, x0
  4062d4:	ldr	w0, [x0]
  4062d8:	cmp	w0, #0x2
  4062dc:	b.ne	406300 <__fxstatat@plt+0x46c0>  // b.any
  4062e0:	mov	x2, x21
  4062e4:	ldr	x1, [x19, #48]
  4062e8:	mov	w0, #0x0                   	// #0
  4062ec:	bl	401b70 <__lxstat@plt>
  4062f0:	cbnz	w0, 406300 <__fxstatat@plt+0x46c0>
  4062f4:	str	wzr, [x20]
  4062f8:	mov	w0, #0xd                   	// #13
  4062fc:	b	406374 <__fxstatat@plt+0x4734>
  406300:	ldr	w0, [x20]
  406304:	str	w0, [x19, #64]
  406308:	stp	xzr, xzr, [x19, #120]
  40630c:	stp	xzr, xzr, [x21, #16]
  406310:	stp	xzr, xzr, [x21, #32]
  406314:	stp	xzr, xzr, [x21, #48]
  406318:	stp	xzr, xzr, [x21, #64]
  40631c:	stp	xzr, xzr, [x21, #80]
  406320:	stp	xzr, xzr, [x21, #96]
  406324:	stp	xzr, xzr, [x21, #112]
  406328:	mov	w0, #0xa                   	// #10
  40632c:	b	406374 <__fxstatat@plt+0x4734>
  406330:	mov	w4, #0x100                 	// #256
  406334:	mov	x3, x21
  406338:	ldr	x2, [x19, #48]
  40633c:	ldr	w1, [x20, #44]
  406340:	mov	w0, #0x0                   	// #0
  406344:	bl	401c40 <__fxstatat@plt>
  406348:	cbnz	w0, 406384 <__fxstatat@plt+0x4744>
  40634c:	ldr	w0, [x19, #136]
  406350:	and	w0, w0, #0xf000
  406354:	cmp	w0, #0x4, lsl #12
  406358:	b.eq	406394 <__fxstatat@plt+0x4754>  // b.none
  40635c:	cmp	w0, #0xa, lsl #12
  406360:	b.eq	406408 <__fxstatat@plt+0x47c8>  // b.none
  406364:	cmp	w0, #0x8, lsl #12
  406368:	mov	w0, #0x3                   	// #3
  40636c:	mov	w1, #0x8                   	// #8
  406370:	csel	w0, w0, w1, ne  // ne = any
  406374:	ldp	x19, x20, [sp, #16]
  406378:	ldr	x21, [sp, #32]
  40637c:	ldp	x29, x30, [sp], #48
  406380:	ret
  406384:	bl	401bf0 <__errno_location@plt>
  406388:	ldr	w0, [x0]
  40638c:	str	w0, [x19, #64]
  406390:	b	406308 <__fxstatat@plt+0x46c8>
  406394:	ldr	w1, [x19, #140]
  406398:	mov	w0, #0xffffffff            	// #-1
  40639c:	cmp	w1, #0x1
  4063a0:	b.ls	4063c0 <__fxstatat@plt+0x4780>  // b.plast
  4063a4:	ldr	x2, [x19, #88]
  4063a8:	cmp	x2, #0x0
  4063ac:	b.le	4063c0 <__fxstatat@plt+0x4780>
  4063b0:	ldr	w0, [x20, #72]
  4063b4:	tst	x0, #0x20
  4063b8:	cset	w0, eq  // eq = none
  4063bc:	sub	w0, w1, w0, lsl #1
  4063c0:	str	w0, [x19, #104]
  4063c4:	ldrb	w1, [x19, #248]
  4063c8:	mov	w0, #0x1                   	// #1
  4063cc:	cmp	w1, #0x2e
  4063d0:	b.ne	406374 <__fxstatat@plt+0x4734>  // b.any
  4063d4:	ldrb	w0, [x19, #249]
  4063d8:	cbz	w0, 4063f4 <__fxstatat@plt+0x47b4>
  4063dc:	ldr	w1, [x19, #248]
  4063e0:	and	w1, w1, #0xffff00
  4063e4:	mov	w0, #0x1                   	// #1
  4063e8:	mov	w2, #0x2e00                	// #11776
  4063ec:	cmp	w1, w2
  4063f0:	b.ne	406374 <__fxstatat@plt+0x4734>  // b.any
  4063f4:	ldr	x0, [x19, #88]
  4063f8:	cmp	x0, #0x0
  4063fc:	mov	w0, #0x5                   	// #5
  406400:	csinc	w0, w0, wzr, ne  // ne = any
  406404:	b	406374 <__fxstatat@plt+0x4734>
  406408:	mov	w0, #0xc                   	// #12
  40640c:	b	406374 <__fxstatat@plt+0x4734>
  406410:	stp	x29, x30, [sp, #-48]!
  406414:	mov	x29, sp
  406418:	stp	x19, x20, [sp, #16]
  40641c:	stp	x21, x22, [sp, #32]
  406420:	mov	x21, x0
  406424:	mov	x19, x1
  406428:	mov	x20, x2
  40642c:	ldr	x22, [x0, #64]
  406430:	ldr	x1, [x0, #56]
  406434:	cmp	x1, x2
  406438:	b.cs	406464 <__fxstatat@plt+0x4824>  // b.hs, b.nlast
  40643c:	add	x1, x2, #0x28
  406440:	str	x1, [x0, #56]
  406444:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  406448:	cmp	x1, x0
  40644c:	b.hi	4064d4 <__fxstatat@plt+0x4894>  // b.pmore
  406450:	lsl	x1, x1, #3
  406454:	ldr	x0, [x21, #16]
  406458:	bl	4019c0 <realloc@plt>
  40645c:	cbz	x0, 4064d4 <__fxstatat@plt+0x4894>
  406460:	str	x0, [x21, #16]
  406464:	ldr	x1, [x21, #16]
  406468:	cbz	x19, 406478 <__fxstatat@plt+0x4838>
  40646c:	str	x19, [x1], #8
  406470:	ldr	x19, [x19, #16]
  406474:	cbnz	x19, 40646c <__fxstatat@plt+0x482c>
  406478:	mov	x3, x22
  40647c:	mov	x2, #0x8                   	// #8
  406480:	mov	x1, x20
  406484:	ldr	x0, [x21, #16]
  406488:	bl	401890 <qsort@plt>
  40648c:	ldr	x6, [x21, #16]
  406490:	ldr	x0, [x6]
  406494:	subs	x5, x20, #0x1
  406498:	b.eq	4064bc <__fxstatat@plt+0x487c>  // b.none
  40649c:	mov	x2, x5
  4064a0:	mov	x1, x6
  4064a4:	ldr	x3, [x1]
  4064a8:	ldr	x4, [x1, #8]!
  4064ac:	str	x4, [x3, #16]
  4064b0:	subs	x2, x2, #0x1
  4064b4:	b.ne	4064a4 <__fxstatat@plt+0x4864>  // b.any
  4064b8:	add	x6, x6, x5, lsl #3
  4064bc:	ldr	x1, [x6]
  4064c0:	str	xzr, [x1, #16]
  4064c4:	ldp	x19, x20, [sp, #16]
  4064c8:	ldp	x21, x22, [sp, #32]
  4064cc:	ldp	x29, x30, [sp], #48
  4064d0:	ret
  4064d4:	ldr	x0, [x21, #16]
  4064d8:	bl	401ad0 <free@plt>
  4064dc:	str	xzr, [x21, #16]
  4064e0:	str	xzr, [x21, #56]
  4064e4:	mov	x0, x19
  4064e8:	b	4064c4 <__fxstatat@plt+0x4884>
  4064ec:	stp	x29, x30, [sp, #-48]!
  4064f0:	mov	x29, sp
  4064f4:	stp	x19, x20, [sp, #16]
  4064f8:	stp	x21, x22, [sp, #32]
  4064fc:	mov	x21, x0
  406500:	mov	x22, x1
  406504:	mov	x20, x2
  406508:	add	x0, x2, #0x100
  40650c:	and	x0, x0, #0xfffffffffffffff8
  406510:	bl	401910 <malloc@plt>
  406514:	mov	x19, x0
  406518:	cbz	x0, 406560 <__fxstatat@plt+0x4920>
  40651c:	mov	x2, x20
  406520:	mov	x1, x22
  406524:	add	x0, x0, #0xf8
  406528:	bl	4017f0 <memcpy@plt>
  40652c:	add	x0, x19, x20
  406530:	strb	wzr, [x0, #248]
  406534:	str	x20, [x19, #96]
  406538:	str	x21, [x19, #80]
  40653c:	ldr	x0, [x21, #32]
  406540:	str	x0, [x19, #56]
  406544:	str	wzr, [x19, #64]
  406548:	str	xzr, [x19, #24]
  40654c:	strh	wzr, [x19, #110]
  406550:	mov	w0, #0x3                   	// #3
  406554:	strh	w0, [x19, #112]
  406558:	str	xzr, [x19, #32]
  40655c:	str	xzr, [x19, #40]
  406560:	mov	x0, x19
  406564:	ldp	x19, x20, [sp, #16]
  406568:	ldp	x21, x22, [sp, #32]
  40656c:	ldp	x29, x30, [sp], #48
  406570:	ret
  406574:	stp	x29, x30, [sp, #-32]!
  406578:	mov	x29, sp
  40657c:	str	x19, [sp, #16]
  406580:	mov	x19, x0
  406584:	ldr	w1, [x0, #72]
  406588:	mov	w0, #0x102                 	// #258
  40658c:	tst	w1, w0
  406590:	b.eq	4065d0 <__fxstatat@plt+0x4990>  // b.none
  406594:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  406598:	add	x4, x4, #0xad0
  40659c:	adrp	x3, 406000 <__fxstatat@plt+0x43c0>
  4065a0:	add	x3, x3, #0x174
  4065a4:	adrp	x2, 406000 <__fxstatat@plt+0x43c0>
  4065a8:	add	x2, x2, #0x1a0
  4065ac:	mov	x1, #0x0                   	// #0
  4065b0:	mov	x0, #0x1f                  	// #31
  4065b4:	bl	408e78 <__fxstatat@plt+0x7238>
  4065b8:	str	x0, [x19, #88]
  4065bc:	cmp	x0, #0x0
  4065c0:	cset	w0, ne  // ne = any
  4065c4:	ldr	x19, [sp, #16]
  4065c8:	ldp	x29, x30, [sp], #32
  4065cc:	ret
  4065d0:	mov	x0, #0x20                  	// #32
  4065d4:	bl	401910 <malloc@plt>
  4065d8:	str	x0, [x19, #88]
  4065dc:	cbz	x0, 4065ec <__fxstatat@plt+0x49ac>
  4065e0:	bl	408470 <__fxstatat@plt+0x6830>
  4065e4:	mov	w0, #0x1                   	// #1
  4065e8:	b	4065c4 <__fxstatat@plt+0x4984>
  4065ec:	mov	w0, #0x0                   	// #0
  4065f0:	b	4065c4 <__fxstatat@plt+0x4984>
  4065f4:	stp	x29, x30, [sp, #-16]!
  4065f8:	mov	x29, sp
  4065fc:	mov	x3, x0
  406600:	mov	x0, x1
  406604:	ldr	w4, [x3, #72]
  406608:	lsl	w2, w4, #11
  40660c:	and	w2, w2, #0x8000
  406610:	mov	w1, #0x4900                	// #18688
  406614:	movk	w1, #0x8, lsl #16
  406618:	orr	w2, w2, w1
  40661c:	tbz	w4, #9, 406634 <__fxstatat@plt+0x49f4>
  406620:	mov	x1, x0
  406624:	ldr	w0, [x3, #44]
  406628:	bl	409604 <__fxstatat@plt+0x79c4>
  40662c:	ldp	x29, x30, [sp], #16
  406630:	ret
  406634:	mov	w1, w2
  406638:	bl	408538 <__fxstatat@plt+0x68f8>
  40663c:	b	40662c <__fxstatat@plt+0x49ec>
  406640:	stp	x29, x30, [sp, #-32]!
  406644:	mov	x29, sp
  406648:	stp	x19, x20, [sp, #16]
  40664c:	mov	x19, x0
  406650:	cbnz	x0, 406670 <__fxstatat@plt+0x4a30>
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x29, x30, [sp], #32
  40665c:	ret
  406660:	bl	4019d0 <closedir@plt>
  406664:	mov	x0, x20
  406668:	bl	401ad0 <free@plt>
  40666c:	cbz	x19, 406654 <__fxstatat@plt+0x4a14>
  406670:	mov	x20, x19
  406674:	ldr	x19, [x19, #16]
  406678:	ldr	x0, [x20, #24]
  40667c:	cbnz	x0, 406660 <__fxstatat@plt+0x4a20>
  406680:	b	406664 <__fxstatat@plt+0x4a24>
  406684:	stp	x29, x30, [sp, #-16]!
  406688:	mov	x29, sp
  40668c:	ldr	w2, [x0, #72]
  406690:	mov	w1, #0x102                 	// #258
  406694:	tst	w2, w1
  406698:	b.eq	4066b0 <__fxstatat@plt+0x4a70>  // b.none
  40669c:	ldr	x0, [x0, #88]
  4066a0:	cbz	x0, 4066a8 <__fxstatat@plt+0x4a68>
  4066a4:	bl	409004 <__fxstatat@plt+0x73c4>
  4066a8:	ldp	x29, x30, [sp], #16
  4066ac:	ret
  4066b0:	ldr	x0, [x0, #88]
  4066b4:	bl	401ad0 <free@plt>
  4066b8:	b	4066a8 <__fxstatat@plt+0x4a68>
  4066bc:	stp	x29, x30, [sp, #-32]!
  4066c0:	mov	x29, sp
  4066c4:	str	x19, [sp, #16]
  4066c8:	mov	x19, x0
  4066cc:	mov	x0, x19
  4066d0:	bl	409520 <__fxstatat@plt+0x78e0>
  4066d4:	and	w0, w0, #0xff
  4066d8:	cbnz	w0, 4066f0 <__fxstatat@plt+0x4ab0>
  4066dc:	mov	x0, x19
  4066e0:	bl	409574 <__fxstatat@plt+0x7934>
  4066e4:	tbnz	w0, #31, 4066cc <__fxstatat@plt+0x4a8c>
  4066e8:	bl	4019f0 <close@plt>
  4066ec:	b	4066cc <__fxstatat@plt+0x4a8c>
  4066f0:	ldr	x19, [sp, #16]
  4066f4:	ldp	x29, x30, [sp], #32
  4066f8:	ret
  4066fc:	stp	x29, x30, [sp, #-192]!
  406700:	mov	x29, sp
  406704:	stp	x19, x20, [sp, #16]
  406708:	stp	x21, x22, [sp, #32]
  40670c:	mov	x19, x0
  406710:	ldr	x21, [x0, #80]
  406714:	ldr	w0, [x21, #72]
  406718:	tbz	w0, #9, 4067e0 <__fxstatat@plt+0x4ba0>
  40671c:	mov	w22, w1
  406720:	ldr	x20, [x21, #80]
  406724:	cbz	x20, 406748 <__fxstatat@plt+0x4b08>
  406728:	ldr	x0, [x19, #120]
  40672c:	str	x0, [sp, #56]
  406730:	add	x1, sp, #0x38
  406734:	mov	x0, x20
  406738:	bl	408bf0 <__fxstatat@plt+0x6fb0>
  40673c:	cbz	x0, 406778 <__fxstatat@plt+0x4b38>
  406740:	ldr	x0, [x0, #8]
  406744:	b	4067e4 <__fxstatat@plt+0x4ba4>
  406748:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  40674c:	add	x4, x4, #0xad0
  406750:	adrp	x3, 406000 <__fxstatat@plt+0x43c0>
  406754:	add	x3, x3, #0x1c0
  406758:	adrp	x2, 406000 <__fxstatat@plt+0x43c0>
  40675c:	add	x2, x2, #0x1b0
  406760:	mov	x1, #0x0                   	// #0
  406764:	mov	x0, #0xd                   	// #13
  406768:	bl	408e78 <__fxstatat@plt+0x7238>
  40676c:	mov	x20, x0
  406770:	str	x0, [x21, #80]
  406774:	cbnz	x0, 406728 <__fxstatat@plt+0x4ae8>
  406778:	tbnz	w22, #31, 4067f4 <__fxstatat@plt+0x4bb4>
  40677c:	add	x1, sp, #0x48
  406780:	mov	w0, w22
  406784:	bl	401970 <fstatfs@plt>
  406788:	cbnz	w0, 4067fc <__fxstatat@plt+0x4bbc>
  40678c:	cbz	x20, 4067c8 <__fxstatat@plt+0x4b88>
  406790:	mov	x0, #0x10                  	// #16
  406794:	bl	401910 <malloc@plt>
  406798:	mov	x21, x0
  40679c:	cbz	x0, 4067c8 <__fxstatat@plt+0x4b88>
  4067a0:	ldr	x0, [x19, #120]
  4067a4:	str	x0, [x21]
  4067a8:	ldr	x0, [sp, #72]
  4067ac:	str	x0, [x21, #8]
  4067b0:	mov	x1, x21
  4067b4:	mov	x0, x20
  4067b8:	bl	4093b0 <__fxstatat@plt+0x7770>
  4067bc:	cbz	x0, 4067d4 <__fxstatat@plt+0x4b94>
  4067c0:	cmp	x21, x0
  4067c4:	b.ne	4067d0 <__fxstatat@plt+0x4b90>  // b.any
  4067c8:	ldr	x0, [sp, #72]
  4067cc:	b	4067e4 <__fxstatat@plt+0x4ba4>
  4067d0:	bl	401a30 <abort@plt>
  4067d4:	mov	x0, x21
  4067d8:	bl	401ad0 <free@plt>
  4067dc:	b	4067c8 <__fxstatat@plt+0x4b88>
  4067e0:	mov	x0, #0x0                   	// #0
  4067e4:	ldp	x19, x20, [sp, #16]
  4067e8:	ldp	x21, x22, [sp, #32]
  4067ec:	ldp	x29, x30, [sp], #192
  4067f0:	ret
  4067f4:	mov	x0, #0x0                   	// #0
  4067f8:	b	4067e4 <__fxstatat@plt+0x4ba4>
  4067fc:	mov	x0, #0x0                   	// #0
  406800:	b	4067e4 <__fxstatat@plt+0x4ba4>
  406804:	stp	x29, x30, [sp, #-16]!
  406808:	mov	x29, sp
  40680c:	bl	4066fc <__fxstatat@plt+0x4abc>
  406810:	mov	x1, x0
  406814:	mov	x0, #0x4973                	// #18803
  406818:	movk	x0, #0x5265, lsl #16
  40681c:	cmp	x1, x0
  406820:	b.eq	406894 <__fxstatat@plt+0x4c54>  // b.none
  406824:	cmp	x1, x0
  406828:	b.le	406868 <__fxstatat@plt+0x4c28>
  40682c:	mov	w0, #0x2                   	// #2
  406830:	mov	x2, #0x5342                	// #21314
  406834:	movk	x2, #0x5846, lsl #16
  406838:	cmp	x1, x2
  40683c:	b.eq	40688c <__fxstatat@plt+0x4c4c>  // b.none
  406840:	mov	w0, #0x0                   	// #0
  406844:	mov	x2, #0x4d42                	// #19778
  406848:	movk	x2, #0xff53, lsl #16
  40684c:	cmp	x1, x2
  406850:	b.eq	40688c <__fxstatat@plt+0x4c4c>  // b.none
  406854:	mov	x0, #0x414f                	// #16719
  406858:	movk	x0, #0x5346, lsl #16
  40685c:	cmp	x1, x0
  406860:	cset	w0, ne  // ne = any
  406864:	b	40688c <__fxstatat@plt+0x4c4c>
  406868:	mov	x0, #0x6969                	// #26985
  40686c:	cmp	x1, x0
  406870:	b.eq	40689c <__fxstatat@plt+0x4c5c>  // b.none
  406874:	mov	w0, #0x0                   	// #0
  406878:	mov	x2, #0x9fa0                	// #40864
  40687c:	cmp	x1, x2
  406880:	b.eq	40688c <__fxstatat@plt+0x4c4c>  // b.none
  406884:	cmp	x1, #0x0
  406888:	cset	w0, ne  // ne = any
  40688c:	ldp	x29, x30, [sp], #16
  406890:	ret
  406894:	mov	w0, #0x2                   	// #2
  406898:	b	40688c <__fxstatat@plt+0x4c4c>
  40689c:	mov	w0, #0x0                   	// #0
  4068a0:	b	40688c <__fxstatat@plt+0x4c4c>
  4068a4:	stp	x29, x30, [sp, #-48]!
  4068a8:	mov	x29, sp
  4068ac:	stp	x19, x20, [sp, #16]
  4068b0:	mov	x20, x0
  4068b4:	mov	x19, x1
  4068b8:	ldr	w1, [x0, #72]
  4068bc:	mov	w0, #0x102                 	// #258
  4068c0:	tst	w1, w0
  4068c4:	b.eq	406934 <__fxstatat@plt+0x4cf4>  // b.none
  4068c8:	str	x21, [sp, #32]
  4068cc:	mov	x0, #0x18                  	// #24
  4068d0:	bl	401910 <malloc@plt>
  4068d4:	mov	x21, x0
  4068d8:	cbz	x0, 406958 <__fxstatat@plt+0x4d18>
  4068dc:	ldr	x0, [x19, #120]
  4068e0:	str	x0, [x21]
  4068e4:	ldr	x0, [x19, #128]
  4068e8:	str	x0, [x21, #8]
  4068ec:	str	x19, [x21, #16]
  4068f0:	mov	x1, x21
  4068f4:	ldr	x0, [x20, #88]
  4068f8:	bl	4093b0 <__fxstatat@plt+0x7770>
  4068fc:	mov	x20, x0
  406900:	mov	w0, #0x1                   	// #1
  406904:	cmp	x21, x20
  406908:	b.eq	406980 <__fxstatat@plt+0x4d40>  // b.none
  40690c:	mov	x0, x21
  406910:	bl	401ad0 <free@plt>
  406914:	cbz	x20, 406964 <__fxstatat@plt+0x4d24>
  406918:	ldr	x0, [x20, #16]
  40691c:	str	x0, [x19]
  406920:	mov	w0, #0x2                   	// #2
  406924:	strh	w0, [x19, #108]
  406928:	mov	w0, #0x1                   	// #1
  40692c:	ldr	x21, [sp, #32]
  406930:	b	406974 <__fxstatat@plt+0x4d34>
  406934:	add	x1, x19, #0x78
  406938:	ldr	x0, [x20, #88]
  40693c:	bl	408484 <__fxstatat@plt+0x6844>
  406940:	ands	w0, w0, #0xff
  406944:	b.eq	406970 <__fxstatat@plt+0x4d30>  // b.none
  406948:	str	x19, [x19]
  40694c:	mov	w1, #0x2                   	// #2
  406950:	strh	w1, [x19, #108]
  406954:	b	406974 <__fxstatat@plt+0x4d34>
  406958:	mov	w0, #0x0                   	// #0
  40695c:	ldr	x21, [sp, #32]
  406960:	b	406974 <__fxstatat@plt+0x4d34>
  406964:	mov	w0, #0x0                   	// #0
  406968:	ldr	x21, [sp, #32]
  40696c:	b	406974 <__fxstatat@plt+0x4d34>
  406970:	mov	w0, #0x1                   	// #1
  406974:	ldp	x19, x20, [sp, #16]
  406978:	ldp	x29, x30, [sp], #48
  40697c:	ret
  406980:	ldr	x21, [sp, #32]
  406984:	b	406974 <__fxstatat@plt+0x4d34>
  406988:	stp	x29, x30, [sp, #-32]!
  40698c:	mov	x29, sp
  406990:	stp	x19, x20, [sp, #16]
  406994:	mov	x19, x0
  406998:	mov	w20, w1
  40699c:	ldr	w1, [x0, #44]
  4069a0:	cmp	w1, w20
  4069a4:	mov	w0, #0xffffff9c            	// #-100
  4069a8:	ccmp	w1, w0, #0x4, eq  // eq = none
  4069ac:	b.ne	4069d8 <__fxstatat@plt+0x4d98>  // b.any
  4069b0:	and	w2, w2, #0xff
  4069b4:	cbnz	w2, 4069dc <__fxstatat@plt+0x4d9c>
  4069b8:	ldr	w0, [x19, #72]
  4069bc:	tst	x0, #0x4
  4069c0:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4069c4:	b.ge	4069f0 <__fxstatat@plt+0x4db0>  // b.tcont
  4069c8:	str	w20, [x19, #44]
  4069cc:	ldp	x19, x20, [sp, #16]
  4069d0:	ldp	x29, x30, [sp], #32
  4069d4:	ret
  4069d8:	bl	401a30 <abort@plt>
  4069dc:	add	x0, x19, #0x60
  4069e0:	bl	409528 <__fxstatat@plt+0x78e8>
  4069e4:	tbnz	w0, #31, 4069c8 <__fxstatat@plt+0x4d88>
  4069e8:	bl	4019f0 <close@plt>
  4069ec:	b	4069c8 <__fxstatat@plt+0x4d88>
  4069f0:	mov	w0, w1
  4069f4:	bl	4019f0 <close@plt>
  4069f8:	b	4069c8 <__fxstatat@plt+0x4d88>
  4069fc:	stp	x29, x30, [sp, #-32]!
  406a00:	mov	x29, sp
  406a04:	stp	x19, x20, [sp, #16]
  406a08:	mov	x19, x0
  406a0c:	ldr	w0, [x0, #72]
  406a10:	mov	w20, #0x0                   	// #0
  406a14:	tbnz	w0, #2, 406a30 <__fxstatat@plt+0x4df0>
  406a18:	and	w20, w0, #0x4
  406a1c:	tbz	w0, #9, 406a48 <__fxstatat@plt+0x4e08>
  406a20:	mov	w2, #0x1                   	// #1
  406a24:	mov	w1, #0xffffff9c            	// #-100
  406a28:	mov	x0, x19
  406a2c:	bl	406988 <__fxstatat@plt+0x4d48>
  406a30:	add	x0, x19, #0x60
  406a34:	bl	4066bc <__fxstatat@plt+0x4a7c>
  406a38:	mov	w0, w20
  406a3c:	ldp	x19, x20, [sp, #16]
  406a40:	ldp	x29, x30, [sp], #32
  406a44:	ret
  406a48:	ldr	w0, [x19, #40]
  406a4c:	bl	401860 <fchdir@plt>
  406a50:	cmp	w0, #0x0
  406a54:	cset	w20, ne  // ne = any
  406a58:	b	406a30 <__fxstatat@plt+0x4df0>
  406a5c:	stp	x29, x30, [sp, #-192]!
  406a60:	mov	x29, sp
  406a64:	stp	x19, x20, [sp, #16]
  406a68:	stp	x21, x22, [sp, #32]
  406a6c:	stp	x23, x24, [sp, #48]
  406a70:	mov	x20, x0
  406a74:	mov	x23, x1
  406a78:	mov	w21, w2
  406a7c:	mov	x19, x3
  406a80:	cbz	x3, 406b84 <__fxstatat@plt+0x4f44>
  406a84:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  406a88:	add	x1, x1, #0x840
  406a8c:	mov	x0, x3
  406a90:	bl	401a90 <strcmp@plt>
  406a94:	cbnz	w0, 406b84 <__fxstatat@plt+0x4f44>
  406a98:	ldr	w3, [x20, #72]
  406a9c:	tbnz	w3, #2, 406adc <__fxstatat@plt+0x4e9c>
  406aa0:	tbz	w21, #31, 406b38 <__fxstatat@plt+0x4ef8>
  406aa4:	tbz	w3, #9, 406abc <__fxstatat@plt+0x4e7c>
  406aa8:	add	x22, x20, #0x60
  406aac:	mov	x0, x22
  406ab0:	bl	409520 <__fxstatat@plt+0x78e0>
  406ab4:	and	w0, w0, #0xff
  406ab8:	cbz	w0, 406af8 <__fxstatat@plt+0x4eb8>
  406abc:	mov	w24, #0x1                   	// #1
  406ac0:	mov	x1, x19
  406ac4:	mov	x0, x20
  406ac8:	bl	4065f4 <__fxstatat@plt+0x49b4>
  406acc:	mov	w22, w0
  406ad0:	tbz	w0, #31, 406b98 <__fxstatat@plt+0x4f58>
  406ad4:	mov	w19, #0xffffffff            	// #-1
  406ad8:	b	406c00 <__fxstatat@plt+0x4fc0>
  406adc:	tst	x3, #0x200
  406ae0:	mov	w19, #0x0                   	// #0
  406ae4:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  406ae8:	b.lt	406c00 <__fxstatat@plt+0x4fc0>  // b.tstop
  406aec:	mov	w0, w21
  406af0:	bl	4019f0 <close@plt>
  406af4:	b	406c00 <__fxstatat@plt+0x4fc0>
  406af8:	mov	x0, x22
  406afc:	bl	409574 <__fxstatat@plt+0x7934>
  406b00:	mov	w22, w0
  406b04:	tbnz	w0, #31, 406abc <__fxstatat@plt+0x4e7c>
  406b08:	ldr	w0, [x20, #72]
  406b0c:	tbnz	w0, #1, 406b44 <__fxstatat@plt+0x4f04>
  406b10:	mov	w21, w22
  406b14:	mov	w24, #0x1                   	// #1
  406b18:	ldr	w0, [x20, #72]
  406b1c:	tbnz	w0, #9, 406b50 <__fxstatat@plt+0x4f10>
  406b20:	mov	w0, w22
  406b24:	bl	401860 <fchdir@plt>
  406b28:	mov	w19, w0
  406b2c:	b	406bfc <__fxstatat@plt+0x4fbc>
  406b30:	mov	w24, #0x0                   	// #0
  406b34:	b	406ac0 <__fxstatat@plt+0x4e80>
  406b38:	mov	w22, w21
  406b3c:	mov	w24, #0x1                   	// #1
  406b40:	b	406b98 <__fxstatat@plt+0x4f58>
  406b44:	mov	w21, w22
  406b48:	mov	w24, #0x1                   	// #1
  406b4c:	b	406bb8 <__fxstatat@plt+0x4f78>
  406b50:	eor	w2, w24, #0x1
  406b54:	mov	w1, w22
  406b58:	mov	x0, x20
  406b5c:	bl	406988 <__fxstatat@plt+0x4d48>
  406b60:	mov	w19, #0x0                   	// #0
  406b64:	b	406c00 <__fxstatat@plt+0x4fc0>
  406b68:	bl	401bf0 <__errno_location@plt>
  406b6c:	mov	x20, x0
  406b70:	ldr	w21, [x0]
  406b74:	mov	w0, w22
  406b78:	bl	4019f0 <close@plt>
  406b7c:	str	w21, [x20]
  406b80:	b	406c00 <__fxstatat@plt+0x4fc0>
  406b84:	ldr	w3, [x20, #72]
  406b88:	tbnz	w3, #2, 406adc <__fxstatat@plt+0x4e9c>
  406b8c:	tbnz	w21, #31, 406b30 <__fxstatat@plt+0x4ef0>
  406b90:	mov	w22, w21
  406b94:	mov	w24, #0x0                   	// #0
  406b98:	ldr	w0, [x20, #72]
  406b9c:	tbnz	w0, #1, 406bb8 <__fxstatat@plt+0x4f78>
  406ba0:	cbz	x19, 406b18 <__fxstatat@plt+0x4ed8>
  406ba4:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  406ba8:	add	x1, x1, #0x840
  406bac:	mov	x0, x19
  406bb0:	bl	401a90 <strcmp@plt>
  406bb4:	cbnz	w0, 406b18 <__fxstatat@plt+0x4ed8>
  406bb8:	add	x2, sp, #0x40
  406bbc:	mov	w1, w22
  406bc0:	mov	w0, #0x0                   	// #0
  406bc4:	bl	401b80 <__fxstat@plt>
  406bc8:	cbnz	w0, 406bf8 <__fxstatat@plt+0x4fb8>
  406bcc:	ldr	x1, [x23, #120]
  406bd0:	ldr	x0, [sp, #64]
  406bd4:	cmp	x1, x0
  406bd8:	b.ne	406bec <__fxstatat@plt+0x4fac>  // b.any
  406bdc:	ldr	x1, [x23, #128]
  406be0:	ldr	x0, [sp, #72]
  406be4:	cmp	x1, x0
  406be8:	b.eq	406b18 <__fxstatat@plt+0x4ed8>  // b.none
  406bec:	bl	401bf0 <__errno_location@plt>
  406bf0:	mov	w1, #0x2                   	// #2
  406bf4:	str	w1, [x0]
  406bf8:	mov	w19, #0xffffffff            	// #-1
  406bfc:	tbnz	w21, #31, 406b68 <__fxstatat@plt+0x4f28>
  406c00:	mov	w0, w19
  406c04:	ldp	x19, x20, [sp, #16]
  406c08:	ldp	x21, x22, [sp, #32]
  406c0c:	ldp	x23, x24, [sp, #48]
  406c10:	ldp	x29, x30, [sp], #192
  406c14:	ret
  406c18:	stp	x29, x30, [sp, #-48]!
  406c1c:	mov	x29, sp
  406c20:	ldr	w3, [x0, #72]
  406c24:	mov	w2, #0x102                 	// #258
  406c28:	tst	w3, w2
  406c2c:	b.ne	406c84 <__fxstatat@plt+0x5044>  // b.any
  406c30:	ldr	x2, [x1, #8]
  406c34:	cbz	x2, 406ca8 <__fxstatat@plt+0x5068>
  406c38:	ldr	x3, [x2, #88]
  406c3c:	tbnz	x3, #63, 406ca8 <__fxstatat@plt+0x5068>
  406c40:	ldr	x3, [x0, #88]
  406c44:	ldr	x4, [x3, #16]
  406c48:	cbz	x4, 406cb4 <__fxstatat@plt+0x5074>
  406c4c:	ldr	x5, [x3]
  406c50:	ldr	x4, [x1, #128]
  406c54:	cmp	x5, x4
  406c58:	b.ne	406ca8 <__fxstatat@plt+0x5068>  // b.any
  406c5c:	ldr	x4, [x3, #8]
  406c60:	ldr	x1, [x1, #120]
  406c64:	cmp	x4, x1
  406c68:	b.ne	406ca8 <__fxstatat@plt+0x5068>  // b.any
  406c6c:	ldr	x1, [x2, #120]
  406c70:	str	x1, [x3, #8]
  406c74:	ldr	x0, [x0, #88]
  406c78:	ldr	x1, [x2, #128]
  406c7c:	str	x1, [x0]
  406c80:	b	406ca8 <__fxstatat@plt+0x5068>
  406c84:	ldr	x2, [x1, #120]
  406c88:	str	x2, [sp, #24]
  406c8c:	ldr	x1, [x1, #128]
  406c90:	str	x1, [sp, #32]
  406c94:	add	x1, sp, #0x18
  406c98:	ldr	x0, [x0, #88]
  406c9c:	bl	4093f0 <__fxstatat@plt+0x77b0>
  406ca0:	cbz	x0, 406cb0 <__fxstatat@plt+0x5070>
  406ca4:	bl	401ad0 <free@plt>
  406ca8:	ldp	x29, x30, [sp], #48
  406cac:	ret
  406cb0:	bl	401a30 <abort@plt>
  406cb4:	bl	401a30 <abort@plt>
  406cb8:	stp	x29, x30, [sp, #-176]!
  406cbc:	mov	x29, sp
  406cc0:	stp	x19, x20, [sp, #16]
  406cc4:	stp	x21, x22, [sp, #32]
  406cc8:	stp	x23, x24, [sp, #48]
  406ccc:	stp	x27, x28, [sp, #80]
  406cd0:	mov	x20, x0
  406cd4:	str	w1, [sp, #140]
  406cd8:	ldr	x24, [x0]
  406cdc:	ldr	x0, [x24, #24]
  406ce0:	str	x0, [sp, #144]
  406ce4:	cbz	x0, 406dd8 <__fxstatat@plt+0x5198>
  406ce8:	bl	401b50 <dirfd@plt>
  406cec:	str	w0, [sp, #172]
  406cf0:	tbnz	w0, #31, 406da4 <__fxstatat@plt+0x5164>
  406cf4:	stp	x25, x26, [sp, #64]
  406cf8:	ldr	x0, [x20, #64]
  406cfc:	cmp	x0, #0x0
  406d00:	mov	x0, #0x86a0                	// #34464
  406d04:	movk	x0, #0x1, lsl #16
  406d08:	csinv	x0, x0, xzr, eq  // eq = none
  406d0c:	str	x0, [sp, #120]
  406d10:	mov	w0, #0x1                   	// #1
  406d14:	str	w0, [sp, #156]
  406d18:	ldr	x0, [x24, #72]
  406d1c:	sub	x1, x0, #0x1
  406d20:	mov	x2, x1
  406d24:	ldr	x1, [x24, #56]
  406d28:	ldrb	w2, [x1, x2]
  406d2c:	sub	x1, x0, #0x1
  406d30:	cmp	w2, #0x2f
  406d34:	csel	x2, x1, x0, eq  // eq = none
  406d38:	str	x2, [sp, #128]
  406d3c:	ldr	w0, [x20, #72]
  406d40:	str	xzr, [sp, #112]
  406d44:	tbz	w0, #2, 406d60 <__fxstatat@plt+0x5120>
  406d48:	ldr	x0, [x20, #32]
  406d4c:	add	x1, x0, x2
  406d50:	add	x1, x1, #0x1
  406d54:	str	x1, [sp, #112]
  406d58:	mov	w1, #0x2f                  	// #47
  406d5c:	strb	w1, [x0, x2]
  406d60:	ldr	x0, [sp, #128]
  406d64:	add	x23, x0, #0x1
  406d68:	ldr	x26, [x20, #48]
  406d6c:	sub	x26, x26, x23
  406d70:	ldr	x0, [x24, #88]
  406d74:	add	x0, x0, #0x1
  406d78:	str	x0, [sp, #104]
  406d7c:	ldr	x27, [x24, #24]
  406d80:	cbz	x27, 407494 <__fxstatat@plt+0x5854>
  406d84:	bl	401bf0 <__errno_location@plt>
  406d88:	mov	x28, x0
  406d8c:	str	wzr, [sp, #152]
  406d90:	str	wzr, [sp, #136]
  406d94:	str	xzr, [sp, #96]
  406d98:	mov	x25, #0x0                   	// #0
  406d9c:	mov	x27, #0x0                   	// #0
  406da0:	b	407298 <__fxstatat@plt+0x5658>
  406da4:	ldr	x0, [x24, #24]
  406da8:	bl	4019d0 <closedir@plt>
  406dac:	str	xzr, [x24, #24]
  406db0:	mov	x27, #0x0                   	// #0
  406db4:	ldr	w0, [sp, #140]
  406db8:	cmp	w0, #0x3
  406dbc:	b.ne	407168 <__fxstatat@plt+0x5528>  // b.any
  406dc0:	mov	w0, #0x4                   	// #4
  406dc4:	strh	w0, [x24, #108]
  406dc8:	bl	401bf0 <__errno_location@plt>
  406dcc:	ldr	w0, [x0]
  406dd0:	str	w0, [x24, #64]
  406dd4:	b	407168 <__fxstatat@plt+0x5528>
  406dd8:	ldr	w3, [x20, #72]
  406ddc:	mov	w1, #0x204                 	// #516
  406de0:	and	w1, w3, w1
  406de4:	mov	w0, #0xffffff9c            	// #-100
  406de8:	cmp	w1, #0x200
  406dec:	b.eq	406ee4 <__fxstatat@plt+0x52a4>  // b.none
  406df0:	ldr	x1, [x24, #48]
  406df4:	and	w2, w3, #0x10
  406df8:	tbz	w3, #4, 406e14 <__fxstatat@plt+0x51d4>
  406dfc:	mov	w2, #0x8000                	// #32768
  406e00:	tbz	w3, #0, 406e14 <__fxstatat@plt+0x51d4>
  406e04:	ldr	x2, [x24, #88]
  406e08:	cmp	x2, #0x0
  406e0c:	cset	w2, ne  // ne = any
  406e10:	lsl	w2, w2, #15
  406e14:	add	x3, sp, #0xac
  406e18:	bl	409654 <__fxstatat@plt+0x7a14>
  406e1c:	mov	x27, x0
  406e20:	str	x0, [x24, #24]
  406e24:	cbz	x0, 406eec <__fxstatat@plt+0x52ac>
  406e28:	ldrh	w0, [x24, #108]
  406e2c:	cmp	w0, #0xb
  406e30:	b.eq	406f10 <__fxstatat@plt+0x52d0>  // b.none
  406e34:	ldr	w0, [x20, #72]
  406e38:	tbnz	w0, #8, 406f2c <__fxstatat@plt+0x52ec>
  406e3c:	stp	x25, x26, [sp, #64]
  406e40:	ldr	x0, [x20, #64]
  406e44:	cmp	x0, #0x0
  406e48:	mov	x0, #0x86a0                	// #34464
  406e4c:	movk	x0, #0x1, lsl #16
  406e50:	csinv	x0, x0, xzr, eq  // eq = none
  406e54:	str	x0, [sp, #120]
  406e58:	str	wzr, [sp, #156]
  406e5c:	ldr	w0, [sp, #140]
  406e60:	cmp	w0, #0x2
  406e64:	b.eq	406d18 <__fxstatat@plt+0x50d8>  // b.none
  406e68:	ldr	w0, [x20, #72]
  406e6c:	and	w0, w0, #0x38
  406e70:	cmp	w0, #0x18
  406e74:	b.eq	406f78 <__fxstatat@plt+0x5338>  // b.none
  406e78:	ldr	w0, [sp, #140]
  406e7c:	cmp	w0, #0x3
  406e80:	cset	w21, eq  // eq = none
  406e84:	mov	w19, #0x1                   	// #1
  406e88:	ldr	w0, [x20, #72]
  406e8c:	tbnz	w0, #9, 406fb4 <__fxstatat@plt+0x5374>
  406e90:	ldr	w2, [sp, #172]
  406e94:	tbz	w2, #31, 406fcc <__fxstatat@plt+0x538c>
  406e98:	cmp	w21, #0x0
  406e9c:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  406ea0:	b.eq	406eb0 <__fxstatat@plt+0x5270>  // b.none
  406ea4:	bl	401bf0 <__errno_location@plt>
  406ea8:	ldr	w0, [x0]
  406eac:	str	w0, [x24, #64]
  406eb0:	ldrh	w0, [x24, #110]
  406eb4:	orr	w0, w0, #0x1
  406eb8:	strh	w0, [x24, #110]
  406ebc:	ldr	x0, [x24, #24]
  406ec0:	bl	4019d0 <closedir@plt>
  406ec4:	str	xzr, [x24, #24]
  406ec8:	ldr	w0, [x20, #72]
  406ecc:	tbz	w0, #9, 406ed8 <__fxstatat@plt+0x5298>
  406ed0:	ldr	w0, [sp, #172]
  406ed4:	tbz	w0, #31, 406fec <__fxstatat@plt+0x53ac>
  406ed8:	str	xzr, [x24, #24]
  406edc:	str	wzr, [sp, #156]
  406ee0:	b	406d18 <__fxstatat@plt+0x50d8>
  406ee4:	ldr	w0, [x20, #44]
  406ee8:	b	406df0 <__fxstatat@plt+0x51b0>
  406eec:	ldr	w0, [sp, #140]
  406ef0:	cmp	w0, #0x3
  406ef4:	b.ne	407168 <__fxstatat@plt+0x5528>  // b.any
  406ef8:	mov	w0, #0x4                   	// #4
  406efc:	strh	w0, [x24, #108]
  406f00:	bl	401bf0 <__errno_location@plt>
  406f04:	ldr	w0, [x0]
  406f08:	str	w0, [x24, #64]
  406f0c:	b	407168 <__fxstatat@plt+0x5528>
  406f10:	stp	x25, x26, [sp, #64]
  406f14:	mov	w2, #0x0                   	// #0
  406f18:	mov	x1, x24
  406f1c:	mov	x0, x20
  406f20:	bl	406278 <__fxstatat@plt+0x4638>
  406f24:	strh	w0, [x24, #108]
  406f28:	b	406e40 <__fxstatat@plt+0x5200>
  406f2c:	mov	x1, x24
  406f30:	mov	x0, x20
  406f34:	bl	406c18 <__fxstatat@plt+0x4fd8>
  406f38:	mov	w2, #0x0                   	// #0
  406f3c:	mov	x1, x24
  406f40:	mov	x0, x20
  406f44:	bl	406278 <__fxstatat@plt+0x4638>
  406f48:	mov	x1, x24
  406f4c:	mov	x0, x20
  406f50:	bl	4068a4 <__fxstatat@plt+0x4c64>
  406f54:	and	w0, w0, #0xff
  406f58:	cbz	w0, 406f64 <__fxstatat@plt+0x5324>
  406f5c:	stp	x25, x26, [sp, #64]
  406f60:	b	406e40 <__fxstatat@plt+0x5200>
  406f64:	bl	401bf0 <__errno_location@plt>
  406f68:	mov	w1, #0xc                   	// #12
  406f6c:	str	w1, [x0]
  406f70:	ldr	x27, [sp, #144]
  406f74:	b	407168 <__fxstatat@plt+0x5528>
  406f78:	ldr	w0, [x24, #140]
  406f7c:	cmp	w0, #0x2
  406f80:	b.ne	406e78 <__fxstatat@plt+0x5238>  // b.any
  406f84:	ldr	w1, [sp, #172]
  406f88:	mov	x0, x24
  406f8c:	bl	406804 <__fxstatat@plt+0x4bc4>
  406f90:	cmp	w0, #0x0
  406f94:	cset	w19, eq  // eq = none
  406f98:	ldr	w0, [sp, #140]
  406f9c:	cmp	w0, #0x3
  406fa0:	cset	w21, eq  // eq = none
  406fa4:	orr	w0, w21, w19
  406fa8:	str	w0, [sp, #156]
  406fac:	cbz	w0, 406d18 <__fxstatat@plt+0x50d8>
  406fb0:	b	406e88 <__fxstatat@plt+0x5248>
  406fb4:	mov	w2, #0x3                   	// #3
  406fb8:	mov	w1, #0x406                 	// #1030
  406fbc:	ldr	w0, [sp, #172]
  406fc0:	bl	4097bc <__fxstatat@plt+0x7b7c>
  406fc4:	str	w0, [sp, #172]
  406fc8:	b	406e90 <__fxstatat@plt+0x5250>
  406fcc:	mov	x3, #0x0                   	// #0
  406fd0:	mov	x1, x24
  406fd4:	mov	x0, x20
  406fd8:	bl	406a5c <__fxstatat@plt+0x4e1c>
  406fdc:	mov	w1, #0x1                   	// #1
  406fe0:	str	w1, [sp, #156]
  406fe4:	cbz	w0, 406d18 <__fxstatat@plt+0x50d8>
  406fe8:	b	406e98 <__fxstatat@plt+0x5258>
  406fec:	bl	4019f0 <close@plt>
  406ff0:	b	406ed8 <__fxstatat@plt+0x5298>
  406ff4:	ldr	w0, [x28]
  406ff8:	cbz	w0, 40701c <__fxstatat@plt+0x53dc>
  406ffc:	str	w0, [x24, #64]
  407000:	ldr	x0, [sp, #144]
  407004:	orr	x0, x0, x25
  407008:	cmp	x0, #0x0
  40700c:	mov	w0, #0x7                   	// #7
  407010:	mov	w1, #0x4                   	// #4
  407014:	csel	w0, w0, w1, ne  // ne = any
  407018:	strh	w0, [x24, #108]
  40701c:	ldr	x0, [x24, #24]
  407020:	cbz	x0, 40702c <__fxstatat@plt+0x53ec>
  407024:	bl	4019d0 <closedir@plt>
  407028:	str	xzr, [x24, #24]
  40702c:	ldr	w0, [sp, #136]
  407030:	cbnz	w0, 407404 <__fxstatat@plt+0x57c4>
  407034:	ldr	w0, [x20, #72]
  407038:	tbz	w0, #2, 407058 <__fxstatat@plt+0x5418>
  40703c:	ldr	x0, [x20, #48]
  407040:	cmp	x25, #0x0
  407044:	ccmp	x0, x23, #0x4, ne  // ne = any
  407048:	cset	x0, eq  // eq = none
  40704c:	ldr	x1, [sp, #112]
  407050:	sub	x0, x1, x0
  407054:	strb	wzr, [x0]
  407058:	ldr	x0, [sp, #144]
  40705c:	cmp	x0, #0x0
  407060:	ldr	w0, [sp, #156]
  407064:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407068:	b.eq	407098 <__fxstatat@plt+0x5458>  // b.none
  40706c:	cmp	x25, #0x0
  407070:	ldr	w0, [sp, #140]
  407074:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  407078:	b.ne	40709c <__fxstatat@plt+0x545c>  // b.any
  40707c:	ldr	x0, [x24, #88]
  407080:	cbnz	x0, 4074a0 <__fxstatat@plt+0x5860>
  407084:	mov	x0, x20
  407088:	bl	4069fc <__fxstatat@plt+0x4dbc>
  40708c:	cmp	w0, #0x0
  407090:	cset	w0, ne  // ne = any
  407094:	cbnz	w0, 4074c4 <__fxstatat@plt+0x5884>
  407098:	cbz	x25, 4074ec <__fxstatat@plt+0x58ac>
  40709c:	ldr	w0, [sp, #152]
  4070a0:	cbnz	w0, 407528 <__fxstatat@plt+0x58e8>
  4070a4:	ldr	x0, [x20, #64]
  4070a8:	cmp	x0, #0x0
  4070ac:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  4070b0:	b.hi	407554 <__fxstatat@plt+0x5914>  // b.pmore
  4070b4:	ldp	x25, x26, [sp, #64]
  4070b8:	b	407168 <__fxstatat@plt+0x5528>
  4070bc:	ldrb	w0, [x22, #20]
  4070c0:	cbz	w0, 407290 <__fxstatat@plt+0x5650>
  4070c4:	ldrh	w0, [x22, #20]
  4070c8:	cmp	w0, #0x2e
  4070cc:	b.ne	4072c0 <__fxstatat@plt+0x5680>  // b.any
  4070d0:	b	407290 <__fxstatat@plt+0x5650>
  4070d4:	ldr	x26, [x20, #32]
  4070d8:	ldr	x0, [sp, #128]
  4070dc:	add	x1, x0, #0x2
  4070e0:	add	x1, x1, x21
  4070e4:	mov	x0, x20
  4070e8:	bl	406200 <__fxstatat@plt+0x45c0>
  4070ec:	ands	w0, w0, #0xff
  4070f0:	b.eq	407128 <__fxstatat@plt+0x54e8>  // b.none
  4070f4:	ldr	x1, [x20, #32]
  4070f8:	cmp	x1, x26
  4070fc:	b.eq	407184 <__fxstatat@plt+0x5544>  // b.none
  407100:	ldr	w2, [x20, #72]
  407104:	add	x1, x1, x23
  407108:	tst	x2, #0x4
  40710c:	ldr	x2, [sp, #112]
  407110:	csel	x1, x1, x2, ne  // ne = any
  407114:	str	x1, [sp, #112]
  407118:	ldr	x26, [x20, #48]
  40711c:	sub	x26, x26, x23
  407120:	str	w0, [sp, #136]
  407124:	b	4072f0 <__fxstatat@plt+0x56b0>
  407128:	ldr	w21, [x28]
  40712c:	mov	x0, x19
  407130:	bl	401ad0 <free@plt>
  407134:	mov	x0, x27
  407138:	bl	406640 <__fxstatat@plt+0x4a00>
  40713c:	ldr	x0, [x24, #24]
  407140:	bl	4019d0 <closedir@plt>
  407144:	str	xzr, [x24, #24]
  407148:	mov	w0, #0x7                   	// #7
  40714c:	strh	w0, [x24, #108]
  407150:	ldr	w0, [x20, #72]
  407154:	orr	w0, w0, #0x2000
  407158:	str	w0, [x20, #72]
  40715c:	str	w21, [x28]
  407160:	mov	x27, #0x0                   	// #0
  407164:	ldp	x25, x26, [sp, #64]
  407168:	mov	x0, x27
  40716c:	ldp	x19, x20, [sp, #16]
  407170:	ldp	x21, x22, [sp, #32]
  407174:	ldp	x23, x24, [sp, #48]
  407178:	ldp	x27, x28, [sp, #80]
  40717c:	ldp	x29, x30, [sp], #176
  407180:	ret
  407184:	ldr	w0, [sp, #136]
  407188:	b	407118 <__fxstatat@plt+0x54d8>
  40718c:	mov	x0, x19
  407190:	bl	401ad0 <free@plt>
  407194:	mov	x0, x27
  407198:	bl	406640 <__fxstatat@plt+0x4a00>
  40719c:	ldr	x0, [x24, #24]
  4071a0:	bl	4019d0 <closedir@plt>
  4071a4:	str	xzr, [x24, #24]
  4071a8:	mov	w0, #0x7                   	// #7
  4071ac:	strh	w0, [x24, #108]
  4071b0:	ldr	w0, [x20, #72]
  4071b4:	orr	w0, w0, #0x2000
  4071b8:	str	w0, [x20, #72]
  4071bc:	mov	w0, #0x24                  	// #36
  4071c0:	str	w0, [x28]
  4071c4:	mov	x27, #0x0                   	// #0
  4071c8:	ldp	x25, x26, [sp, #64]
  4071cc:	b	407168 <__fxstatat@plt+0x5528>
  4071d0:	ldr	x0, [x19, #56]
  4071d4:	str	x0, [x19, #48]
  4071d8:	ldr	x2, [x19, #96]
  4071dc:	add	x2, x2, #0x1
  4071e0:	add	x1, x19, #0xf8
  4071e4:	ldr	x0, [sp, #112]
  4071e8:	bl	401800 <memmove@plt>
  4071ec:	b	407324 <__fxstatat@plt+0x56e4>
  4071f0:	ldrb	w0, [x22, #18]
  4071f4:	and	w0, w0, #0xfffffffb
  4071f8:	tst	w0, #0xff
  4071fc:	b.eq	407344 <__fxstatat@plt+0x5704>  // b.none
  407200:	mov	w0, #0xb                   	// #11
  407204:	strh	w0, [x19, #108]
  407208:	ldrb	w1, [x22, #18]
  40720c:	cmp	w1, #0x6
  407210:	b.eq	407570 <__fxstatat@plt+0x5930>  // b.none
  407214:	b.hi	407580 <__fxstatat@plt+0x5940>  // b.pmore
  407218:	cmp	w1, #0x2
  40721c:	b.eq	40723c <__fxstatat@plt+0x55fc>  // b.none
  407220:	mov	w0, #0x1                   	// #1
  407224:	cmp	w1, #0x4
  407228:	b.eq	407370 <__fxstatat@plt+0x5730>  // b.none
  40722c:	cmp	w1, w0
  407230:	b.eq	4075b8 <__fxstatat@plt+0x5978>  // b.none
  407234:	mov	w1, #0x0                   	// #0
  407238:	b	40724c <__fxstatat@plt+0x560c>
  40723c:	mov	w0, #0x1                   	// #1
  407240:	b	407248 <__fxstatat@plt+0x5608>
  407244:	mov	w0, #0x0                   	// #0
  407248:	mov	w1, #0x2000                	// #8192
  40724c:	str	w1, [x19, #136]
  407250:	eor	w0, w0, #0x1
  407254:	mov	w0, w0
  407258:	add	x0, x0, #0x1
  40725c:	str	x0, [x19, #168]
  407260:	str	xzr, [x19, #16]
  407264:	cbz	x27, 4073a4 <__fxstatat@plt+0x5764>
  407268:	ldr	x0, [sp, #96]
  40726c:	str	x19, [x0, #16]
  407270:	mov	x0, #0x2710                	// #10000
  407274:	cmp	x25, x0
  407278:	b.eq	4073ac <__fxstatat@plt+0x576c>  // b.none
  40727c:	add	x25, x25, #0x1
  407280:	ldr	x0, [sp, #120]
  407284:	cmp	x25, x0
  407288:	b.cs	40702c <__fxstatat@plt+0x53ec>  // b.hs, b.nlast
  40728c:	str	x19, [sp, #96]
  407290:	ldr	x0, [x24, #24]
  407294:	cbz	x0, 40702c <__fxstatat@plt+0x53ec>
  407298:	str	wzr, [x28]
  40729c:	ldr	x0, [x24, #24]
  4072a0:	bl	4019b0 <readdir@plt>
  4072a4:	mov	x22, x0
  4072a8:	cbz	x0, 406ff4 <__fxstatat@plt+0x53b4>
  4072ac:	ldr	w0, [x20, #72]
  4072b0:	tbnz	w0, #5, 4072c0 <__fxstatat@plt+0x5680>
  4072b4:	ldrb	w0, [x22, #19]
  4072b8:	cmp	w0, #0x2e
  4072bc:	b.eq	4070bc <__fxstatat@plt+0x547c>  // b.none
  4072c0:	add	x19, x22, #0x13
  4072c4:	mov	x0, x19
  4072c8:	bl	401830 <strlen@plt>
  4072cc:	mov	x21, x0
  4072d0:	mov	x2, x0
  4072d4:	mov	x1, x19
  4072d8:	mov	x0, x20
  4072dc:	bl	4064ec <__fxstatat@plt+0x48ac>
  4072e0:	mov	x19, x0
  4072e4:	cbz	x0, 407128 <__fxstatat@plt+0x54e8>
  4072e8:	cmp	x21, x26
  4072ec:	b.cs	4070d4 <__fxstatat@plt+0x5494>  // b.hs, b.nlast
  4072f0:	adds	x21, x23, x21
  4072f4:	b.cs	40718c <__fxstatat@plt+0x554c>  // b.hs, b.nlast
  4072f8:	ldr	x0, [sp, #104]
  4072fc:	str	x0, [x19, #88]
  407300:	ldr	x0, [x20]
  407304:	str	x0, [x19, #8]
  407308:	str	x21, [x19, #72]
  40730c:	ldr	x0, [x22]
  407310:	str	x0, [x19, #128]
  407314:	ldr	w0, [x20, #72]
  407318:	tbnz	w0, #2, 4071d0 <__fxstatat@plt+0x5590>
  40731c:	add	x0, x19, #0xf8
  407320:	str	x0, [x19, #48]
  407324:	ldr	x0, [x20, #64]
  407328:	cbz	x0, 407334 <__fxstatat@plt+0x56f4>
  40732c:	ldr	w0, [x20, #72]
  407330:	tbz	w0, #10, 40738c <__fxstatat@plt+0x574c>
  407334:	ldr	w0, [x20, #72]
  407338:	and	w0, w0, #0x18
  40733c:	cmp	w0, #0x18
  407340:	b.eq	4071f0 <__fxstatat@plt+0x55b0>  // b.none
  407344:	mov	w0, #0xb                   	// #11
  407348:	strh	w0, [x19, #108]
  40734c:	ldrb	w1, [x22, #18]
  407350:	cmp	w1, #0x6
  407354:	b.eq	4075a0 <__fxstatat@plt+0x5960>  // b.none
  407358:	b.hi	4075c0 <__fxstatat@plt+0x5980>  // b.pmore
  40735c:	cmp	w1, #0x2
  407360:	b.eq	407244 <__fxstatat@plt+0x5604>  // b.none
  407364:	mov	w0, #0x0                   	// #0
  407368:	cmp	w1, #0x4
  40736c:	b.ne	4075b0 <__fxstatat@plt+0x5970>  // b.any
  407370:	mov	w1, #0x4000                	// #16384
  407374:	b	40724c <__fxstatat@plt+0x560c>
  407378:	mov	w0, #0x1                   	// #1
  40737c:	b	407384 <__fxstatat@plt+0x5744>
  407380:	mov	w0, #0x0                   	// #0
  407384:	mov	w1, #0xa000                	// #40960
  407388:	b	40724c <__fxstatat@plt+0x560c>
  40738c:	mov	w2, #0x0                   	// #0
  407390:	mov	x1, x19
  407394:	mov	x0, x20
  407398:	bl	406278 <__fxstatat@plt+0x4638>
  40739c:	strh	w0, [x19, #108]
  4073a0:	b	407260 <__fxstatat@plt+0x5620>
  4073a4:	mov	x27, x19
  4073a8:	b	407270 <__fxstatat@plt+0x5630>
  4073ac:	ldr	x0, [x20, #64]
  4073b0:	cbz	x0, 4073c0 <__fxstatat@plt+0x5780>
  4073b4:	str	x19, [sp, #96]
  4073b8:	mov	x25, #0x2711                	// #10001
  4073bc:	b	407290 <__fxstatat@plt+0x5650>
  4073c0:	ldr	w1, [sp, #172]
  4073c4:	mov	x0, x24
  4073c8:	bl	4066fc <__fxstatat@plt+0x4abc>
  4073cc:	mov	x1, #0x1994                	// #6548
  4073d0:	movk	x1, #0x102, lsl #16
  4073d4:	cmp	x0, x1
  4073d8:	b.eq	4075ec <__fxstatat@plt+0x59ac>  // b.none
  4073dc:	mov	x1, #0x4d42                	// #19778
  4073e0:	movk	x1, #0xff53, lsl #16
  4073e4:	cmp	x0, x1
  4073e8:	b.eq	4075ec <__fxstatat@plt+0x59ac>  // b.none
  4073ec:	mov	x1, #0x6969                	// #26985
  4073f0:	cmp	x0, x1
  4073f4:	b.eq	4075ec <__fxstatat@plt+0x59ac>  // b.none
  4073f8:	mov	w0, #0x1                   	// #1
  4073fc:	str	w0, [sp, #152]
  407400:	b	4073b4 <__fxstatat@plt+0x5774>
  407404:	ldr	x2, [x20, #32]
  407408:	ldr	x0, [x20, #8]
  40740c:	cbnz	x0, 40742c <__fxstatat@plt+0x57ec>
  407410:	ldr	x0, [x27, #88]
  407414:	tbnz	x0, #63, 407034 <__fxstatat@plt+0x53f4>
  407418:	mov	x0, x27
  40741c:	b	407468 <__fxstatat@plt+0x5828>
  407420:	str	x2, [x0, #56]
  407424:	ldr	x0, [x0, #16]
  407428:	cbz	x0, 407410 <__fxstatat@plt+0x57d0>
  40742c:	ldr	x1, [x0, #48]
  407430:	add	x3, x0, #0xf8
  407434:	cmp	x1, x3
  407438:	b.eq	407420 <__fxstatat@plt+0x57e0>  // b.none
  40743c:	ldr	x3, [x0, #56]
  407440:	sub	x1, x1, x3
  407444:	add	x1, x2, x1
  407448:	str	x1, [x0, #48]
  40744c:	b	407420 <__fxstatat@plt+0x57e0>
  407450:	str	x2, [x0, #56]
  407454:	ldr	x1, [x0, #16]
  407458:	cbz	x1, 40748c <__fxstatat@plt+0x584c>
  40745c:	mov	x0, x1
  407460:	ldr	x1, [x0, #88]
  407464:	tbnz	x1, #63, 407034 <__fxstatat@plt+0x53f4>
  407468:	ldr	x1, [x0, #48]
  40746c:	add	x3, x0, #0xf8
  407470:	cmp	x1, x3
  407474:	b.eq	407450 <__fxstatat@plt+0x5810>  // b.none
  407478:	ldr	x3, [x0, #56]
  40747c:	sub	x1, x1, x3
  407480:	add	x1, x2, x1
  407484:	str	x1, [x0, #48]
  407488:	b	407450 <__fxstatat@plt+0x5810>
  40748c:	ldr	x0, [x0, #8]
  407490:	b	407460 <__fxstatat@plt+0x5820>
  407494:	str	wzr, [sp, #152]
  407498:	mov	x25, #0x0                   	// #0
  40749c:	b	407034 <__fxstatat@plt+0x53f4>
  4074a0:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  4074a4:	add	x3, x3, #0x840
  4074a8:	mov	w2, #0xffffffff            	// #-1
  4074ac:	ldr	x1, [x24, #8]
  4074b0:	mov	x0, x20
  4074b4:	bl	406a5c <__fxstatat@plt+0x4e1c>
  4074b8:	cmp	w0, #0x0
  4074bc:	cset	w0, ne  // ne = any
  4074c0:	b	407094 <__fxstatat@plt+0x5454>
  4074c4:	mov	w0, #0x7                   	// #7
  4074c8:	strh	w0, [x24, #108]
  4074cc:	ldr	w0, [x20, #72]
  4074d0:	orr	w0, w0, #0x2000
  4074d4:	str	w0, [x20, #72]
  4074d8:	mov	x0, x27
  4074dc:	bl	406640 <__fxstatat@plt+0x4a00>
  4074e0:	mov	x27, #0x0                   	// #0
  4074e4:	ldp	x25, x26, [sp, #64]
  4074e8:	b	407168 <__fxstatat@plt+0x5528>
  4074ec:	ldr	w0, [sp, #140]
  4074f0:	cmp	w0, #0x3
  4074f4:	b.eq	40750c <__fxstatat@plt+0x58cc>  // b.none
  4074f8:	mov	x0, x27
  4074fc:	bl	406640 <__fxstatat@plt+0x4a00>
  407500:	mov	x27, #0x0                   	// #0
  407504:	ldp	x25, x26, [sp, #64]
  407508:	b	407168 <__fxstatat@plt+0x5528>
  40750c:	ldrh	w0, [x24, #108]
  407510:	cmp	w0, #0x7
  407514:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  407518:	b.eq	4074f8 <__fxstatat@plt+0x58b8>  // b.none
  40751c:	mov	w0, #0x6                   	// #6
  407520:	strh	w0, [x24, #108]
  407524:	b	4074f8 <__fxstatat@plt+0x58b8>
  407528:	adrp	x0, 406000 <__fxstatat@plt+0x43c0>
  40752c:	add	x0, x0, #0x1d4
  407530:	str	x0, [x20, #64]
  407534:	mov	x2, x25
  407538:	mov	x1, x27
  40753c:	mov	x0, x20
  407540:	bl	406410 <__fxstatat@plt+0x47d0>
  407544:	mov	x27, x0
  407548:	str	xzr, [x20, #64]
  40754c:	ldp	x25, x26, [sp, #64]
  407550:	b	407168 <__fxstatat@plt+0x5528>
  407554:	mov	x2, x25
  407558:	mov	x1, x27
  40755c:	mov	x0, x20
  407560:	bl	406410 <__fxstatat@plt+0x47d0>
  407564:	mov	x27, x0
  407568:	ldp	x25, x26, [sp, #64]
  40756c:	b	407168 <__fxstatat@plt+0x5528>
  407570:	mov	w0, #0x6000                	// #24576
  407574:	str	w0, [x19, #136]
  407578:	mov	x0, #0x1                   	// #1
  40757c:	b	40725c <__fxstatat@plt+0x561c>
  407580:	cmp	w1, #0xa
  407584:	b.eq	407378 <__fxstatat@plt+0x5738>  // b.none
  407588:	mov	w0, #0x1                   	// #1
  40758c:	cmp	w1, #0xc
  407590:	b.eq	4075d4 <__fxstatat@plt+0x5994>  // b.none
  407594:	cmp	w1, #0x8
  407598:	b.eq	4075e4 <__fxstatat@plt+0x59a4>  // b.none
  40759c:	b	407234 <__fxstatat@plt+0x55f4>
  4075a0:	mov	w0, #0x6000                	// #24576
  4075a4:	str	w0, [x19, #136]
  4075a8:	mov	x0, #0x2                   	// #2
  4075ac:	b	40725c <__fxstatat@plt+0x561c>
  4075b0:	cmp	w1, #0x1
  4075b4:	b.ne	407234 <__fxstatat@plt+0x55f4>  // b.any
  4075b8:	mov	w1, #0x1000                	// #4096
  4075bc:	b	40724c <__fxstatat@plt+0x560c>
  4075c0:	cmp	w1, #0xa
  4075c4:	b.eq	407380 <__fxstatat@plt+0x5740>  // b.none
  4075c8:	mov	w0, #0x0                   	// #0
  4075cc:	cmp	w1, #0xc
  4075d0:	b.ne	4075dc <__fxstatat@plt+0x599c>  // b.any
  4075d4:	mov	w1, #0xc000                	// #49152
  4075d8:	b	40724c <__fxstatat@plt+0x560c>
  4075dc:	cmp	w1, #0x8
  4075e0:	b.ne	407234 <__fxstatat@plt+0x55f4>  // b.any
  4075e4:	mov	w1, #0x8000                	// #32768
  4075e8:	b	40724c <__fxstatat@plt+0x560c>
  4075ec:	add	x25, x25, #0x1
  4075f0:	str	x19, [sp, #96]
  4075f4:	str	wzr, [sp, #152]
  4075f8:	b	407290 <__fxstatat@plt+0x5650>
  4075fc:	stp	x29, x30, [sp, #-112]!
  407600:	mov	x29, sp
  407604:	stp	x19, x20, [sp, #16]
  407608:	tst	w1, #0xfffff000
  40760c:	b.ne	407718 <__fxstatat@plt+0x5ad8>  // b.any
  407610:	stp	x21, x22, [sp, #32]
  407614:	stp	x23, x24, [sp, #48]
  407618:	stp	x25, x26, [sp, #64]
  40761c:	mov	x24, x0
  407620:	mov	w21, w1
  407624:	mov	x25, x2
  407628:	mov	w0, #0x204                 	// #516
  40762c:	and	w0, w1, w0
  407630:	cmp	w0, #0x204
  407634:	b.eq	40772c <__fxstatat@plt+0x5aec>  // b.none
  407638:	mov	w0, #0x12                  	// #18
  40763c:	tst	w1, w0
  407640:	b.eq	40774c <__fxstatat@plt+0x5b0c>  // b.none
  407644:	mov	x0, #0x80                  	// #128
  407648:	bl	401910 <malloc@plt>
  40764c:	mov	x20, x0
  407650:	cbz	x0, 407994 <__fxstatat@plt+0x5d54>
  407654:	stp	xzr, xzr, [x0]
  407658:	stp	xzr, xzr, [x0, #16]
  40765c:	stp	xzr, xzr, [x0, #32]
  407660:	stp	xzr, xzr, [x0, #48]
  407664:	stp	xzr, xzr, [x0, #64]
  407668:	stp	xzr, xzr, [x0, #80]
  40766c:	stp	xzr, xzr, [x0, #96]
  407670:	stp	xzr, xzr, [x0, #112]
  407674:	str	x25, [x0, #64]
  407678:	and	w0, w21, #0xfffffdff
  40767c:	orr	w0, w0, #0x4
  407680:	tst	x21, #0x2
  407684:	csel	w0, w21, w0, eq  // eq = none
  407688:	str	w0, [x20, #72]
  40768c:	mov	w0, #0xffffff9c            	// #-100
  407690:	str	w0, [x20, #44]
  407694:	ldr	x0, [x24]
  407698:	cbz	x0, 40776c <__fxstatat@plt+0x5b2c>
  40769c:	mov	x22, x24
  4076a0:	mov	x19, #0x0                   	// #0
  4076a4:	bl	401830 <strlen@plt>
  4076a8:	cmp	x19, x0
  4076ac:	csel	x19, x19, x0, cs  // cs = hs, nlast
  4076b0:	ldr	x0, [x22, #8]!
  4076b4:	cbnz	x0, 4076a4 <__fxstatat@plt+0x5a64>
  4076b8:	add	x19, x19, #0x1
  4076bc:	cmp	x19, #0x1, lsl #12
  4076c0:	mov	x1, #0x1000                	// #4096
  4076c4:	csel	x1, x19, x1, cs  // cs = hs, nlast
  4076c8:	mov	x0, x20
  4076cc:	bl	406200 <__fxstatat@plt+0x45c0>
  4076d0:	and	w0, w0, #0xff
  4076d4:	cbz	w0, 407940 <__fxstatat@plt+0x5d00>
  4076d8:	stp	x27, x28, [sp, #80]
  4076dc:	ldr	x26, [x24]
  4076e0:	cbz	x26, 407968 <__fxstatat@plt+0x5d28>
  4076e4:	mov	x2, #0x0                   	// #0
  4076e8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4076ec:	add	x1, x1, #0x520
  4076f0:	mov	x0, x20
  4076f4:	bl	4064ec <__fxstatat@plt+0x48ac>
  4076f8:	mov	x26, x0
  4076fc:	cbz	x0, 407934 <__fxstatat@plt+0x5cf4>
  407700:	mov	x0, #0xffffffffffffffff    	// #-1
  407704:	str	x0, [x26, #88]
  407708:	str	w0, [x26, #104]
  40770c:	mov	w27, #0x1                   	// #1
  407710:	cbnz	x25, 40796c <__fxstatat@plt+0x5d2c>
  407714:	b	407974 <__fxstatat@plt+0x5d34>
  407718:	bl	401bf0 <__errno_location@plt>
  40771c:	mov	w1, #0x16                  	// #22
  407720:	str	w1, [x0]
  407724:	mov	x20, #0x0                   	// #0
  407728:	b	407958 <__fxstatat@plt+0x5d18>
  40772c:	bl	401bf0 <__errno_location@plt>
  407730:	mov	w1, #0x16                  	// #22
  407734:	str	w1, [x0]
  407738:	mov	x20, #0x0                   	// #0
  40773c:	ldp	x21, x22, [sp, #32]
  407740:	ldp	x23, x24, [sp, #48]
  407744:	ldp	x25, x26, [sp, #64]
  407748:	b	407958 <__fxstatat@plt+0x5d18>
  40774c:	bl	401bf0 <__errno_location@plt>
  407750:	mov	w1, #0x16                  	// #22
  407754:	str	w1, [x0]
  407758:	mov	x20, #0x0                   	// #0
  40775c:	ldp	x21, x22, [sp, #32]
  407760:	ldp	x23, x24, [sp, #48]
  407764:	ldp	x25, x26, [sp, #64]
  407768:	b	407958 <__fxstatat@plt+0x5d18>
  40776c:	mov	x19, #0x0                   	// #0
  407770:	b	4076b8 <__fxstatat@plt+0x5a78>
  407774:	add	x0, x19, x0
  407778:	ldurb	w0, [x0, #-1]
  40777c:	sub	x1, x19, #0x2
  407780:	cmp	w0, #0x2f
  407784:	b.ne	4077e8 <__fxstatat@plt+0x5ba8>  // b.any
  407788:	ldrb	w0, [x1, x2]
  40778c:	cmp	w0, #0x2f
  407790:	b.ne	4077e8 <__fxstatat@plt+0x5ba8>  // b.any
  407794:	sub	x2, x2, #0x1
  407798:	cmp	x2, #0x1
  40779c:	b.hi	407788 <__fxstatat@plt+0x5b48>  // b.pmore
  4077a0:	b	4077e8 <__fxstatat@plt+0x5ba8>
  4077a4:	mov	w2, #0x0                   	// #0
  4077a8:	mov	x1, x19
  4077ac:	mov	x0, x20
  4077b0:	bl	406278 <__fxstatat@plt+0x4638>
  4077b4:	strh	w0, [x19, #108]
  4077b8:	cbz	x25, 40783c <__fxstatat@plt+0x5bfc>
  4077bc:	str	x23, [x19, #16]
  4077c0:	mov	x23, x19
  4077c4:	add	x22, x22, #0x1
  4077c8:	ldr	x19, [x24, x22, lsl #3]
  4077cc:	cbz	x19, 407850 <__fxstatat@plt+0x5c10>
  4077d0:	mov	x0, x19
  4077d4:	bl	401830 <strlen@plt>
  4077d8:	mov	x2, x0
  4077dc:	cmp	w21, #0x0
  4077e0:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  4077e4:	b.hi	407774 <__fxstatat@plt+0x5b34>  // b.pmore
  4077e8:	mov	x1, x19
  4077ec:	mov	x0, x20
  4077f0:	bl	4064ec <__fxstatat@plt+0x48ac>
  4077f4:	mov	x19, x0
  4077f8:	cbz	x0, 407924 <__fxstatat@plt+0x5ce4>
  4077fc:	str	xzr, [x0, #88]
  407800:	str	x26, [x0, #8]
  407804:	add	x0, x0, #0xf8
  407808:	str	x0, [x19, #48]
  40780c:	cmp	x23, #0x0
  407810:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  407814:	b.eq	4077a4 <__fxstatat@plt+0x5b64>  // b.none
  407818:	strh	w28, [x19, #108]
  40781c:	mov	x0, #0x2                   	// #2
  407820:	str	x0, [x19, #168]
  407824:	cbnz	x25, 4077bc <__fxstatat@plt+0x5b7c>
  407828:	str	xzr, [x19, #16]
  40782c:	ldr	x0, [sp, #104]
  407830:	str	x19, [x0, #16]
  407834:	str	x19, [sp, #104]
  407838:	b	4077c4 <__fxstatat@plt+0x5b84>
  40783c:	str	xzr, [x19, #16]
  407840:	cbnz	x23, 40782c <__fxstatat@plt+0x5bec>
  407844:	str	x19, [sp, #104]
  407848:	mov	x23, x19
  40784c:	b	4077c4 <__fxstatat@plt+0x5b84>
  407850:	cmp	x25, #0x0
  407854:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  407858:	b.hi	4078d4 <__fxstatat@plt+0x5c94>  // b.pmore
  40785c:	mov	x2, #0x0                   	// #0
  407860:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  407864:	add	x1, x1, #0x520
  407868:	mov	x0, x20
  40786c:	bl	4064ec <__fxstatat@plt+0x48ac>
  407870:	str	x0, [x20]
  407874:	cbz	x0, 407924 <__fxstatat@plt+0x5ce4>
  407878:	str	x23, [x0, #16]
  40787c:	ldr	x0, [x20]
  407880:	mov	w1, #0x9                   	// #9
  407884:	strh	w1, [x0, #108]
  407888:	ldr	x0, [x20]
  40788c:	mov	x1, #0x1                   	// #1
  407890:	str	x1, [x0, #88]
  407894:	mov	x0, x20
  407898:	bl	406574 <__fxstatat@plt+0x4934>
  40789c:	and	w0, w0, #0xff
  4078a0:	cbz	w0, 407924 <__fxstatat@plt+0x5ce4>
  4078a4:	ldr	w1, [x20, #72]
  4078a8:	mov	w0, #0x204                 	// #516
  4078ac:	tst	w1, w0
  4078b0:	b.eq	4078fc <__fxstatat@plt+0x5cbc>  // b.none
  4078b4:	mov	w1, #0xffffffff            	// #-1
  4078b8:	add	x0, x20, #0x60
  4078bc:	bl	4094f8 <__fxstatat@plt+0x78b8>
  4078c0:	ldp	x21, x22, [sp, #32]
  4078c4:	ldp	x23, x24, [sp, #48]
  4078c8:	ldp	x25, x26, [sp, #64]
  4078cc:	ldp	x27, x28, [sp, #80]
  4078d0:	b	407958 <__fxstatat@plt+0x5d18>
  4078d4:	mov	x2, x22
  4078d8:	mov	x1, x23
  4078dc:	mov	x0, x20
  4078e0:	bl	406410 <__fxstatat@plt+0x47d0>
  4078e4:	mov	x23, x0
  4078e8:	b	40785c <__fxstatat@plt+0x5c1c>
  4078ec:	mov	x23, x19
  4078f0:	b	40785c <__fxstatat@plt+0x5c1c>
  4078f4:	mov	x23, x26
  4078f8:	b	40785c <__fxstatat@plt+0x5c1c>
  4078fc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  407900:	add	x1, x1, #0x848
  407904:	mov	x0, x20
  407908:	bl	4065f4 <__fxstatat@plt+0x49b4>
  40790c:	str	w0, [x20, #40]
  407910:	tbz	w0, #31, 4078b4 <__fxstatat@plt+0x5c74>
  407914:	ldr	w0, [x20, #72]
  407918:	orr	w0, w0, #0x4
  40791c:	str	w0, [x20, #72]
  407920:	b	4078b4 <__fxstatat@plt+0x5c74>
  407924:	mov	x0, x23
  407928:	bl	406640 <__fxstatat@plt+0x4a00>
  40792c:	mov	x0, x26
  407930:	bl	401ad0 <free@plt>
  407934:	ldr	x0, [x20, #32]
  407938:	bl	401ad0 <free@plt>
  40793c:	ldp	x27, x28, [sp, #80]
  407940:	mov	x0, x20
  407944:	bl	401ad0 <free@plt>
  407948:	mov	x20, #0x0                   	// #0
  40794c:	ldp	x21, x22, [sp, #32]
  407950:	ldp	x23, x24, [sp, #48]
  407954:	ldp	x25, x26, [sp, #64]
  407958:	mov	x0, x20
  40795c:	ldp	x19, x20, [sp, #16]
  407960:	ldp	x29, x30, [sp], #112
  407964:	ret
  407968:	cbz	x25, 4078f4 <__fxstatat@plt+0x5cb4>
  40796c:	ldr	w27, [x20, #72]
  407970:	ubfx	x27, x27, #10, #1
  407974:	ldr	x19, [x24]
  407978:	cbz	x19, 4078ec <__fxstatat@plt+0x5cac>
  40797c:	str	xzr, [sp, #104]
  407980:	mov	x22, #0x0                   	// #0
  407984:	mov	x23, #0x0                   	// #0
  407988:	and	w21, w21, #0x800
  40798c:	mov	w28, #0xb                   	// #11
  407990:	b	4077d0 <__fxstatat@plt+0x5b90>
  407994:	ldp	x21, x22, [sp, #32]
  407998:	ldp	x23, x24, [sp, #48]
  40799c:	ldp	x25, x26, [sp, #64]
  4079a0:	b	407958 <__fxstatat@plt+0x5d18>
  4079a4:	stp	x29, x30, [sp, #-32]!
  4079a8:	mov	x29, sp
  4079ac:	stp	x19, x20, [sp, #16]
  4079b0:	mov	x20, x0
  4079b4:	ldr	x0, [x0]
  4079b8:	cbz	x0, 4079d0 <__fxstatat@plt+0x5d90>
  4079bc:	ldr	x1, [x0, #88]
  4079c0:	tbz	x1, #63, 407a24 <__fxstatat@plt+0x5de4>
  4079c4:	mov	x19, x0
  4079c8:	mov	x0, x19
  4079cc:	bl	401ad0 <free@plt>
  4079d0:	ldr	x0, [x20, #8]
  4079d4:	cbz	x0, 4079dc <__fxstatat@plt+0x5d9c>
  4079d8:	bl	406640 <__fxstatat@plt+0x4a00>
  4079dc:	ldr	x0, [x20, #16]
  4079e0:	bl	401ad0 <free@plt>
  4079e4:	ldr	x0, [x20, #32]
  4079e8:	bl	401ad0 <free@plt>
  4079ec:	ldr	w0, [x20, #72]
  4079f0:	tbz	w0, #9, 407a30 <__fxstatat@plt+0x5df0>
  4079f4:	ldr	w0, [x20, #44]
  4079f8:	tbnz	w0, #31, 407a34 <__fxstatat@plt+0x5df4>
  4079fc:	bl	4019f0 <close@plt>
  407a00:	cbz	w0, 407a34 <__fxstatat@plt+0x5df4>
  407a04:	bl	401bf0 <__errno_location@plt>
  407a08:	ldr	w19, [x0]
  407a0c:	b	407a9c <__fxstatat@plt+0x5e5c>
  407a10:	ldr	x19, [x0, #8]
  407a14:	bl	401ad0 <free@plt>
  407a18:	ldr	x0, [x19, #88]
  407a1c:	tbnz	x0, #63, 4079c8 <__fxstatat@plt+0x5d88>
  407a20:	mov	x0, x19
  407a24:	ldr	x19, [x0, #16]
  407a28:	cbnz	x19, 407a14 <__fxstatat@plt+0x5dd4>
  407a2c:	b	407a10 <__fxstatat@plt+0x5dd0>
  407a30:	tbz	w0, #2, 407a70 <__fxstatat@plt+0x5e30>
  407a34:	add	x0, x20, #0x60
  407a38:	bl	4066bc <__fxstatat@plt+0x4a7c>
  407a3c:	ldr	x0, [x20, #80]
  407a40:	mov	w19, #0x0                   	// #0
  407a44:	cbz	x0, 407acc <__fxstatat@plt+0x5e8c>
  407a48:	bl	409004 <__fxstatat@plt+0x73c4>
  407a4c:	mov	x0, x20
  407a50:	bl	406684 <__fxstatat@plt+0x4a44>
  407a54:	mov	x0, x20
  407a58:	bl	401ad0 <free@plt>
  407a5c:	cbnz	w19, 407abc <__fxstatat@plt+0x5e7c>
  407a60:	mov	w0, w19
  407a64:	ldp	x19, x20, [sp, #16]
  407a68:	ldp	x29, x30, [sp], #32
  407a6c:	ret
  407a70:	ldr	w0, [x20, #40]
  407a74:	bl	401860 <fchdir@plt>
  407a78:	mov	w19, w0
  407a7c:	cbz	w0, 407a88 <__fxstatat@plt+0x5e48>
  407a80:	bl	401bf0 <__errno_location@plt>
  407a84:	ldr	w19, [x0]
  407a88:	ldr	w0, [x20, #40]
  407a8c:	bl	4019f0 <close@plt>
  407a90:	cmp	w19, #0x0
  407a94:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407a98:	b.ne	407ab0 <__fxstatat@plt+0x5e70>  // b.any
  407a9c:	add	x0, x20, #0x60
  407aa0:	bl	4066bc <__fxstatat@plt+0x4a7c>
  407aa4:	ldr	x0, [x20, #80]
  407aa8:	cbnz	x0, 407a48 <__fxstatat@plt+0x5e08>
  407aac:	b	407a4c <__fxstatat@plt+0x5e0c>
  407ab0:	bl	401bf0 <__errno_location@plt>
  407ab4:	ldr	w19, [x0]
  407ab8:	b	407a9c <__fxstatat@plt+0x5e5c>
  407abc:	bl	401bf0 <__errno_location@plt>
  407ac0:	str	w19, [x0]
  407ac4:	mov	w19, #0xffffffff            	// #-1
  407ac8:	b	407a60 <__fxstatat@plt+0x5e20>
  407acc:	mov	x0, x20
  407ad0:	bl	406684 <__fxstatat@plt+0x4a44>
  407ad4:	mov	x0, x20
  407ad8:	bl	401ad0 <free@plt>
  407adc:	mov	w19, #0x0                   	// #0
  407ae0:	b	407a60 <__fxstatat@plt+0x5e20>
  407ae4:	stp	x29, x30, [sp, #-64]!
  407ae8:	mov	x29, sp
  407aec:	stp	x19, x20, [sp, #16]
  407af0:	ldr	x19, [x0]
  407af4:	cbz	x19, 40814c <__fxstatat@plt+0x650c>
  407af8:	mov	x20, x0
  407afc:	ldr	w0, [x0, #72]
  407b00:	tbnz	w0, #13, 408148 <__fxstatat@plt+0x6508>
  407b04:	ldrh	w0, [x19, #112]
  407b08:	mov	w1, #0x3                   	// #3
  407b0c:	strh	w1, [x19, #112]
  407b10:	cmp	w0, #0x1
  407b14:	b.eq	407b34 <__fxstatat@plt+0x5ef4>  // b.none
  407b18:	cmp	w0, #0x2
  407b1c:	b.eq	407b4c <__fxstatat@plt+0x5f0c>  // b.none
  407b20:	ldrh	w1, [x19, #108]
  407b24:	cmp	w1, #0x1
  407b28:	b.eq	407bd8 <__fxstatat@plt+0x5f98>  // b.none
  407b2c:	stp	x21, x22, [sp, #32]
  407b30:	b	407df0 <__fxstatat@plt+0x61b0>
  407b34:	mov	w2, #0x0                   	// #0
  407b38:	mov	x1, x19
  407b3c:	mov	x0, x20
  407b40:	bl	406278 <__fxstatat@plt+0x4638>
  407b44:	strh	w0, [x19, #108]
  407b48:	b	40814c <__fxstatat@plt+0x650c>
  407b4c:	ldrh	w1, [x19, #108]
  407b50:	sub	w0, w1, #0xc
  407b54:	and	w0, w0, #0xffff
  407b58:	cmp	w0, #0x1
  407b5c:	b.ls	407b70 <__fxstatat@plt+0x5f30>  // b.plast
  407b60:	cmp	w1, #0x1
  407b64:	b.eq	407be0 <__fxstatat@plt+0x5fa0>  // b.none
  407b68:	stp	x21, x22, [sp, #32]
  407b6c:	b	407df0 <__fxstatat@plt+0x61b0>
  407b70:	mov	w2, #0x1                   	// #1
  407b74:	mov	x1, x19
  407b78:	mov	x0, x20
  407b7c:	bl	406278 <__fxstatat@plt+0x4638>
  407b80:	and	w1, w0, #0xffff
  407b84:	strh	w0, [x19, #108]
  407b88:	cmp	w1, #0x1
  407b8c:	b.ne	407ca0 <__fxstatat@plt+0x6060>  // b.any
  407b90:	ldr	w0, [x20, #72]
  407b94:	tbnz	w0, #2, 407ca0 <__fxstatat@plt+0x6060>
  407b98:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  407b9c:	add	x1, x1, #0x848
  407ba0:	mov	x0, x20
  407ba4:	bl	4065f4 <__fxstatat@plt+0x49b4>
  407ba8:	str	w0, [x19, #68]
  407bac:	tbnz	w0, #31, 407bc0 <__fxstatat@plt+0x5f80>
  407bb0:	ldrh	w0, [x19, #110]
  407bb4:	orr	w0, w0, #0x2
  407bb8:	strh	w0, [x19, #110]
  407bbc:	b	407ca0 <__fxstatat@plt+0x6060>
  407bc0:	bl	401bf0 <__errno_location@plt>
  407bc4:	ldr	w0, [x0]
  407bc8:	str	w0, [x19, #64]
  407bcc:	mov	w0, #0x7                   	// #7
  407bd0:	strh	w0, [x19, #108]
  407bd4:	b	407ca0 <__fxstatat@plt+0x6060>
  407bd8:	cmp	w0, #0x4
  407bdc:	b.eq	407bf8 <__fxstatat@plt+0x5fb8>  // b.none
  407be0:	ldr	w1, [x20, #72]
  407be4:	tbz	w1, #6, 407c34 <__fxstatat@plt+0x5ff4>
  407be8:	ldr	x2, [x19, #120]
  407bec:	ldr	x0, [x20, #24]
  407bf0:	cmp	x2, x0
  407bf4:	b.eq	407c34 <__fxstatat@plt+0x5ff4>  // b.none
  407bf8:	ldrh	w0, [x19, #110]
  407bfc:	tbnz	w0, #1, 407c28 <__fxstatat@plt+0x5fe8>
  407c00:	ldr	x0, [x20, #8]
  407c04:	cbz	x0, 407c10 <__fxstatat@plt+0x5fd0>
  407c08:	bl	406640 <__fxstatat@plt+0x4a00>
  407c0c:	str	xzr, [x20, #8]
  407c10:	mov	w0, #0x6                   	// #6
  407c14:	strh	w0, [x19, #108]
  407c18:	mov	x1, x19
  407c1c:	mov	x0, x20
  407c20:	bl	406c18 <__fxstatat@plt+0x4fd8>
  407c24:	b	40814c <__fxstatat@plt+0x650c>
  407c28:	ldr	w0, [x19, #68]
  407c2c:	bl	4019f0 <close@plt>
  407c30:	b	407c00 <__fxstatat@plt+0x5fc0>
  407c34:	ldr	x0, [x20, #8]
  407c38:	cbz	x0, 407d04 <__fxstatat@plt+0x60c4>
  407c3c:	tbnz	w1, #12, 407cf4 <__fxstatat@plt+0x60b4>
  407c40:	ldr	x3, [x19, #48]
  407c44:	mov	w2, #0xffffffff            	// #-1
  407c48:	mov	x1, x19
  407c4c:	mov	x0, x20
  407c50:	bl	406a5c <__fxstatat@plt+0x4e1c>
  407c54:	cbnz	w0, 407d4c <__fxstatat@plt+0x610c>
  407c58:	ldr	x19, [x20, #8]
  407c5c:	str	xzr, [x20, #8]
  407c60:	ldr	x2, [x20, #32]
  407c64:	ldr	x3, [x19, #8]
  407c68:	ldr	x0, [x3, #72]
  407c6c:	sub	x1, x0, #0x1
  407c70:	ldr	x3, [x3, #56]
  407c74:	ldrb	w3, [x3, x1]
  407c78:	cmp	w3, #0x2f
  407c7c:	csel	x1, x1, x0, eq  // eq = none
  407c80:	add	x0, x2, x1
  407c84:	mov	w3, #0x2f                  	// #47
  407c88:	strb	w3, [x2, x1]
  407c8c:	ldr	x2, [x19, #96]
  407c90:	add	x2, x2, #0x1
  407c94:	add	x1, x19, #0xf8
  407c98:	add	x0, x0, #0x1
  407c9c:	bl	401800 <memmove@plt>
  407ca0:	str	x19, [x20]
  407ca4:	ldrh	w0, [x19, #108]
  407ca8:	cmp	w0, #0xb
  407cac:	b.eq	407fd8 <__fxstatat@plt+0x6398>  // b.none
  407cb0:	ldrh	w0, [x19, #108]
  407cb4:	cmp	w0, #0x1
  407cb8:	b.ne	40814c <__fxstatat@plt+0x650c>  // b.any
  407cbc:	ldr	x0, [x19, #88]
  407cc0:	cbnz	x0, 407ccc <__fxstatat@plt+0x608c>
  407cc4:	ldr	x0, [x19, #120]
  407cc8:	str	x0, [x20, #24]
  407ccc:	mov	x1, x19
  407cd0:	mov	x0, x20
  407cd4:	bl	4068a4 <__fxstatat@plt+0x4c64>
  407cd8:	and	w0, w0, #0xff
  407cdc:	cbnz	w0, 40814c <__fxstatat@plt+0x650c>
  407ce0:	bl	401bf0 <__errno_location@plt>
  407ce4:	mov	w1, #0xc                   	// #12
  407ce8:	str	w1, [x0]
  407cec:	mov	x19, #0x0                   	// #0
  407cf0:	b	40814c <__fxstatat@plt+0x650c>
  407cf4:	and	w1, w1, #0xffffefff
  407cf8:	str	w1, [x20, #72]
  407cfc:	bl	406640 <__fxstatat@plt+0x4a00>
  407d00:	str	xzr, [x20, #8]
  407d04:	mov	w1, #0x3                   	// #3
  407d08:	mov	x0, x20
  407d0c:	bl	406cb8 <__fxstatat@plt+0x5078>
  407d10:	str	x0, [x20, #8]
  407d14:	cbnz	x0, 407c58 <__fxstatat@plt+0x6018>
  407d18:	ldr	w1, [x20, #72]
  407d1c:	tbnz	w1, #13, 40815c <__fxstatat@plt+0x651c>
  407d20:	ldr	w0, [x19, #64]
  407d24:	cbz	w0, 407d3c <__fxstatat@plt+0x60fc>
  407d28:	ldrh	w0, [x19, #108]
  407d2c:	cmp	w0, #0x4
  407d30:	b.eq	407d3c <__fxstatat@plt+0x60fc>  // b.none
  407d34:	mov	w0, #0x7                   	// #7
  407d38:	strh	w0, [x19, #108]
  407d3c:	mov	x1, x19
  407d40:	mov	x0, x20
  407d44:	bl	406c18 <__fxstatat@plt+0x4fd8>
  407d48:	b	40814c <__fxstatat@plt+0x650c>
  407d4c:	bl	401bf0 <__errno_location@plt>
  407d50:	ldr	w0, [x0]
  407d54:	str	w0, [x19, #64]
  407d58:	ldrh	w0, [x19, #110]
  407d5c:	orr	w0, w0, #0x1
  407d60:	strh	w0, [x19, #110]
  407d64:	ldr	x0, [x20, #8]
  407d68:	cbz	x0, 407c58 <__fxstatat@plt+0x6018>
  407d6c:	ldr	x1, [x0, #8]
  407d70:	ldr	x1, [x1, #48]
  407d74:	str	x1, [x0, #48]
  407d78:	ldr	x0, [x0, #16]
  407d7c:	cbnz	x0, 407d6c <__fxstatat@plt+0x612c>
  407d80:	b	407c58 <__fxstatat@plt+0x6018>
  407d84:	str	x0, [x20]
  407d88:	ldr	x1, [x20, #32]
  407d8c:	ldr	x0, [x0, #72]
  407d90:	strb	wzr, [x1, x0]
  407d94:	mov	w1, #0x3                   	// #3
  407d98:	mov	x0, x20
  407d9c:	bl	406cb8 <__fxstatat@plt+0x5078>
  407da0:	mov	x22, x0
  407da4:	cbnz	x0, 407dbc <__fxstatat@plt+0x617c>
  407da8:	ldr	w0, [x20, #72]
  407dac:	tbz	w0, #13, 407e08 <__fxstatat@plt+0x61c8>
  407db0:	mov	x19, x22
  407db4:	ldp	x21, x22, [sp, #32]
  407db8:	b	40814c <__fxstatat@plt+0x650c>
  407dbc:	mov	x0, x21
  407dc0:	bl	401ad0 <free@plt>
  407dc4:	mov	x19, x22
  407dc8:	ldp	x21, x22, [sp, #32]
  407dcc:	b	407c60 <__fxstatat@plt+0x6020>
  407dd0:	str	x19, [x20]
  407dd4:	mov	x0, x21
  407dd8:	bl	401ad0 <free@plt>
  407ddc:	ldr	x0, [x19, #88]
  407de0:	cbz	x0, 407e9c <__fxstatat@plt+0x625c>
  407de4:	ldrh	w0, [x19, #112]
  407de8:	cmp	w0, #0x4
  407dec:	b.ne	407f50 <__fxstatat@plt+0x6310>  // b.any
  407df0:	mov	x21, x19
  407df4:	ldr	x19, [x19, #16]
  407df8:	cbnz	x19, 407dd0 <__fxstatat@plt+0x6190>
  407dfc:	ldr	x0, [x21, #8]
  407e00:	ldr	x1, [x0, #24]
  407e04:	cbnz	x1, 407d84 <__fxstatat@plt+0x6144>
  407e08:	ldr	x22, [x21, #8]
  407e0c:	str	x22, [x20]
  407e10:	mov	x0, x21
  407e14:	bl	401ad0 <free@plt>
  407e18:	ldr	x0, [x22, #88]
  407e1c:	cmn	x0, #0x1
  407e20:	b.eq	408098 <__fxstatat@plt+0x6458>  // b.none
  407e24:	ldrh	w0, [x22, #108]
  407e28:	cmp	w0, #0xb
  407e2c:	b.eq	4080b4 <__fxstatat@plt+0x6474>  // b.none
  407e30:	ldr	x1, [x20, #32]
  407e34:	ldr	x0, [x22, #72]
  407e38:	strb	wzr, [x1, x0]
  407e3c:	ldr	x0, [x22, #88]
  407e40:	cbz	x0, 4080bc <__fxstatat@plt+0x647c>
  407e44:	ldrh	w0, [x22, #110]
  407e48:	tbz	w0, #1, 40810c <__fxstatat@plt+0x64cc>
  407e4c:	ldr	w0, [x20, #72]
  407e50:	tbnz	w0, #2, 407e68 <__fxstatat@plt+0x6228>
  407e54:	tbz	w0, #9, 4080e4 <__fxstatat@plt+0x64a4>
  407e58:	mov	w2, #0x1                   	// #1
  407e5c:	ldr	w1, [x22, #68]
  407e60:	mov	x0, x20
  407e64:	bl	406988 <__fxstatat@plt+0x4d48>
  407e68:	ldr	w0, [x22, #68]
  407e6c:	bl	4019f0 <close@plt>
  407e70:	ldrh	w0, [x22, #108]
  407e74:	cmp	w0, #0x2
  407e78:	b.eq	40818c <__fxstatat@plt+0x654c>  // b.none
  407e7c:	ldr	w0, [x22, #64]
  407e80:	cbnz	w0, 408184 <__fxstatat@plt+0x6544>
  407e84:	mov	w0, #0x6                   	// #6
  407e88:	strh	w0, [x22, #108]
  407e8c:	mov	x1, x22
  407e90:	mov	x0, x20
  407e94:	bl	406c18 <__fxstatat@plt+0x4fd8>
  407e98:	b	40818c <__fxstatat@plt+0x654c>
  407e9c:	mov	x0, x20
  407ea0:	bl	4069fc <__fxstatat@plt+0x4dbc>
  407ea4:	cbnz	w0, 407f2c <__fxstatat@plt+0x62ec>
  407ea8:	mov	x0, x20
  407eac:	bl	406684 <__fxstatat@plt+0x4a44>
  407eb0:	ldr	x2, [x19, #96]
  407eb4:	str	x2, [x19, #72]
  407eb8:	add	x22, x19, #0xf8
  407ebc:	add	x2, x2, #0x1
  407ec0:	mov	x1, x22
  407ec4:	ldr	x0, [x20, #32]
  407ec8:	bl	401800 <memmove@plt>
  407ecc:	mov	w1, #0x2f                  	// #47
  407ed0:	mov	x0, x22
  407ed4:	bl	401a00 <strrchr@plt>
  407ed8:	cbz	x0, 407f10 <__fxstatat@plt+0x62d0>
  407edc:	cmp	x22, x0
  407ee0:	b.eq	407f44 <__fxstatat@plt+0x6304>  // b.none
  407ee4:	str	x23, [sp, #48]
  407ee8:	add	x21, x0, #0x1
  407eec:	mov	x0, x21
  407ef0:	bl	401830 <strlen@plt>
  407ef4:	mov	x23, x0
  407ef8:	add	x2, x0, #0x1
  407efc:	mov	x1, x21
  407f00:	mov	x0, x22
  407f04:	bl	401800 <memmove@plt>
  407f08:	str	x23, [x19, #96]
  407f0c:	ldr	x23, [sp, #48]
  407f10:	ldr	x0, [x20, #32]
  407f14:	str	x0, [x19, #56]
  407f18:	str	x0, [x19, #48]
  407f1c:	mov	x0, x20
  407f20:	bl	406574 <__fxstatat@plt+0x4934>
  407f24:	ldp	x21, x22, [sp, #32]
  407f28:	b	407ca0 <__fxstatat@plt+0x6060>
  407f2c:	ldr	w0, [x20, #72]
  407f30:	orr	w0, w0, #0x2000
  407f34:	str	w0, [x20, #72]
  407f38:	mov	x19, #0x0                   	// #0
  407f3c:	ldp	x21, x22, [sp, #32]
  407f40:	b	40814c <__fxstatat@plt+0x650c>
  407f44:	ldrb	w1, [x0, #1]
  407f48:	cbz	w1, 407f10 <__fxstatat@plt+0x62d0>
  407f4c:	b	407ee4 <__fxstatat@plt+0x62a4>
  407f50:	cmp	w0, #0x2
  407f54:	b.eq	407f60 <__fxstatat@plt+0x6320>  // b.none
  407f58:	ldp	x21, x22, [sp, #32]
  407f5c:	b	407c60 <__fxstatat@plt+0x6020>
  407f60:	mov	w2, #0x1                   	// #1
  407f64:	mov	x1, x19
  407f68:	mov	x0, x20
  407f6c:	bl	406278 <__fxstatat@plt+0x4638>
  407f70:	and	w1, w0, #0xffff
  407f74:	strh	w0, [x19, #108]
  407f78:	cmp	w1, #0x1
  407f7c:	b.eq	407f90 <__fxstatat@plt+0x6350>  // b.none
  407f80:	mov	w0, #0x3                   	// #3
  407f84:	strh	w0, [x19, #112]
  407f88:	ldp	x21, x22, [sp, #32]
  407f8c:	b	407c60 <__fxstatat@plt+0x6020>
  407f90:	ldr	w0, [x20, #72]
  407f94:	tbnz	w0, #2, 407f80 <__fxstatat@plt+0x6340>
  407f98:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  407f9c:	add	x1, x1, #0x848
  407fa0:	mov	x0, x20
  407fa4:	bl	4065f4 <__fxstatat@plt+0x49b4>
  407fa8:	str	w0, [x19, #68]
  407fac:	tbnz	w0, #31, 407fc0 <__fxstatat@plt+0x6380>
  407fb0:	ldrh	w0, [x19, #110]
  407fb4:	orr	w0, w0, #0x2
  407fb8:	strh	w0, [x19, #110]
  407fbc:	b	407f80 <__fxstatat@plt+0x6340>
  407fc0:	bl	401bf0 <__errno_location@plt>
  407fc4:	ldr	w0, [x0]
  407fc8:	str	w0, [x19, #64]
  407fcc:	mov	w0, #0x7                   	// #7
  407fd0:	strh	w0, [x19, #108]
  407fd4:	b	407f80 <__fxstatat@plt+0x6340>
  407fd8:	ldr	x0, [x19, #168]
  407fdc:	cmp	x0, #0x2
  407fe0:	b.eq	407ff8 <__fxstatat@plt+0x63b8>  // b.none
  407fe4:	cmp	x0, #0x1
  407fe8:	b.eq	40814c <__fxstatat@plt+0x650c>  // b.none
  407fec:	stp	x21, x22, [sp, #32]
  407ff0:	str	x23, [sp, #48]
  407ff4:	bl	401a30 <abort@plt>
  407ff8:	stp	x21, x22, [sp, #32]
  407ffc:	ldr	x21, [x19, #8]
  408000:	ldr	w0, [x21, #104]
  408004:	cbnz	w0, 408018 <__fxstatat@plt+0x63d8>
  408008:	ldr	w0, [x20, #72]
  40800c:	and	w0, w0, #0x18
  408010:	cmp	w0, #0x18
  408014:	b.eq	408048 <__fxstatat@plt+0x6408>  // b.none
  408018:	mov	w2, #0x0                   	// #0
  40801c:	mov	x1, x19
  408020:	mov	x0, x20
  408024:	bl	406278 <__fxstatat@plt+0x4638>
  408028:	and	w1, w0, #0xffff
  40802c:	strh	w0, [x19, #108]
  408030:	ldr	w0, [x19, #136]
  408034:	and	w0, w0, #0xf000
  408038:	cmp	w0, #0x4, lsl #12
  40803c:	b.eq	408064 <__fxstatat@plt+0x6424>  // b.none
  408040:	ldp	x21, x22, [sp, #32]
  408044:	b	407cb0 <__fxstatat@plt+0x6070>
  408048:	ldr	w1, [x20, #44]
  40804c:	mov	x0, x21
  408050:	bl	406804 <__fxstatat@plt+0x4bc4>
  408054:	cmp	w0, #0x2
  408058:	b.ne	408018 <__fxstatat@plt+0x63d8>  // b.any
  40805c:	ldp	x21, x22, [sp, #32]
  408060:	b	407cb0 <__fxstatat@plt+0x6070>
  408064:	ldr	x0, [x19, #88]
  408068:	cbz	x0, 408164 <__fxstatat@plt+0x6524>
  40806c:	ldr	w0, [x21, #104]
  408070:	sub	w0, w0, #0x1
  408074:	cmn	w0, #0x3
  408078:	b.ls	40808c <__fxstatat@plt+0x644c>  // b.plast
  40807c:	cmp	w1, #0x1
  408080:	b.ne	40817c <__fxstatat@plt+0x653c>  // b.any
  408084:	ldp	x21, x22, [sp, #32]
  408088:	b	407ccc <__fxstatat@plt+0x608c>
  40808c:	str	w0, [x21, #104]
  408090:	ldp	x21, x22, [sp, #32]
  408094:	b	407cb0 <__fxstatat@plt+0x6070>
  408098:	mov	x0, x22
  40809c:	bl	401ad0 <free@plt>
  4080a0:	bl	401bf0 <__errno_location@plt>
  4080a4:	str	wzr, [x0]
  4080a8:	str	xzr, [x20]
  4080ac:	ldp	x21, x22, [sp, #32]
  4080b0:	b	40814c <__fxstatat@plt+0x650c>
  4080b4:	str	x23, [sp, #48]
  4080b8:	bl	401a30 <abort@plt>
  4080bc:	mov	x0, x20
  4080c0:	bl	4069fc <__fxstatat@plt+0x4dbc>
  4080c4:	cbz	w0, 407e70 <__fxstatat@plt+0x6230>
  4080c8:	bl	401bf0 <__errno_location@plt>
  4080cc:	ldr	w0, [x0]
  4080d0:	str	w0, [x22, #64]
  4080d4:	ldr	w0, [x20, #72]
  4080d8:	orr	w0, w0, #0x2000
  4080dc:	str	w0, [x20, #72]
  4080e0:	b	407e70 <__fxstatat@plt+0x6230>
  4080e4:	ldr	w0, [x22, #68]
  4080e8:	bl	401860 <fchdir@plt>
  4080ec:	cbz	w0, 407e68 <__fxstatat@plt+0x6228>
  4080f0:	bl	401bf0 <__errno_location@plt>
  4080f4:	ldr	w0, [x0]
  4080f8:	str	w0, [x22, #64]
  4080fc:	ldr	w0, [x20, #72]
  408100:	orr	w0, w0, #0x2000
  408104:	str	w0, [x20, #72]
  408108:	b	407e68 <__fxstatat@plt+0x6228>
  40810c:	tbnz	w0, #0, 407e70 <__fxstatat@plt+0x6230>
  408110:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  408114:	add	x3, x3, #0x840
  408118:	mov	w2, #0xffffffff            	// #-1
  40811c:	ldr	x1, [x22, #8]
  408120:	mov	x0, x20
  408124:	bl	406a5c <__fxstatat@plt+0x4e1c>
  408128:	cbz	w0, 407e70 <__fxstatat@plt+0x6230>
  40812c:	bl	401bf0 <__errno_location@plt>
  408130:	ldr	w0, [x0]
  408134:	str	w0, [x22, #64]
  408138:	ldr	w0, [x20, #72]
  40813c:	orr	w0, w0, #0x2000
  408140:	str	w0, [x20, #72]
  408144:	b	407e70 <__fxstatat@plt+0x6230>
  408148:	mov	x19, #0x0                   	// #0
  40814c:	mov	x0, x19
  408150:	ldp	x19, x20, [sp, #16]
  408154:	ldp	x29, x30, [sp], #64
  408158:	ret
  40815c:	mov	x19, x0
  408160:	b	40814c <__fxstatat@plt+0x650c>
  408164:	cmp	w1, #0x1
  408168:	b.ne	408174 <__fxstatat@plt+0x6534>  // b.any
  40816c:	ldp	x21, x22, [sp, #32]
  408170:	b	407cc4 <__fxstatat@plt+0x6084>
  408174:	ldp	x21, x22, [sp, #32]
  408178:	b	40814c <__fxstatat@plt+0x650c>
  40817c:	ldp	x21, x22, [sp, #32]
  408180:	b	40814c <__fxstatat@plt+0x650c>
  408184:	mov	w0, #0x7                   	// #7
  408188:	strh	w0, [x22, #108]
  40818c:	ldr	w0, [x20, #72]
  408190:	tst	x0, #0x2000
  408194:	csel	x19, x19, x22, ne  // ne = any
  408198:	ldp	x21, x22, [sp, #32]
  40819c:	b	40814c <__fxstatat@plt+0x650c>
  4081a0:	cmp	w2, #0x4
  4081a4:	b.hi	4081b4 <__fxstatat@plt+0x6574>  // b.pmore
  4081a8:	strh	w2, [x1, #112]
  4081ac:	mov	w0, #0x0                   	// #0
  4081b0:	ret
  4081b4:	stp	x29, x30, [sp, #-16]!
  4081b8:	mov	x29, sp
  4081bc:	bl	401bf0 <__errno_location@plt>
  4081c0:	mov	w1, #0x16                  	// #22
  4081c4:	str	w1, [x0]
  4081c8:	mov	w0, #0x1                   	// #1
  4081cc:	ldp	x29, x30, [sp], #16
  4081d0:	ret
  4081d4:	stp	x29, x30, [sp, #-64]!
  4081d8:	mov	x29, sp
  4081dc:	tst	w1, #0xffffefff
  4081e0:	b.ne	408284 <__fxstatat@plt+0x6644>  // b.any
  4081e4:	stp	x19, x20, [sp, #16]
  4081e8:	stp	x21, x22, [sp, #32]
  4081ec:	mov	x19, x0
  4081f0:	mov	w20, w1
  4081f4:	ldr	x22, [x0]
  4081f8:	bl	401bf0 <__errno_location@plt>
  4081fc:	mov	x21, x0
  408200:	str	wzr, [x0]
  408204:	ldr	w0, [x19, #72]
  408208:	tbnz	w0, #13, 408364 <__fxstatat@plt+0x6724>
  40820c:	ldrh	w1, [x22, #108]
  408210:	cmp	w1, #0x9
  408214:	b.eq	408298 <__fxstatat@plt+0x6658>  // b.none
  408218:	mov	x0, #0x0                   	// #0
  40821c:	cmp	w1, #0x1
  408220:	b.ne	408374 <__fxstatat@plt+0x6734>  // b.any
  408224:	str	x23, [sp, #48]
  408228:	ldr	x0, [x19, #8]
  40822c:	cbz	x0, 408234 <__fxstatat@plt+0x65f4>
  408230:	bl	406640 <__fxstatat@plt+0x4a00>
  408234:	mov	w23, #0x1                   	// #1
  408238:	cmp	w20, #0x1, lsl #12
  40823c:	b.eq	4082a8 <__fxstatat@plt+0x6668>  // b.none
  408240:	ldr	x0, [x22, #88]
  408244:	cbnz	x0, 408260 <__fxstatat@plt+0x6620>
  408248:	ldr	x0, [x22, #48]
  40824c:	ldrb	w0, [x0]
  408250:	cmp	w0, #0x2f
  408254:	b.eq	408260 <__fxstatat@plt+0x6620>  // b.none
  408258:	ldr	w0, [x19, #72]
  40825c:	tbz	w0, #2, 4082bc <__fxstatat@plt+0x667c>
  408260:	mov	w1, w23
  408264:	mov	x0, x19
  408268:	bl	406cb8 <__fxstatat@plt+0x5078>
  40826c:	str	x0, [x19, #8]
  408270:	ldp	x19, x20, [sp, #16]
  408274:	ldp	x21, x22, [sp, #32]
  408278:	ldr	x23, [sp, #48]
  40827c:	ldp	x29, x30, [sp], #64
  408280:	ret
  408284:	bl	401bf0 <__errno_location@plt>
  408288:	mov	w1, #0x16                  	// #22
  40828c:	str	w1, [x0]
  408290:	mov	x0, #0x0                   	// #0
  408294:	b	40827c <__fxstatat@plt+0x663c>
  408298:	ldr	x0, [x22, #16]
  40829c:	ldp	x19, x20, [sp, #16]
  4082a0:	ldp	x21, x22, [sp, #32]
  4082a4:	b	40827c <__fxstatat@plt+0x663c>
  4082a8:	ldr	w0, [x19, #72]
  4082ac:	orr	w0, w0, #0x1000
  4082b0:	str	w0, [x19, #72]
  4082b4:	mov	w23, #0x2                   	// #2
  4082b8:	b	408240 <__fxstatat@plt+0x6600>
  4082bc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4082c0:	add	x1, x1, #0x848
  4082c4:	mov	x0, x19
  4082c8:	bl	4065f4 <__fxstatat@plt+0x49b4>
  4082cc:	mov	w20, w0
  4082d0:	tbnz	w0, #31, 408310 <__fxstatat@plt+0x66d0>
  4082d4:	mov	w1, w23
  4082d8:	mov	x0, x19
  4082dc:	bl	406cb8 <__fxstatat@plt+0x5078>
  4082e0:	str	x0, [x19, #8]
  4082e4:	ldr	w0, [x19, #72]
  4082e8:	tbz	w0, #9, 408328 <__fxstatat@plt+0x66e8>
  4082ec:	mov	w2, #0x1                   	// #1
  4082f0:	mov	w1, w20
  4082f4:	mov	x0, x19
  4082f8:	bl	406988 <__fxstatat@plt+0x4d48>
  4082fc:	ldr	x0, [x19, #8]
  408300:	ldp	x19, x20, [sp, #16]
  408304:	ldp	x21, x22, [sp, #32]
  408308:	ldr	x23, [sp, #48]
  40830c:	b	40827c <__fxstatat@plt+0x663c>
  408310:	str	xzr, [x19, #8]
  408314:	mov	x0, #0x0                   	// #0
  408318:	ldp	x19, x20, [sp, #16]
  40831c:	ldp	x21, x22, [sp, #32]
  408320:	ldr	x23, [sp, #48]
  408324:	b	40827c <__fxstatat@plt+0x663c>
  408328:	mov	w0, w20
  40832c:	bl	401860 <fchdir@plt>
  408330:	cbnz	w0, 408340 <__fxstatat@plt+0x6700>
  408334:	mov	w0, w20
  408338:	bl	4019f0 <close@plt>
  40833c:	b	4082fc <__fxstatat@plt+0x66bc>
  408340:	ldr	w19, [x21]
  408344:	mov	w0, w20
  408348:	bl	4019f0 <close@plt>
  40834c:	str	w19, [x21]
  408350:	mov	x0, #0x0                   	// #0
  408354:	ldp	x19, x20, [sp, #16]
  408358:	ldp	x21, x22, [sp, #32]
  40835c:	ldr	x23, [sp, #48]
  408360:	b	40827c <__fxstatat@plt+0x663c>
  408364:	mov	x0, #0x0                   	// #0
  408368:	ldp	x19, x20, [sp, #16]
  40836c:	ldp	x21, x22, [sp, #32]
  408370:	b	40827c <__fxstatat@plt+0x663c>
  408374:	ldp	x19, x20, [sp, #16]
  408378:	ldp	x21, x22, [sp, #32]
  40837c:	b	40827c <__fxstatat@plt+0x663c>
  408380:	stp	x29, x30, [sp, #-64]!
  408384:	mov	x29, sp
  408388:	stp	x19, x20, [sp, #16]
  40838c:	stp	x21, x22, [sp, #32]
  408390:	mov	x19, x0
  408394:	mov	x22, x1
  408398:	mov	x21, x2
  40839c:	cmp	x0, #0x0
  4083a0:	add	x0, sp, #0x3c
  4083a4:	csel	x19, x0, x19, eq  // eq = none
  4083a8:	mov	x0, x19
  4083ac:	bl	4017e0 <mbrtowc@plt>
  4083b0:	mov	x20, x0
  4083b4:	cmp	x21, #0x0
  4083b8:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4083bc:	b.hi	4083d4 <__fxstatat@plt+0x6794>  // b.pmore
  4083c0:	mov	x0, x20
  4083c4:	ldp	x19, x20, [sp, #16]
  4083c8:	ldp	x21, x22, [sp, #32]
  4083cc:	ldp	x29, x30, [sp], #64
  4083d0:	ret
  4083d4:	mov	w0, #0x0                   	// #0
  4083d8:	bl	408588 <__fxstatat@plt+0x6948>
  4083dc:	and	w0, w0, #0xff
  4083e0:	cbnz	w0, 4083c0 <__fxstatat@plt+0x6780>
  4083e4:	ldrb	w0, [x22]
  4083e8:	str	w0, [x19]
  4083ec:	mov	x20, #0x1                   	// #1
  4083f0:	b	4083c0 <__fxstatat@plt+0x6780>
  4083f4:	stp	x29, x30, [sp, #-48]!
  4083f8:	mov	x29, sp
  4083fc:	stp	x19, x20, [sp, #16]
  408400:	str	x21, [sp, #32]
  408404:	mov	x19, x0
  408408:	bl	4018c0 <__fpending@plt>
  40840c:	mov	x21, x0
  408410:	ldr	w20, [x19]
  408414:	and	w20, w20, #0x20
  408418:	mov	x0, x19
  40841c:	bl	40971c <__fxstatat@plt+0x7adc>
  408420:	cbnz	w20, 40844c <__fxstatat@plt+0x680c>
  408424:	cbz	w0, 40843c <__fxstatat@plt+0x67fc>
  408428:	cbnz	x21, 408460 <__fxstatat@plt+0x6820>
  40842c:	bl	401bf0 <__errno_location@plt>
  408430:	ldr	w0, [x0]
  408434:	cmp	w0, #0x9
  408438:	csetm	w0, ne  // ne = any
  40843c:	ldp	x19, x20, [sp, #16]
  408440:	ldr	x21, [sp, #32]
  408444:	ldp	x29, x30, [sp], #48
  408448:	ret
  40844c:	cbnz	w0, 408468 <__fxstatat@plt+0x6828>
  408450:	bl	401bf0 <__errno_location@plt>
  408454:	str	wzr, [x0]
  408458:	mov	w0, #0xffffffff            	// #-1
  40845c:	b	40843c <__fxstatat@plt+0x67fc>
  408460:	mov	w0, #0xffffffff            	// #-1
  408464:	b	40843c <__fxstatat@plt+0x67fc>
  408468:	mov	w0, #0xffffffff            	// #-1
  40846c:	b	40843c <__fxstatat@plt+0x67fc>
  408470:	str	xzr, [x0, #16]
  408474:	mov	w1, #0xf616                	// #62998
  408478:	movk	w1, #0x95, lsl #16
  40847c:	str	w1, [x0, #24]
  408480:	ret
  408484:	mov	x2, x0
  408488:	ldr	w3, [x0, #24]
  40848c:	mov	w0, #0xf616                	// #62998
  408490:	movk	w0, #0x95, lsl #16
  408494:	cmp	w3, w0
  408498:	b.ne	4084cc <__fxstatat@plt+0x688c>  // b.any
  40849c:	ldr	x3, [x2, #16]
  4084a0:	cbz	x3, 408518 <__fxstatat@plt+0x68d8>
  4084a4:	ldr	x4, [x1, #8]
  4084a8:	ldr	x0, [x2]
  4084ac:	cmp	x4, x0
  4084b0:	b.eq	4084f4 <__fxstatat@plt+0x68b4>  // b.none
  4084b4:	add	x4, x3, #0x1
  4084b8:	str	x4, [x2, #16]
  4084bc:	mov	w0, #0x0                   	// #0
  4084c0:	tst	x3, x4
  4084c4:	b.eq	40850c <__fxstatat@plt+0x68cc>  // b.none
  4084c8:	ret
  4084cc:	stp	x29, x30, [sp, #-16]!
  4084d0:	mov	x29, sp
  4084d4:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  4084d8:	add	x3, x3, #0x880
  4084dc:	mov	w2, #0x3c                  	// #60
  4084e0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4084e4:	add	x1, x1, #0x850
  4084e8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4084ec:	add	x0, x0, #0x868
  4084f0:	bl	401be0 <__assert_fail@plt>
  4084f4:	ldr	x5, [x1]
  4084f8:	ldr	x4, [x2, #8]
  4084fc:	mov	w0, #0x1                   	// #1
  408500:	cmp	x5, x4
  408504:	b.ne	4084b4 <__fxstatat@plt+0x6874>  // b.any
  408508:	b	4084c8 <__fxstatat@plt+0x6888>
  40850c:	mov	w0, #0x1                   	// #1
  408510:	cbz	x4, 4084c8 <__fxstatat@plt+0x6888>
  408514:	b	408520 <__fxstatat@plt+0x68e0>
  408518:	mov	x0, #0x1                   	// #1
  40851c:	str	x0, [x2, #16]
  408520:	ldr	x0, [x1]
  408524:	str	x0, [x2, #8]
  408528:	ldr	x0, [x1, #8]
  40852c:	str	x0, [x2]
  408530:	mov	w0, #0x0                   	// #0
  408534:	ret
  408538:	stp	x29, x30, [sp, #-64]!
  40853c:	mov	x29, sp
  408540:	str	x2, [sp, #56]
  408544:	mov	w2, #0x0                   	// #0
  408548:	tbnz	w1, #6, 40855c <__fxstatat@plt+0x691c>
  40854c:	bl	401920 <open@plt>
  408550:	bl	4096c4 <__fxstatat@plt+0x7a84>
  408554:	ldp	x29, x30, [sp], #64
  408558:	ret
  40855c:	add	x2, sp, #0x40
  408560:	str	x2, [sp, #16]
  408564:	str	x2, [sp, #24]
  408568:	add	x2, sp, #0x30
  40856c:	str	x2, [sp, #32]
  408570:	str	wzr, [sp, #44]
  408574:	str	wzr, [sp, #40]
  408578:	ldr	x2, [sp, #24]
  40857c:	sub	x2, x2, #0x8
  408580:	ldr	w2, [x2]
  408584:	b	40854c <__fxstatat@plt+0x690c>
  408588:	stp	x29, x30, [sp, #-32]!
  40858c:	mov	x29, sp
  408590:	mov	x1, #0x0                   	// #0
  408594:	bl	401c30 <setlocale@plt>
  408598:	mov	w1, #0x1                   	// #1
  40859c:	cbz	x0, 4085d8 <__fxstatat@plt+0x6998>
  4085a0:	str	x19, [sp, #16]
  4085a4:	mov	x19, x0
  4085a8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4085ac:	add	x1, x1, #0x890
  4085b0:	bl	401a90 <strcmp@plt>
  4085b4:	mov	w1, #0x0                   	// #0
  4085b8:	cbz	w0, 4085e4 <__fxstatat@plt+0x69a4>
  4085bc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4085c0:	add	x1, x1, #0x898
  4085c4:	mov	x0, x19
  4085c8:	bl	401a90 <strcmp@plt>
  4085cc:	cmp	w0, #0x0
  4085d0:	cset	w1, ne  // ne = any
  4085d4:	ldr	x19, [sp, #16]
  4085d8:	mov	w0, w1
  4085dc:	ldp	x29, x30, [sp], #32
  4085e0:	ret
  4085e4:	ldr	x19, [sp, #16]
  4085e8:	b	4085d8 <__fxstatat@plt+0x6998>
  4085ec:	ror	x2, x0, #3
  4085f0:	udiv	x0, x2, x1
  4085f4:	msub	x0, x0, x1, x2
  4085f8:	ret
  4085fc:	cmp	x1, x0
  408600:	cset	w0, eq  // eq = none
  408604:	ret
  408608:	mov	x1, x0
  40860c:	ldr	x2, [x0, #40]
  408610:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  408614:	add	x0, x0, #0x910
  408618:	cmp	x2, x0
  40861c:	b.eq	4086bc <__fxstatat@plt+0x6a7c>  // b.none
  408620:	ldr	s0, [x2, #8]
  408624:	mov	w0, #0xcccd                	// #52429
  408628:	movk	w0, #0x3dcc, lsl #16
  40862c:	fmov	s1, w0
  408630:	fcmpe	s0, s1
  408634:	b.le	408698 <__fxstatat@plt+0x6a58>
  408638:	mov	w0, #0x6666                	// #26214
  40863c:	movk	w0, #0x3f66, lsl #16
  408640:	fmov	s1, w0
  408644:	fcmpe	s0, s1
  408648:	b.pl	408698 <__fxstatat@plt+0x6a58>  // b.nfrst
  40864c:	mov	w0, #0xcccd                	// #52429
  408650:	movk	w0, #0x3f8c, lsl #16
  408654:	fmov	s1, w0
  408658:	ldr	s2, [x2, #12]
  40865c:	fcmpe	s2, s1
  408660:	b.le	408698 <__fxstatat@plt+0x6a58>
  408664:	ldr	s1, [x2]
  408668:	fcmpe	s1, #0.0
  40866c:	b.lt	408698 <__fxstatat@plt+0x6a58>  // b.tstop
  408670:	mov	w0, #0xcccd                	// #52429
  408674:	movk	w0, #0x3dcc, lsl #16
  408678:	fmov	s2, w0
  40867c:	fadd	s1, s1, s2
  408680:	ldr	s2, [x2, #4]
  408684:	fcmpe	s1, s2
  408688:	b.pl	408698 <__fxstatat@plt+0x6a58>  // b.nfrst
  40868c:	fmov	s3, #1.000000000000000000e+00
  408690:	fcmpe	s2, s3
  408694:	b.ls	4086ac <__fxstatat@plt+0x6a6c>  // b.plast
  408698:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40869c:	add	x0, x0, #0x910
  4086a0:	str	x0, [x1, #40]
  4086a4:	mov	w0, #0x0                   	// #0
  4086a8:	ret
  4086ac:	mov	w0, #0x1                   	// #1
  4086b0:	fcmpe	s0, s1
  4086b4:	b.le	408698 <__fxstatat@plt+0x6a58>
  4086b8:	b	4086a8 <__fxstatat@plt+0x6a68>
  4086bc:	mov	w0, #0x1                   	// #1
  4086c0:	b	4086a8 <__fxstatat@plt+0x6a68>
  4086c4:	ldrb	w2, [x1, #16]
  4086c8:	cbnz	w2, 4086f0 <__fxstatat@plt+0x6ab0>
  4086cc:	ucvtf	s0, x0
  4086d0:	ldr	s1, [x1, #8]
  4086d4:	fdiv	s0, s0, s1
  4086d8:	mov	w0, #0x5f800000            	// #1602224128
  4086dc:	fmov	s1, w0
  4086e0:	mov	x0, #0x0                   	// #0
  4086e4:	fcmpe	s0, s1
  4086e8:	b.ge	408798 <__fxstatat@plt+0x6b58>  // b.tcont
  4086ec:	fcvtzu	x0, s0
  4086f0:	cmp	x0, #0xa
  4086f4:	mov	x1, #0xa                   	// #10
  4086f8:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4086fc:	orr	x0, x0, #0x1
  408700:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408704:	movk	x5, #0xaaab
  408708:	cmn	x0, #0x1
  40870c:	b.ne	408734 <__fxstatat@plt+0x6af4>  // b.any
  408710:	mov	x0, #0x0                   	// #0
  408714:	b	408798 <__fxstatat@plt+0x6b58>
  408718:	mov	x1, #0x3                   	// #3
  40871c:	udiv	x2, x0, x1
  408720:	msub	x1, x2, x1, x0
  408724:	cbnz	x1, 408780 <__fxstatat@plt+0x6b40>
  408728:	add	x0, x0, #0x2
  40872c:	cmn	x0, #0x1
  408730:	b.eq	40879c <__fxstatat@plt+0x6b5c>  // b.none
  408734:	cmp	x0, #0x9
  408738:	b.ls	408718 <__fxstatat@plt+0x6ad8>  // b.plast
  40873c:	umulh	x1, x0, x5
  408740:	and	x2, x1, #0xfffffffffffffffe
  408744:	add	x1, x2, x1, lsr #1
  408748:	cmp	x0, x1
  40874c:	b.eq	408728 <__fxstatat@plt+0x6ae8>  // b.none
  408750:	mov	x3, #0x10                  	// #16
  408754:	mov	x2, #0x9                   	// #9
  408758:	mov	x1, #0x3                   	// #3
  40875c:	add	x2, x2, x3
  408760:	add	x1, x1, #0x2
  408764:	cmp	x2, x0
  408768:	b.cs	40871c <__fxstatat@plt+0x6adc>  // b.hs, b.nlast
  40876c:	add	x3, x3, #0x8
  408770:	udiv	x4, x0, x1
  408774:	msub	x4, x4, x1, x0
  408778:	cbnz	x4, 40875c <__fxstatat@plt+0x6b1c>
  40877c:	b	408728 <__fxstatat@plt+0x6ae8>
  408780:	cmp	xzr, x0, lsr #61
  408784:	cset	x1, ne  // ne = any
  408788:	tst	x0, #0x1000000000000000
  40878c:	csinc	w1, w1, wzr, eq  // eq = none
  408790:	cmp	w1, #0x0
  408794:	csel	x0, x0, xzr, eq  // eq = none
  408798:	ret
  40879c:	mov	x0, #0x0                   	// #0
  4087a0:	b	408798 <__fxstatat@plt+0x6b58>
  4087a4:	stp	x29, x30, [sp, #-32]!
  4087a8:	mov	x29, sp
  4087ac:	str	x19, [sp, #16]
  4087b0:	mov	x19, x0
  4087b4:	mov	x0, x1
  4087b8:	ldr	x2, [x19, #48]
  4087bc:	ldr	x1, [x19, #16]
  4087c0:	blr	x2
  4087c4:	ldr	x1, [x19, #16]
  4087c8:	cmp	x1, x0
  4087cc:	b.ls	4087e4 <__fxstatat@plt+0x6ba4>  // b.plast
  4087d0:	ldr	x1, [x19]
  4087d4:	add	x0, x1, x0, lsl #4
  4087d8:	ldr	x19, [sp, #16]
  4087dc:	ldp	x29, x30, [sp], #32
  4087e0:	ret
  4087e4:	bl	401a30 <abort@plt>
  4087e8:	stp	x29, x30, [sp, #-80]!
  4087ec:	mov	x29, sp
  4087f0:	stp	x21, x22, [sp, #32]
  4087f4:	stp	x23, x24, [sp, #48]
  4087f8:	mov	x21, x0
  4087fc:	ldr	x22, [x1]
  408800:	ldr	x0, [x1, #8]
  408804:	cmp	x22, x0
  408808:	b.cs	40893c <__fxstatat@plt+0x6cfc>  // b.hs, b.nlast
  40880c:	stp	x19, x20, [sp, #16]
  408810:	str	x25, [sp, #64]
  408814:	mov	x23, x1
  408818:	and	w24, w2, #0xff
  40881c:	mov	x25, #0x10                  	// #16
  408820:	b	4088dc <__fxstatat@plt+0x6c9c>
  408824:	str	x20, [x0]
  408828:	ldr	x0, [x21, #24]
  40882c:	add	x0, x0, #0x1
  408830:	str	x0, [x21, #24]
  408834:	str	xzr, [x2]
  408838:	ldr	x0, [x21, #72]
  40883c:	str	x0, [x2, #8]
  408840:	str	x2, [x21, #72]
  408844:	cbz	x19, 408878 <__fxstatat@plt+0x6c38>
  408848:	ldr	x20, [x19]
  40884c:	mov	x1, x20
  408850:	mov	x0, x21
  408854:	bl	4087a4 <__fxstatat@plt+0x6b64>
  408858:	mov	x2, x19
  40885c:	ldr	x19, [x19, #8]
  408860:	ldr	x1, [x0]
  408864:	cbz	x1, 408824 <__fxstatat@plt+0x6be4>
  408868:	ldr	x1, [x0, #8]
  40886c:	str	x1, [x2, #8]
  408870:	str	x2, [x0, #8]
  408874:	b	408844 <__fxstatat@plt+0x6c04>
  408878:	ldr	x20, [x22]
  40887c:	str	xzr, [x22, #8]
  408880:	cbnz	w24, 4088cc <__fxstatat@plt+0x6c8c>
  408884:	mov	x1, x20
  408888:	mov	x0, x21
  40888c:	bl	4087a4 <__fxstatat@plt+0x6b64>
  408890:	mov	x19, x0
  408894:	ldr	x0, [x0]
  408898:	cbz	x0, 408908 <__fxstatat@plt+0x6cc8>
  40889c:	ldr	x0, [x21, #72]
  4088a0:	cbz	x0, 4088f0 <__fxstatat@plt+0x6cb0>
  4088a4:	ldr	x1, [x0, #8]
  4088a8:	str	x1, [x21, #72]
  4088ac:	str	x20, [x0]
  4088b0:	ldr	x1, [x19, #8]
  4088b4:	str	x1, [x0, #8]
  4088b8:	str	x0, [x19, #8]
  4088bc:	str	xzr, [x22]
  4088c0:	ldr	x0, [x23, #24]
  4088c4:	sub	x0, x0, #0x1
  4088c8:	str	x0, [x23, #24]
  4088cc:	add	x22, x22, #0x10
  4088d0:	ldr	x0, [x23, #8]
  4088d4:	cmp	x0, x22
  4088d8:	b.ls	40891c <__fxstatat@plt+0x6cdc>  // b.plast
  4088dc:	ldr	x0, [x22]
  4088e0:	cbz	x0, 4088cc <__fxstatat@plt+0x6c8c>
  4088e4:	ldr	x19, [x22, #8]
  4088e8:	cbnz	x19, 408848 <__fxstatat@plt+0x6c08>
  4088ec:	b	408878 <__fxstatat@plt+0x6c38>
  4088f0:	mov	x0, x25
  4088f4:	bl	401910 <malloc@plt>
  4088f8:	cbnz	x0, 4088ac <__fxstatat@plt+0x6c6c>
  4088fc:	ldp	x19, x20, [sp, #16]
  408900:	ldr	x25, [sp, #64]
  408904:	b	408928 <__fxstatat@plt+0x6ce8>
  408908:	str	x20, [x19]
  40890c:	ldr	x0, [x21, #24]
  408910:	add	x0, x0, #0x1
  408914:	str	x0, [x21, #24]
  408918:	b	4088bc <__fxstatat@plt+0x6c7c>
  40891c:	mov	w24, #0x1                   	// #1
  408920:	ldp	x19, x20, [sp, #16]
  408924:	ldr	x25, [sp, #64]
  408928:	mov	w0, w24
  40892c:	ldp	x21, x22, [sp, #32]
  408930:	ldp	x23, x24, [sp, #48]
  408934:	ldp	x29, x30, [sp], #80
  408938:	ret
  40893c:	mov	w24, #0x1                   	// #1
  408940:	b	408928 <__fxstatat@plt+0x6ce8>
  408944:	stp	x29, x30, [sp, #-64]!
  408948:	mov	x29, sp
  40894c:	stp	x19, x20, [sp, #16]
  408950:	stp	x21, x22, [sp, #32]
  408954:	str	x23, [sp, #48]
  408958:	mov	x21, x0
  40895c:	mov	x20, x1
  408960:	mov	x22, x2
  408964:	and	w23, w3, #0xff
  408968:	bl	4087a4 <__fxstatat@plt+0x6b64>
  40896c:	mov	x19, x0
  408970:	str	x0, [x22]
  408974:	ldr	x0, [x0]
  408978:	cbz	x0, 408a14 <__fxstatat@plt+0x6dd4>
  40897c:	cmp	x0, x20
  408980:	b.eq	4089d4 <__fxstatat@plt+0x6d94>  // b.none
  408984:	ldr	x2, [x21, #56]
  408988:	mov	x1, x0
  40898c:	mov	x0, x20
  408990:	blr	x2
  408994:	and	w0, w0, #0xff
  408998:	cbnz	w0, 4089d4 <__fxstatat@plt+0x6d94>
  40899c:	ldr	x0, [x19, #8]
  4089a0:	cbz	x0, 408a14 <__fxstatat@plt+0x6dd4>
  4089a4:	ldr	x1, [x0]
  4089a8:	cmp	x1, x20
  4089ac:	b.eq	408a08 <__fxstatat@plt+0x6dc8>  // b.none
  4089b0:	ldr	x2, [x21, #56]
  4089b4:	mov	x0, x20
  4089b8:	blr	x2
  4089bc:	and	w0, w0, #0xff
  4089c0:	cbnz	w0, 408a08 <__fxstatat@plt+0x6dc8>
  4089c4:	ldr	x19, [x19, #8]
  4089c8:	ldr	x0, [x19, #8]
  4089cc:	cbnz	x0, 4089a4 <__fxstatat@plt+0x6d64>
  4089d0:	b	408a14 <__fxstatat@plt+0x6dd4>
  4089d4:	ldr	x0, [x19]
  4089d8:	cbz	w23, 408a14 <__fxstatat@plt+0x6dd4>
  4089dc:	ldr	x1, [x19, #8]
  4089e0:	cbz	x1, 408a00 <__fxstatat@plt+0x6dc0>
  4089e4:	ldp	x2, x3, [x1]
  4089e8:	stp	x2, x3, [x19]
  4089ec:	str	xzr, [x1]
  4089f0:	ldr	x2, [x21, #72]
  4089f4:	str	x2, [x1, #8]
  4089f8:	str	x1, [x21, #72]
  4089fc:	b	408a14 <__fxstatat@plt+0x6dd4>
  408a00:	str	xzr, [x19]
  408a04:	b	408a14 <__fxstatat@plt+0x6dd4>
  408a08:	ldr	x1, [x19, #8]
  408a0c:	ldr	x0, [x1]
  408a10:	cbnz	w23, 408a28 <__fxstatat@plt+0x6de8>
  408a14:	ldp	x19, x20, [sp, #16]
  408a18:	ldp	x21, x22, [sp, #32]
  408a1c:	ldr	x23, [sp, #48]
  408a20:	ldp	x29, x30, [sp], #64
  408a24:	ret
  408a28:	ldr	x2, [x1, #8]
  408a2c:	str	x2, [x19, #8]
  408a30:	str	xzr, [x1]
  408a34:	ldr	x2, [x21, #72]
  408a38:	str	x2, [x1, #8]
  408a3c:	str	x1, [x21, #72]
  408a40:	b	408a14 <__fxstatat@plt+0x6dd4>
  408a44:	ldr	x0, [x0, #16]
  408a48:	ret
  408a4c:	ldr	x0, [x0, #24]
  408a50:	ret
  408a54:	ldr	x0, [x0, #32]
  408a58:	ret
  408a5c:	ldr	x3, [x0]
  408a60:	ldr	x4, [x0, #8]
  408a64:	cmp	x3, x4
  408a68:	b.cs	408ab0 <__fxstatat@plt+0x6e70>  // b.hs, b.nlast
  408a6c:	mov	x0, #0x0                   	// #0
  408a70:	b	408a8c <__fxstatat@plt+0x6e4c>
  408a74:	mov	x2, #0x1                   	// #1
  408a78:	cmp	x0, x2
  408a7c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  408a80:	add	x3, x3, #0x10
  408a84:	cmp	x3, x4
  408a88:	b.cs	408ab4 <__fxstatat@plt+0x6e74>  // b.hs, b.nlast
  408a8c:	ldr	x1, [x3]
  408a90:	cbz	x1, 408a80 <__fxstatat@plt+0x6e40>
  408a94:	ldr	x1, [x3, #8]
  408a98:	cbz	x1, 408a74 <__fxstatat@plt+0x6e34>
  408a9c:	mov	x2, #0x1                   	// #1
  408aa0:	add	x2, x2, #0x1
  408aa4:	ldr	x1, [x1, #8]
  408aa8:	cbnz	x1, 408aa0 <__fxstatat@plt+0x6e60>
  408aac:	b	408a78 <__fxstatat@plt+0x6e38>
  408ab0:	mov	x0, #0x0                   	// #0
  408ab4:	ret
  408ab8:	mov	x6, x0
  408abc:	ldr	x3, [x0]
  408ac0:	ldr	x4, [x0, #8]
  408ac4:	cmp	x3, x4
  408ac8:	b.cs	408b0c <__fxstatat@plt+0x6ecc>  // b.hs, b.nlast
  408acc:	mov	x2, #0x0                   	// #0
  408ad0:	mov	x5, #0x0                   	// #0
  408ad4:	b	408ae4 <__fxstatat@plt+0x6ea4>
  408ad8:	add	x3, x3, #0x10
  408adc:	cmp	x3, x4
  408ae0:	b.cs	408b14 <__fxstatat@plt+0x6ed4>  // b.hs, b.nlast
  408ae4:	ldr	x1, [x3]
  408ae8:	cbz	x1, 408ad8 <__fxstatat@plt+0x6e98>
  408aec:	add	x5, x5, #0x1
  408af0:	add	x2, x2, #0x1
  408af4:	ldr	x1, [x3, #8]
  408af8:	cbz	x1, 408ad8 <__fxstatat@plt+0x6e98>
  408afc:	add	x2, x2, #0x1
  408b00:	ldr	x1, [x1, #8]
  408b04:	cbnz	x1, 408afc <__fxstatat@plt+0x6ebc>
  408b08:	b	408ad8 <__fxstatat@plt+0x6e98>
  408b0c:	mov	x2, #0x0                   	// #0
  408b10:	mov	x5, #0x0                   	// #0
  408b14:	ldr	x1, [x6, #24]
  408b18:	mov	w0, #0x0                   	// #0
  408b1c:	cmp	x1, x5
  408b20:	b.eq	408b28 <__fxstatat@plt+0x6ee8>  // b.none
  408b24:	ret
  408b28:	ldr	x0, [x6, #32]
  408b2c:	cmp	x0, x2
  408b30:	cset	w0, eq  // eq = none
  408b34:	b	408b24 <__fxstatat@plt+0x6ee4>
  408b38:	stp	x29, x30, [sp, #-64]!
  408b3c:	mov	x29, sp
  408b40:	stp	x19, x20, [sp, #16]
  408b44:	stp	x21, x22, [sp, #32]
  408b48:	str	x23, [sp, #48]
  408b4c:	mov	x20, x0
  408b50:	mov	x19, x1
  408b54:	ldr	x21, [x0, #16]
  408b58:	ldr	x23, [x0, #24]
  408b5c:	bl	408a5c <__fxstatat@plt+0x6e1c>
  408b60:	mov	x22, x0
  408b64:	ldr	x3, [x20, #32]
  408b68:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408b6c:	add	x2, x2, #0x8a0
  408b70:	mov	w1, #0x1                   	// #1
  408b74:	mov	x0, x19
  408b78:	bl	401a80 <__fprintf_chk@plt>
  408b7c:	mov	x3, x21
  408b80:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408b84:	add	x2, x2, #0x8b8
  408b88:	mov	w1, #0x1                   	// #1
  408b8c:	mov	x0, x19
  408b90:	bl	401a80 <__fprintf_chk@plt>
  408b94:	ucvtf	d1, x23
  408b98:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408b9c:	fmov	d0, x0
  408ba0:	fmul	d1, d1, d0
  408ba4:	ucvtf	d0, x21
  408ba8:	fdiv	d0, d1, d0
  408bac:	mov	x3, x23
  408bb0:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408bb4:	add	x2, x2, #0x8d0
  408bb8:	mov	w1, #0x1                   	// #1
  408bbc:	mov	x0, x19
  408bc0:	bl	401a80 <__fprintf_chk@plt>
  408bc4:	mov	x3, x22
  408bc8:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408bcc:	add	x2, x2, #0x8f8
  408bd0:	mov	w1, #0x1                   	// #1
  408bd4:	mov	x0, x19
  408bd8:	bl	401a80 <__fprintf_chk@plt>
  408bdc:	ldp	x19, x20, [sp, #16]
  408be0:	ldp	x21, x22, [sp, #32]
  408be4:	ldr	x23, [sp, #48]
  408be8:	ldp	x29, x30, [sp], #64
  408bec:	ret
  408bf0:	stp	x29, x30, [sp, #-48]!
  408bf4:	mov	x29, sp
  408bf8:	stp	x19, x20, [sp, #16]
  408bfc:	str	x21, [sp, #32]
  408c00:	mov	x21, x0
  408c04:	mov	x20, x1
  408c08:	bl	4087a4 <__fxstatat@plt+0x6b64>
  408c0c:	mov	x19, x0
  408c10:	ldr	x0, [x0]
  408c14:	cbz	x0, 408c5c <__fxstatat@plt+0x701c>
  408c18:	ldr	x1, [x19]
  408c1c:	cmp	x1, x20
  408c20:	b.eq	408c44 <__fxstatat@plt+0x7004>  // b.none
  408c24:	ldr	x2, [x21, #56]
  408c28:	mov	x0, x20
  408c2c:	blr	x2
  408c30:	and	w0, w0, #0xff
  408c34:	cbnz	w0, 408c44 <__fxstatat@plt+0x7004>
  408c38:	ldr	x19, [x19, #8]
  408c3c:	cbnz	x19, 408c18 <__fxstatat@plt+0x6fd8>
  408c40:	b	408c48 <__fxstatat@plt+0x7008>
  408c44:	ldr	x19, [x19]
  408c48:	mov	x0, x19
  408c4c:	ldp	x19, x20, [sp, #16]
  408c50:	ldr	x21, [sp, #32]
  408c54:	ldp	x29, x30, [sp], #48
  408c58:	ret
  408c5c:	mov	x19, x0
  408c60:	b	408c48 <__fxstatat@plt+0x7008>
  408c64:	ldr	x1, [x0, #32]
  408c68:	cbz	x1, 408c9c <__fxstatat@plt+0x705c>
  408c6c:	ldr	x1, [x0]
  408c70:	ldr	x2, [x0, #8]
  408c74:	cmp	x1, x2
  408c78:	b.cs	408c90 <__fxstatat@plt+0x7050>  // b.hs, b.nlast
  408c7c:	ldr	x0, [x1]
  408c80:	cbnz	x0, 408ca0 <__fxstatat@plt+0x7060>
  408c84:	add	x1, x1, #0x10
  408c88:	cmp	x1, x2
  408c8c:	b.cc	408c7c <__fxstatat@plt+0x703c>  // b.lo, b.ul, b.last
  408c90:	stp	x29, x30, [sp, #-16]!
  408c94:	mov	x29, sp
  408c98:	bl	401a30 <abort@plt>
  408c9c:	mov	x0, #0x0                   	// #0
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-32]!
  408ca8:	mov	x29, sp
  408cac:	stp	x19, x20, [sp, #16]
  408cb0:	mov	x20, x0
  408cb4:	mov	x19, x1
  408cb8:	bl	4087a4 <__fxstatat@plt+0x6b64>
  408cbc:	mov	x3, x0
  408cc0:	mov	x2, x0
  408cc4:	b	408cd8 <__fxstatat@plt+0x7098>
  408cc8:	ldr	x0, [x1]
  408ccc:	b	408d0c <__fxstatat@plt+0x70cc>
  408cd0:	ldr	x2, [x2, #8]
  408cd4:	cbz	x2, 408cec <__fxstatat@plt+0x70ac>
  408cd8:	ldr	x4, [x2]
  408cdc:	cmp	x4, x19
  408ce0:	b.ne	408cd0 <__fxstatat@plt+0x7090>  // b.any
  408ce4:	ldr	x1, [x2, #8]
  408ce8:	cbnz	x1, 408cc8 <__fxstatat@plt+0x7088>
  408cec:	ldr	x1, [x20, #8]
  408cf0:	add	x3, x3, #0x10
  408cf4:	cmp	x1, x3
  408cf8:	b.ls	408d08 <__fxstatat@plt+0x70c8>  // b.plast
  408cfc:	ldr	x0, [x3]
  408d00:	cbz	x0, 408cf0 <__fxstatat@plt+0x70b0>
  408d04:	b	408d0c <__fxstatat@plt+0x70cc>
  408d08:	mov	x0, #0x0                   	// #0
  408d0c:	ldp	x19, x20, [sp, #16]
  408d10:	ldp	x29, x30, [sp], #32
  408d14:	ret
  408d18:	mov	x6, x0
  408d1c:	ldr	x5, [x0]
  408d20:	ldr	x0, [x0, #8]
  408d24:	cmp	x5, x0
  408d28:	b.cs	408d7c <__fxstatat@plt+0x713c>  // b.hs, b.nlast
  408d2c:	mov	x0, #0x0                   	// #0
  408d30:	sub	x4, x1, #0x8
  408d34:	b	408d48 <__fxstatat@plt+0x7108>
  408d38:	add	x5, x5, #0x10
  408d3c:	ldr	x1, [x6, #8]
  408d40:	cmp	x1, x5
  408d44:	b.ls	408d78 <__fxstatat@plt+0x7138>  // b.plast
  408d48:	ldr	x1, [x5]
  408d4c:	cbz	x1, 408d38 <__fxstatat@plt+0x70f8>
  408d50:	cmp	x2, x0
  408d54:	b.ls	408d78 <__fxstatat@plt+0x7138>  // b.plast
  408d58:	mov	x1, x5
  408d5c:	add	x0, x0, #0x1
  408d60:	ldr	x3, [x1]
  408d64:	str	x3, [x4, x0, lsl #3]
  408d68:	ldr	x1, [x1, #8]
  408d6c:	cbz	x1, 408d38 <__fxstatat@plt+0x70f8>
  408d70:	cmp	x2, x0
  408d74:	b.ne	408d5c <__fxstatat@plt+0x711c>  // b.any
  408d78:	ret
  408d7c:	mov	x0, #0x0                   	// #0
  408d80:	b	408d78 <__fxstatat@plt+0x7138>
  408d84:	stp	x29, x30, [sp, #-64]!
  408d88:	mov	x29, sp
  408d8c:	stp	x19, x20, [sp, #16]
  408d90:	stp	x23, x24, [sp, #48]
  408d94:	mov	x24, x0
  408d98:	ldr	x23, [x0]
  408d9c:	ldr	x0, [x0, #8]
  408da0:	cmp	x23, x0
  408da4:	b.cs	408e04 <__fxstatat@plt+0x71c4>  // b.hs, b.nlast
  408da8:	stp	x21, x22, [sp, #32]
  408dac:	mov	x21, x1
  408db0:	mov	x22, x2
  408db4:	mov	x20, #0x0                   	// #0
  408db8:	b	408dcc <__fxstatat@plt+0x718c>
  408dbc:	add	x23, x23, #0x10
  408dc0:	ldr	x0, [x24, #8]
  408dc4:	cmp	x0, x23
  408dc8:	b.ls	408dfc <__fxstatat@plt+0x71bc>  // b.plast
  408dcc:	ldr	x0, [x23]
  408dd0:	cbz	x0, 408dbc <__fxstatat@plt+0x717c>
  408dd4:	mov	x19, x23
  408dd8:	mov	x1, x22
  408ddc:	ldr	x0, [x19]
  408de0:	blr	x21
  408de4:	and	w0, w0, #0xff
  408de8:	cbz	w0, 408e0c <__fxstatat@plt+0x71cc>
  408dec:	add	x20, x20, #0x1
  408df0:	ldr	x19, [x19, #8]
  408df4:	cbnz	x19, 408dd8 <__fxstatat@plt+0x7198>
  408df8:	b	408dbc <__fxstatat@plt+0x717c>
  408dfc:	ldp	x21, x22, [sp, #32]
  408e00:	b	408e10 <__fxstatat@plt+0x71d0>
  408e04:	mov	x20, #0x0                   	// #0
  408e08:	b	408e10 <__fxstatat@plt+0x71d0>
  408e0c:	ldp	x21, x22, [sp, #32]
  408e10:	mov	x0, x20
  408e14:	ldp	x19, x20, [sp, #16]
  408e18:	ldp	x23, x24, [sp, #48]
  408e1c:	ldp	x29, x30, [sp], #64
  408e20:	ret
  408e24:	mov	x4, x0
  408e28:	ldrb	w2, [x0]
  408e2c:	cbz	w2, 408e54 <__fxstatat@plt+0x7214>
  408e30:	mov	x0, #0x0                   	// #0
  408e34:	lsl	x3, x0, #5
  408e38:	sub	x0, x3, x0
  408e3c:	add	x2, x0, w2, uxtb
  408e40:	udiv	x0, x2, x1
  408e44:	msub	x0, x0, x1, x2
  408e48:	ldrb	w2, [x4, #1]!
  408e4c:	cbnz	w2, 408e34 <__fxstatat@plt+0x71f4>
  408e50:	ret
  408e54:	mov	x0, #0x0                   	// #0
  408e58:	b	408e50 <__fxstatat@plt+0x7210>
  408e5c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  408e60:	add	x1, x1, #0x910
  408e64:	ldp	x2, x3, [x1]
  408e68:	stp	x2, x3, [x0]
  408e6c:	ldr	w1, [x1, #16]
  408e70:	str	w1, [x0, #16]
  408e74:	ret
  408e78:	stp	x29, x30, [sp, #-64]!
  408e7c:	mov	x29, sp
  408e80:	stp	x19, x20, [sp, #16]
  408e84:	stp	x21, x22, [sp, #32]
  408e88:	stp	x23, x24, [sp, #48]
  408e8c:	mov	x24, x0
  408e90:	mov	x20, x1
  408e94:	mov	x23, x4
  408e98:	adrp	x1, 408000 <__fxstatat@plt+0x63c0>
  408e9c:	add	x1, x1, #0x5ec
  408ea0:	cmp	x2, #0x0
  408ea4:	csel	x22, x1, x2, eq  // eq = none
  408ea8:	adrp	x1, 408000 <__fxstatat@plt+0x63c0>
  408eac:	add	x1, x1, #0x5fc
  408eb0:	cmp	x3, #0x0
  408eb4:	csel	x21, x1, x3, eq  // eq = none
  408eb8:	mov	x0, #0x50                  	// #80
  408ebc:	bl	401910 <malloc@plt>
  408ec0:	mov	x19, x0
  408ec4:	cbz	x0, 408f34 <__fxstatat@plt+0x72f4>
  408ec8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  408ecc:	add	x0, x0, #0x910
  408ed0:	cmp	x20, #0x0
  408ed4:	csel	x20, x0, x20, eq  // eq = none
  408ed8:	str	x20, [x19, #40]
  408edc:	mov	x0, x19
  408ee0:	bl	408608 <__fxstatat@plt+0x69c8>
  408ee4:	and	w0, w0, #0xff
  408ee8:	cbz	w0, 408f4c <__fxstatat@plt+0x730c>
  408eec:	mov	x1, x20
  408ef0:	mov	x0, x24
  408ef4:	bl	4086c4 <__fxstatat@plt+0x6a84>
  408ef8:	mov	x20, x0
  408efc:	str	x0, [x19, #16]
  408f00:	cbz	x0, 408f4c <__fxstatat@plt+0x730c>
  408f04:	mov	x1, #0x10                  	// #16
  408f08:	bl	4019a0 <calloc@plt>
  408f0c:	str	x0, [x19]
  408f10:	cbz	x0, 408f4c <__fxstatat@plt+0x730c>
  408f14:	add	x20, x0, x20, lsl #4
  408f18:	str	x20, [x19, #8]
  408f1c:	str	xzr, [x19, #24]
  408f20:	str	xzr, [x19, #32]
  408f24:	str	x22, [x19, #48]
  408f28:	str	x21, [x19, #56]
  408f2c:	str	x23, [x19, #64]
  408f30:	str	xzr, [x19, #72]
  408f34:	mov	x0, x19
  408f38:	ldp	x19, x20, [sp, #16]
  408f3c:	ldp	x21, x22, [sp, #32]
  408f40:	ldp	x23, x24, [sp, #48]
  408f44:	ldp	x29, x30, [sp], #64
  408f48:	ret
  408f4c:	mov	x0, x19
  408f50:	bl	401ad0 <free@plt>
  408f54:	mov	x19, #0x0                   	// #0
  408f58:	b	408f34 <__fxstatat@plt+0x72f4>
  408f5c:	stp	x29, x30, [sp, #-48]!
  408f60:	mov	x29, sp
  408f64:	stp	x19, x20, [sp, #16]
  408f68:	str	x21, [sp, #32]
  408f6c:	mov	x20, x0
  408f70:	ldr	x21, [x0]
  408f74:	ldr	x0, [x0, #8]
  408f78:	cmp	x21, x0
  408f7c:	b.cc	408ff0 <__fxstatat@plt+0x73b0>  // b.lo, b.ul, b.last
  408f80:	str	xzr, [x20, #24]
  408f84:	str	xzr, [x20, #32]
  408f88:	ldp	x19, x20, [sp, #16]
  408f8c:	ldr	x21, [sp, #32]
  408f90:	ldp	x29, x30, [sp], #48
  408f94:	ret
  408f98:	str	xzr, [x19]
  408f9c:	ldr	x0, [x19, #8]
  408fa0:	ldr	x1, [x20, #72]
  408fa4:	str	x1, [x19, #8]
  408fa8:	str	x19, [x20, #72]
  408fac:	cbz	x0, 408fc8 <__fxstatat@plt+0x7388>
  408fb0:	mov	x19, x0
  408fb4:	ldr	x1, [x20, #64]
  408fb8:	cbz	x1, 408f98 <__fxstatat@plt+0x7358>
  408fbc:	ldr	x0, [x19]
  408fc0:	blr	x1
  408fc4:	b	408f98 <__fxstatat@plt+0x7358>
  408fc8:	ldr	x1, [x20, #64]
  408fcc:	cbz	x1, 408fd8 <__fxstatat@plt+0x7398>
  408fd0:	ldr	x0, [x21]
  408fd4:	blr	x1
  408fd8:	str	xzr, [x21]
  408fdc:	str	xzr, [x21, #8]
  408fe0:	add	x21, x21, #0x10
  408fe4:	ldr	x0, [x20, #8]
  408fe8:	cmp	x0, x21
  408fec:	b.ls	408f80 <__fxstatat@plt+0x7340>  // b.plast
  408ff0:	ldr	x0, [x21]
  408ff4:	cbz	x0, 408fe0 <__fxstatat@plt+0x73a0>
  408ff8:	ldr	x19, [x21, #8]
  408ffc:	cbnz	x19, 408fb4 <__fxstatat@plt+0x7374>
  409000:	b	408fc8 <__fxstatat@plt+0x7388>
  409004:	stp	x29, x30, [sp, #-48]!
  409008:	mov	x29, sp
  40900c:	stp	x19, x20, [sp, #16]
  409010:	str	x21, [sp, #32]
  409014:	mov	x21, x0
  409018:	ldr	x0, [x0, #64]
  40901c:	cbz	x0, 409070 <__fxstatat@plt+0x7430>
  409020:	ldr	x0, [x21, #32]
  409024:	cbz	x0, 409070 <__fxstatat@plt+0x7430>
  409028:	ldr	x20, [x21]
  40902c:	ldr	x0, [x21, #8]
  409030:	cmp	x20, x0
  409034:	b.cc	40904c <__fxstatat@plt+0x740c>  // b.lo, b.ul, b.last
  409038:	b	409080 <__fxstatat@plt+0x7440>
  40903c:	add	x20, x20, #0x10
  409040:	ldr	x0, [x21, #8]
  409044:	cmp	x0, x20
  409048:	b.ls	409070 <__fxstatat@plt+0x7430>  // b.plast
  40904c:	ldr	x0, [x20]
  409050:	cbz	x0, 40903c <__fxstatat@plt+0x73fc>
  409054:	mov	x19, x20
  409058:	ldr	x1, [x21, #64]
  40905c:	ldr	x0, [x19]
  409060:	blr	x1
  409064:	ldr	x19, [x19, #8]
  409068:	cbnz	x19, 409058 <__fxstatat@plt+0x7418>
  40906c:	b	40903c <__fxstatat@plt+0x73fc>
  409070:	ldr	x20, [x21]
  409074:	ldr	x0, [x21, #8]
  409078:	cmp	x20, x0
  40907c:	b.cc	4090c8 <__fxstatat@plt+0x7488>  // b.lo, b.ul, b.last
  409080:	ldr	x19, [x21, #72]
  409084:	cbz	x19, 409098 <__fxstatat@plt+0x7458>
  409088:	mov	x0, x19
  40908c:	ldr	x19, [x19, #8]
  409090:	bl	401ad0 <free@plt>
  409094:	cbnz	x19, 409088 <__fxstatat@plt+0x7448>
  409098:	ldr	x0, [x21]
  40909c:	bl	401ad0 <free@plt>
  4090a0:	mov	x0, x21
  4090a4:	bl	401ad0 <free@plt>
  4090a8:	ldp	x19, x20, [sp, #16]
  4090ac:	ldr	x21, [sp, #32]
  4090b0:	ldp	x29, x30, [sp], #48
  4090b4:	ret
  4090b8:	add	x20, x20, #0x10
  4090bc:	ldr	x0, [x21, #8]
  4090c0:	cmp	x0, x20
  4090c4:	b.ls	409080 <__fxstatat@plt+0x7440>  // b.plast
  4090c8:	ldr	x19, [x20, #8]
  4090cc:	cbz	x19, 4090b8 <__fxstatat@plt+0x7478>
  4090d0:	mov	x0, x19
  4090d4:	ldr	x19, [x19, #8]
  4090d8:	bl	401ad0 <free@plt>
  4090dc:	cbnz	x19, 4090d0 <__fxstatat@plt+0x7490>
  4090e0:	b	4090b8 <__fxstatat@plt+0x7478>
  4090e4:	stp	x29, x30, [sp, #-128]!
  4090e8:	mov	x29, sp
  4090ec:	stp	x19, x20, [sp, #16]
  4090f0:	str	x21, [sp, #32]
  4090f4:	mov	x19, x0
  4090f8:	mov	x0, x1
  4090fc:	ldr	x21, [x19, #40]
  409100:	mov	x1, x21
  409104:	bl	4086c4 <__fxstatat@plt+0x6a84>
  409108:	cbz	x0, 4091fc <__fxstatat@plt+0x75bc>
  40910c:	mov	x20, x0
  409110:	ldr	x0, [x19, #16]
  409114:	cmp	x0, x20
  409118:	b.eq	409214 <__fxstatat@plt+0x75d4>  // b.none
  40911c:	mov	x1, #0x10                  	// #16
  409120:	mov	x0, x20
  409124:	bl	4019a0 <calloc@plt>
  409128:	str	x0, [sp, #48]
  40912c:	cbz	x0, 40921c <__fxstatat@plt+0x75dc>
  409130:	str	x20, [sp, #64]
  409134:	add	x20, x0, x20, lsl #4
  409138:	str	x20, [sp, #56]
  40913c:	str	xzr, [sp, #72]
  409140:	str	xzr, [sp, #80]
  409144:	str	x21, [sp, #88]
  409148:	ldr	x0, [x19, #48]
  40914c:	str	x0, [sp, #96]
  409150:	ldr	x0, [x19, #56]
  409154:	str	x0, [sp, #104]
  409158:	ldr	x0, [x19, #64]
  40915c:	str	x0, [sp, #112]
  409160:	ldr	x0, [x19, #72]
  409164:	str	x0, [sp, #120]
  409168:	mov	w2, #0x0                   	// #0
  40916c:	mov	x1, x19
  409170:	add	x0, sp, #0x30
  409174:	bl	4087e8 <__fxstatat@plt+0x6ba8>
  409178:	ands	w20, w0, #0xff
  40917c:	b.ne	4091c4 <__fxstatat@plt+0x7584>  // b.any
  409180:	ldr	x0, [sp, #120]
  409184:	str	x0, [x19, #72]
  409188:	mov	w2, #0x1                   	// #1
  40918c:	add	x1, sp, #0x30
  409190:	mov	x0, x19
  409194:	bl	4087e8 <__fxstatat@plt+0x6ba8>
  409198:	and	w0, w0, #0xff
  40919c:	cbz	w0, 4091f8 <__fxstatat@plt+0x75b8>
  4091a0:	mov	w2, #0x0                   	// #0
  4091a4:	add	x1, sp, #0x30
  4091a8:	mov	x0, x19
  4091ac:	bl	4087e8 <__fxstatat@plt+0x6ba8>
  4091b0:	and	w0, w0, #0xff
  4091b4:	cbz	w0, 4091f8 <__fxstatat@plt+0x75b8>
  4091b8:	ldr	x0, [sp, #48]
  4091bc:	bl	401ad0 <free@plt>
  4091c0:	b	409200 <__fxstatat@plt+0x75c0>
  4091c4:	ldr	x0, [x19]
  4091c8:	bl	401ad0 <free@plt>
  4091cc:	ldr	x0, [sp, #48]
  4091d0:	str	x0, [x19]
  4091d4:	ldr	x0, [sp, #56]
  4091d8:	str	x0, [x19, #8]
  4091dc:	ldr	x0, [sp, #64]
  4091e0:	str	x0, [x19, #16]
  4091e4:	ldr	x0, [sp, #72]
  4091e8:	str	x0, [x19, #24]
  4091ec:	ldr	x0, [sp, #120]
  4091f0:	str	x0, [x19, #72]
  4091f4:	b	409200 <__fxstatat@plt+0x75c0>
  4091f8:	bl	401a30 <abort@plt>
  4091fc:	mov	w20, #0x0                   	// #0
  409200:	mov	w0, w20
  409204:	ldp	x19, x20, [sp, #16]
  409208:	ldr	x21, [sp, #32]
  40920c:	ldp	x29, x30, [sp], #128
  409210:	ret
  409214:	mov	w20, #0x1                   	// #1
  409218:	b	409200 <__fxstatat@plt+0x75c0>
  40921c:	mov	w20, #0x0                   	// #0
  409220:	b	409200 <__fxstatat@plt+0x75c0>
  409224:	stp	x29, x30, [sp, #-64]!
  409228:	mov	x29, sp
  40922c:	stp	x19, x20, [sp, #16]
  409230:	str	x21, [sp, #32]
  409234:	cbz	x1, 409274 <__fxstatat@plt+0x7634>
  409238:	mov	x19, x0
  40923c:	mov	x20, x1
  409240:	mov	x21, x2
  409244:	mov	w3, #0x0                   	// #0
  409248:	add	x2, sp, #0x38
  40924c:	bl	408944 <__fxstatat@plt+0x6d04>
  409250:	mov	x1, x0
  409254:	cbz	x0, 409278 <__fxstatat@plt+0x7638>
  409258:	mov	w0, #0x0                   	// #0
  40925c:	cbz	x21, 409264 <__fxstatat@plt+0x7624>
  409260:	str	x1, [x21]
  409264:	ldp	x19, x20, [sp, #16]
  409268:	ldr	x21, [sp, #32]
  40926c:	ldp	x29, x30, [sp], #64
  409270:	ret
  409274:	bl	401a30 <abort@plt>
  409278:	ldr	x0, [x19, #24]
  40927c:	ucvtf	s1, x0
  409280:	ldr	x1, [x19, #40]
  409284:	ldr	x0, [x19, #16]
  409288:	ucvtf	s0, x0
  40928c:	ldr	s2, [x1, #8]
  409290:	fmul	s0, s0, s2
  409294:	fcmpe	s1, s0
  409298:	b.gt	4092e0 <__fxstatat@plt+0x76a0>
  40929c:	ldr	x0, [sp, #56]
  4092a0:	ldr	x1, [x0]
  4092a4:	cbz	x1, 40938c <__fxstatat@plt+0x774c>
  4092a8:	ldr	x1, [x19, #72]
  4092ac:	cbz	x1, 409374 <__fxstatat@plt+0x7734>
  4092b0:	ldr	x0, [x1, #8]
  4092b4:	str	x0, [x19, #72]
  4092b8:	str	x20, [x1]
  4092bc:	ldr	x0, [sp, #56]
  4092c0:	ldr	x2, [x0, #8]
  4092c4:	str	x2, [x1, #8]
  4092c8:	str	x1, [x0, #8]
  4092cc:	ldr	x0, [x19, #32]
  4092d0:	add	x0, x0, #0x1
  4092d4:	str	x0, [x19, #32]
  4092d8:	mov	w0, #0x1                   	// #1
  4092dc:	b	409264 <__fxstatat@plt+0x7624>
  4092e0:	mov	x0, x19
  4092e4:	bl	408608 <__fxstatat@plt+0x69c8>
  4092e8:	ldr	x1, [x19, #40]
  4092ec:	ldr	s2, [x1, #8]
  4092f0:	ldr	x0, [x19, #16]
  4092f4:	ucvtf	s0, x0
  4092f8:	ldr	x0, [x19, #24]
  4092fc:	ucvtf	s1, x0
  409300:	fmul	s3, s2, s0
  409304:	fcmpe	s1, s3
  409308:	b.le	40929c <__fxstatat@plt+0x765c>
  40930c:	ldrb	w0, [x1, #16]
  409310:	cbz	w0, 409364 <__fxstatat@plt+0x7724>
  409314:	ldr	s1, [x1, #12]
  409318:	fmul	s0, s0, s1
  40931c:	mov	w0, #0x5f800000            	// #1602224128
  409320:	fmov	s1, w0
  409324:	mov	w0, #0xffffffff            	// #-1
  409328:	fcmpe	s0, s1
  40932c:	b.ge	409264 <__fxstatat@plt+0x7624>  // b.tcont
  409330:	fcvtzu	x1, s0
  409334:	mov	x0, x19
  409338:	bl	4090e4 <__fxstatat@plt+0x74a4>
  40933c:	and	w1, w0, #0xff
  409340:	mov	w0, #0xffffffff            	// #-1
  409344:	cbz	w1, 409264 <__fxstatat@plt+0x7624>
  409348:	mov	w3, #0x0                   	// #0
  40934c:	add	x2, sp, #0x38
  409350:	mov	x1, x20
  409354:	mov	x0, x19
  409358:	bl	408944 <__fxstatat@plt+0x6d04>
  40935c:	cbz	x0, 40929c <__fxstatat@plt+0x765c>
  409360:	bl	401a30 <abort@plt>
  409364:	ldr	s1, [x1, #12]
  409368:	fmul	s0, s0, s1
  40936c:	fmul	s0, s0, s2
  409370:	b	40931c <__fxstatat@plt+0x76dc>
  409374:	mov	x0, #0x10                  	// #16
  409378:	bl	401910 <malloc@plt>
  40937c:	mov	x1, x0
  409380:	mov	w0, #0xffffffff            	// #-1
  409384:	cbz	x1, 409264 <__fxstatat@plt+0x7624>
  409388:	b	4092b8 <__fxstatat@plt+0x7678>
  40938c:	str	x20, [x0]
  409390:	ldr	x0, [x19, #32]
  409394:	add	x0, x0, #0x1
  409398:	str	x0, [x19, #32]
  40939c:	ldr	x0, [x19, #24]
  4093a0:	add	x0, x0, #0x1
  4093a4:	str	x0, [x19, #24]
  4093a8:	mov	w0, #0x1                   	// #1
  4093ac:	b	409264 <__fxstatat@plt+0x7624>
  4093b0:	stp	x29, x30, [sp, #-48]!
  4093b4:	mov	x29, sp
  4093b8:	str	x19, [sp, #16]
  4093bc:	mov	x19, x1
  4093c0:	add	x2, sp, #0x28
  4093c4:	bl	409224 <__fxstatat@plt+0x75e4>
  4093c8:	cmn	w0, #0x1
  4093cc:	b.eq	4093e8 <__fxstatat@plt+0x77a8>  // b.none
  4093d0:	cmp	w0, #0x0
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	csel	x0, x0, x19, eq  // eq = none
  4093dc:	ldr	x19, [sp, #16]
  4093e0:	ldp	x29, x30, [sp], #48
  4093e4:	ret
  4093e8:	mov	x0, #0x0                   	// #0
  4093ec:	b	4093dc <__fxstatat@plt+0x779c>
  4093f0:	stp	x29, x30, [sp, #-64]!
  4093f4:	mov	x29, sp
  4093f8:	stp	x19, x20, [sp, #16]
  4093fc:	mov	x19, x0
  409400:	mov	w3, #0x1                   	// #1
  409404:	add	x2, sp, #0x38
  409408:	bl	408944 <__fxstatat@plt+0x6d04>
  40940c:	mov	x20, x0
  409410:	cbz	x0, 40942c <__fxstatat@plt+0x77ec>
  409414:	ldr	x0, [x19, #32]
  409418:	sub	x0, x0, #0x1
  40941c:	str	x0, [x19, #32]
  409420:	ldr	x0, [sp, #56]
  409424:	ldr	x0, [x0]
  409428:	cbz	x0, 40943c <__fxstatat@plt+0x77fc>
  40942c:	mov	x0, x20
  409430:	ldp	x19, x20, [sp, #16]
  409434:	ldp	x29, x30, [sp], #64
  409438:	ret
  40943c:	ldr	x0, [x19, #24]
  409440:	sub	x0, x0, #0x1
  409444:	str	x0, [x19, #24]
  409448:	ucvtf	s0, x0
  40944c:	ldr	x1, [x19, #40]
  409450:	ldr	x0, [x19, #16]
  409454:	ucvtf	s1, x0
  409458:	ldr	s2, [x1]
  40945c:	fmul	s1, s1, s2
  409460:	fcmpe	s0, s1
  409464:	b.pl	40942c <__fxstatat@plt+0x77ec>  // b.nfrst
  409468:	mov	x0, x19
  40946c:	bl	408608 <__fxstatat@plt+0x69c8>
  409470:	ldr	x1, [x19, #40]
  409474:	ldr	x0, [x19, #16]
  409478:	ucvtf	s0, x0
  40947c:	ldr	x0, [x19, #24]
  409480:	ucvtf	s2, x0
  409484:	ldr	s1, [x1]
  409488:	fmul	s1, s0, s1
  40948c:	fcmpe	s2, s1
  409490:	b.pl	40942c <__fxstatat@plt+0x77ec>  // b.nfrst
  409494:	ldrb	w0, [x1, #16]
  409498:	cbz	w0, 4094e0 <__fxstatat@plt+0x78a0>
  40949c:	ldr	s1, [x1, #4]
  4094a0:	fmul	s0, s0, s1
  4094a4:	fcvtzu	x1, s0
  4094a8:	mov	x0, x19
  4094ac:	bl	4090e4 <__fxstatat@plt+0x74a4>
  4094b0:	and	w0, w0, #0xff
  4094b4:	cbnz	w0, 40942c <__fxstatat@plt+0x77ec>
  4094b8:	str	x21, [sp, #32]
  4094bc:	ldr	x21, [x19, #72]
  4094c0:	cbz	x21, 4094d4 <__fxstatat@plt+0x7894>
  4094c4:	mov	x0, x21
  4094c8:	ldr	x21, [x21, #8]
  4094cc:	bl	401ad0 <free@plt>
  4094d0:	cbnz	x21, 4094c4 <__fxstatat@plt+0x7884>
  4094d4:	str	xzr, [x19, #72]
  4094d8:	ldr	x21, [sp, #32]
  4094dc:	b	40942c <__fxstatat@plt+0x77ec>
  4094e0:	ldr	s1, [x1, #4]
  4094e4:	fmul	s0, s0, s1
  4094e8:	ldr	s1, [x1, #8]
  4094ec:	fmul	s0, s0, s1
  4094f0:	fcvtzu	x1, s0
  4094f4:	b	4094a8 <__fxstatat@plt+0x7868>
  4094f8:	mov	w2, #0x1                   	// #1
  4094fc:	strb	w2, [x0, #28]
  409500:	str	wzr, [x0, #20]
  409504:	str	wzr, [x0, #24]
  409508:	str	w1, [x0]
  40950c:	str	w1, [x0, #4]
  409510:	str	w1, [x0, #8]
  409514:	str	w1, [x0, #12]
  409518:	str	w1, [x0, #16]
  40951c:	ret
  409520:	ldrb	w0, [x0, #28]
  409524:	ret
  409528:	mov	x2, x0
  40952c:	ldrb	w4, [x0, #28]
  409530:	eor	w4, w4, #0x1
  409534:	ldr	w3, [x0, #20]
  409538:	add	w3, w4, w3
  40953c:	and	w5, w3, #0x3
  409540:	and	x3, x3, #0x3
  409544:	ldr	w0, [x0, x3, lsl #2]
  409548:	str	w1, [x2, x3, lsl #2]
  40954c:	str	w5, [x2, #20]
  409550:	ldr	w1, [x2, #24]
  409554:	cmp	w1, w5
  409558:	b.eq	409564 <__fxstatat@plt+0x7924>  // b.none
  40955c:	strb	wzr, [x2, #28]
  409560:	ret
  409564:	add	w4, w4, w1
  409568:	and	w4, w4, #0x3
  40956c:	str	w4, [x2, #24]
  409570:	b	40955c <__fxstatat@plt+0x791c>
  409574:	mov	x1, x0
  409578:	ldrb	w0, [x0, #28]
  40957c:	cbnz	w0, 4095b0 <__fxstatat@plt+0x7970>
  409580:	ldr	w2, [x1, #20]
  409584:	mov	w3, w2
  409588:	ldr	w0, [x1, x3, lsl #2]
  40958c:	ldr	w4, [x1, #16]
  409590:	str	w4, [x1, x3, lsl #2]
  409594:	ldr	w3, [x1, #24]
  409598:	cmp	w2, w3
  40959c:	b.eq	4095bc <__fxstatat@plt+0x797c>  // b.none
  4095a0:	add	w2, w2, #0x3
  4095a4:	and	w2, w2, #0x3
  4095a8:	str	w2, [x1, #20]
  4095ac:	ret
  4095b0:	stp	x29, x30, [sp, #-16]!
  4095b4:	mov	x29, sp
  4095b8:	bl	401a30 <abort@plt>
  4095bc:	mov	w2, #0x1                   	// #1
  4095c0:	strb	w2, [x1, #28]
  4095c4:	ret
  4095c8:	stp	x29, x30, [sp, #-16]!
  4095cc:	mov	x29, sp
  4095d0:	mov	w0, #0xe                   	// #14
  4095d4:	bl	401900 <nl_langinfo@plt>
  4095d8:	cbz	x0, 4095f8 <__fxstatat@plt+0x79b8>
  4095dc:	ldrb	w2, [x0]
  4095e0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4095e4:	add	x1, x1, #0x928
  4095e8:	cmp	w2, #0x0
  4095ec:	csel	x0, x1, x0, eq  // eq = none
  4095f0:	ldp	x29, x30, [sp], #16
  4095f4:	ret
  4095f8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4095fc:	add	x0, x0, #0x928
  409600:	b	4095f0 <__fxstatat@plt+0x79b0>
  409604:	stp	x29, x30, [sp, #-64]!
  409608:	mov	x29, sp
  40960c:	str	x3, [sp, #56]
  409610:	mov	w3, #0x0                   	// #0
  409614:	tbnz	w2, #6, 409628 <__fxstatat@plt+0x79e8>
  409618:	bl	401bd0 <openat@plt>
  40961c:	bl	4096c4 <__fxstatat@plt+0x7a84>
  409620:	ldp	x29, x30, [sp], #64
  409624:	ret
  409628:	add	x3, sp, #0x40
  40962c:	str	x3, [sp, #16]
  409630:	str	x3, [sp, #24]
  409634:	add	x3, sp, #0x30
  409638:	str	x3, [sp, #32]
  40963c:	str	wzr, [sp, #44]
  409640:	str	wzr, [sp, #40]
  409644:	ldr	x3, [sp, #24]
  409648:	sub	x3, x3, #0x8
  40964c:	ldr	w3, [x3]
  409650:	b	409618 <__fxstatat@plt+0x79d8>
  409654:	stp	x29, x30, [sp, #-48]!
  409658:	mov	x29, sp
  40965c:	stp	x19, x20, [sp, #16]
  409660:	stp	x21, x22, [sp, #32]
  409664:	mov	x21, x3
  409668:	mov	w3, #0x4900                	// #18688
  40966c:	movk	w3, #0x8, lsl #16
  409670:	orr	w2, w2, w3
  409674:	bl	409604 <__fxstatat@plt+0x79c4>
  409678:	mov	x20, #0x0                   	// #0
  40967c:	tbnz	w0, #31, 409694 <__fxstatat@plt+0x7a54>
  409680:	mov	w19, w0
  409684:	bl	401a20 <fdopendir@plt>
  409688:	mov	x20, x0
  40968c:	cbz	x0, 4096a8 <__fxstatat@plt+0x7a68>
  409690:	str	w19, [x21]
  409694:	mov	x0, x20
  409698:	ldp	x19, x20, [sp, #16]
  40969c:	ldp	x21, x22, [sp, #32]
  4096a0:	ldp	x29, x30, [sp], #48
  4096a4:	ret
  4096a8:	bl	401bf0 <__errno_location@plt>
  4096ac:	mov	x21, x0
  4096b0:	ldr	w22, [x0]
  4096b4:	mov	w0, w19
  4096b8:	bl	4019f0 <close@plt>
  4096bc:	str	w22, [x21]
  4096c0:	b	409694 <__fxstatat@plt+0x7a54>
  4096c4:	stp	x29, x30, [sp, #-48]!
  4096c8:	mov	x29, sp
  4096cc:	stp	x19, x20, [sp, #16]
  4096d0:	mov	w19, w0
  4096d4:	cmp	w0, #0x2
  4096d8:	b.ls	4096ec <__fxstatat@plt+0x7aac>  // b.plast
  4096dc:	mov	w0, w19
  4096e0:	ldp	x19, x20, [sp, #16]
  4096e4:	ldp	x29, x30, [sp], #48
  4096e8:	ret
  4096ec:	stp	x21, x22, [sp, #32]
  4096f0:	bl	409bd0 <__fxstatat@plt+0x7f90>
  4096f4:	mov	w21, w0
  4096f8:	bl	401bf0 <__errno_location@plt>
  4096fc:	mov	x20, x0
  409700:	ldr	w22, [x0]
  409704:	mov	w0, w19
  409708:	bl	4019f0 <close@plt>
  40970c:	str	w22, [x20]
  409710:	mov	w19, w21
  409714:	ldp	x21, x22, [sp, #32]
  409718:	b	4096dc <__fxstatat@plt+0x7a9c>
  40971c:	stp	x29, x30, [sp, #-48]!
  409720:	mov	x29, sp
  409724:	stp	x19, x20, [sp, #16]
  409728:	mov	x19, x0
  40972c:	bl	4018e0 <fileno@plt>
  409730:	tbnz	w0, #31, 40978c <__fxstatat@plt+0x7b4c>
  409734:	mov	x0, x19
  409738:	bl	401bb0 <__freading@plt>
  40973c:	cbz	w0, 40975c <__fxstatat@plt+0x7b1c>
  409740:	mov	x0, x19
  409744:	bl	4018e0 <fileno@plt>
  409748:	mov	w2, #0x1                   	// #1
  40974c:	mov	x1, #0x0                   	// #0
  409750:	bl	4018b0 <lseek@plt>
  409754:	cmn	x0, #0x1
  409758:	b.eq	4097a8 <__fxstatat@plt+0x7b68>  // b.none
  40975c:	mov	x0, x19
  409760:	bl	409ad8 <__fxstatat@plt+0x7e98>
  409764:	cbz	w0, 4097a8 <__fxstatat@plt+0x7b68>
  409768:	str	x21, [sp, #32]
  40976c:	bl	401bf0 <__errno_location@plt>
  409770:	mov	x20, x0
  409774:	ldr	w21, [x0]
  409778:	mov	x0, x19
  40977c:	bl	4018f0 <fclose@plt>
  409780:	cbnz	w21, 409798 <__fxstatat@plt+0x7b58>
  409784:	ldr	x21, [sp, #32]
  409788:	b	4097b0 <__fxstatat@plt+0x7b70>
  40978c:	mov	x0, x19
  409790:	bl	4018f0 <fclose@plt>
  409794:	b	4097b0 <__fxstatat@plt+0x7b70>
  409798:	str	w21, [x20]
  40979c:	mov	w0, #0xffffffff            	// #-1
  4097a0:	ldr	x21, [sp, #32]
  4097a4:	b	4097b0 <__fxstatat@plt+0x7b70>
  4097a8:	mov	x0, x19
  4097ac:	bl	4018f0 <fclose@plt>
  4097b0:	ldp	x19, x20, [sp, #16]
  4097b4:	ldp	x29, x30, [sp], #48
  4097b8:	ret
  4097bc:	stp	x29, x30, [sp, #-112]!
  4097c0:	mov	x29, sp
  4097c4:	stp	x19, x20, [sp, #16]
  4097c8:	mov	w19, w0
  4097cc:	str	x2, [sp, #80]
  4097d0:	str	x3, [sp, #88]
  4097d4:	str	x4, [sp, #96]
  4097d8:	str	x5, [sp, #104]
  4097dc:	add	x0, sp, #0x70
  4097e0:	str	x0, [sp, #48]
  4097e4:	str	x0, [sp, #56]
  4097e8:	add	x0, sp, #0x50
  4097ec:	str	x0, [sp, #64]
  4097f0:	mov	w0, #0xffffffe0            	// #-32
  4097f4:	str	w0, [sp, #72]
  4097f8:	str	wzr, [sp, #76]
  4097fc:	cbz	w1, 409840 <__fxstatat@plt+0x7c00>
  409800:	cmp	w1, #0x406
  409804:	b.eq	4098a8 <__fxstatat@plt+0x7c68>  // b.none
  409808:	cmp	w1, #0xb
  40980c:	b.gt	409a08 <__fxstatat@plt+0x7dc8>
  409810:	tbz	w1, #31, 4099e4 <__fxstatat@plt+0x7da4>
  409814:	ldr	w2, [sp, #72]
  409818:	ldr	x0, [sp, #48]
  40981c:	tbnz	w2, #31, 409a9c <__fxstatat@plt+0x7e5c>
  409820:	add	x2, x0, #0xf
  409824:	and	x2, x2, #0xfffffffffffffff8
  409828:	str	x2, [sp, #48]
  40982c:	ldr	x2, [x0]
  409830:	mov	w0, w19
  409834:	bl	401b20 <fcntl@plt>
  409838:	mov	w20, w0
  40983c:	b	40986c <__fxstatat@plt+0x7c2c>
  409840:	ldr	w1, [sp, #72]
  409844:	ldr	x0, [sp, #48]
  409848:	tbnz	w1, #31, 40987c <__fxstatat@plt+0x7c3c>
  40984c:	add	x1, x0, #0xb
  409850:	and	x1, x1, #0xfffffffffffffff8
  409854:	str	x1, [sp, #48]
  409858:	ldr	w2, [x0]
  40985c:	mov	w1, #0x0                   	// #0
  409860:	mov	w0, w19
  409864:	bl	401b20 <fcntl@plt>
  409868:	mov	w20, w0
  40986c:	mov	w0, w20
  409870:	ldp	x19, x20, [sp, #16]
  409874:	ldp	x29, x30, [sp], #112
  409878:	ret
  40987c:	add	w2, w1, #0x8
  409880:	str	w2, [sp, #72]
  409884:	cmp	w2, #0x0
  409888:	b.le	40989c <__fxstatat@plt+0x7c5c>
  40988c:	add	x1, x0, #0xb
  409890:	and	x1, x1, #0xfffffffffffffff8
  409894:	str	x1, [sp, #48]
  409898:	b	409858 <__fxstatat@plt+0x7c18>
  40989c:	ldr	x0, [sp, #56]
  4098a0:	add	x0, x0, w1, sxtw
  4098a4:	b	409858 <__fxstatat@plt+0x7c18>
  4098a8:	str	x21, [sp, #32]
  4098ac:	ldr	w1, [sp, #72]
  4098b0:	ldr	x0, [sp, #48]
  4098b4:	tbnz	w1, #31, 409900 <__fxstatat@plt+0x7cc0>
  4098b8:	add	x1, x0, #0xb
  4098bc:	and	x1, x1, #0xfffffffffffffff8
  4098c0:	str	x1, [sp, #48]
  4098c4:	ldr	w21, [x0]
  4098c8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4098cc:	ldr	w0, [x0, #1104]
  4098d0:	tbnz	w0, #31, 409990 <__fxstatat@plt+0x7d50>
  4098d4:	mov	w2, w21
  4098d8:	mov	w1, #0x406                 	// #1030
  4098dc:	mov	w0, w19
  4098e0:	bl	401b20 <fcntl@plt>
  4098e4:	mov	w20, w0
  4098e8:	tbnz	w0, #31, 40992c <__fxstatat@plt+0x7cec>
  4098ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4098f0:	mov	w1, #0x1                   	// #1
  4098f4:	str	w1, [x0, #1104]
  4098f8:	ldr	x21, [sp, #32]
  4098fc:	b	40986c <__fxstatat@plt+0x7c2c>
  409900:	add	w2, w1, #0x8
  409904:	str	w2, [sp, #72]
  409908:	cmp	w2, #0x0
  40990c:	b.le	409920 <__fxstatat@plt+0x7ce0>
  409910:	add	x1, x0, #0xb
  409914:	and	x1, x1, #0xfffffffffffffff8
  409918:	str	x1, [sp, #48]
  40991c:	b	4098c4 <__fxstatat@plt+0x7c84>
  409920:	ldr	x0, [sp, #56]
  409924:	add	x0, x0, w1, sxtw
  409928:	b	4098c4 <__fxstatat@plt+0x7c84>
  40992c:	bl	401bf0 <__errno_location@plt>
  409930:	ldr	w0, [x0]
  409934:	cmp	w0, #0x16
  409938:	b.ne	4098ec <__fxstatat@plt+0x7cac>  // b.any
  40993c:	mov	w2, w21
  409940:	mov	w1, #0x0                   	// #0
  409944:	mov	w0, w19
  409948:	bl	401b20 <fcntl@plt>
  40994c:	mov	w20, w0
  409950:	tbnz	w0, #31, 409ac8 <__fxstatat@plt+0x7e88>
  409954:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  409958:	mov	w1, #0xffffffff            	// #-1
  40995c:	str	w1, [x0, #1104]
  409960:	mov	w1, #0x1                   	// #1
  409964:	mov	w0, w20
  409968:	bl	401b20 <fcntl@plt>
  40996c:	tbnz	w0, #31, 4099c0 <__fxstatat@plt+0x7d80>
  409970:	orr	w2, w0, #0x1
  409974:	mov	w1, #0x2                   	// #2
  409978:	mov	w0, w20
  40997c:	bl	401b20 <fcntl@plt>
  409980:	cmn	w0, #0x1
  409984:	b.eq	4099c0 <__fxstatat@plt+0x7d80>  // b.none
  409988:	ldr	x21, [sp, #32]
  40998c:	b	40986c <__fxstatat@plt+0x7c2c>
  409990:	mov	w2, w21
  409994:	mov	w1, #0x0                   	// #0
  409998:	mov	w0, w19
  40999c:	bl	401b20 <fcntl@plt>
  4099a0:	mov	w20, w0
  4099a4:	tbnz	w0, #31, 409ad0 <__fxstatat@plt+0x7e90>
  4099a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4099ac:	ldr	w0, [x0, #1104]
  4099b0:	cmn	w0, #0x1
  4099b4:	b.eq	409960 <__fxstatat@plt+0x7d20>  // b.none
  4099b8:	ldr	x21, [sp, #32]
  4099bc:	b	40986c <__fxstatat@plt+0x7c2c>
  4099c0:	bl	401bf0 <__errno_location@plt>
  4099c4:	mov	x19, x0
  4099c8:	ldr	w21, [x0]
  4099cc:	mov	w0, w20
  4099d0:	bl	4019f0 <close@plt>
  4099d4:	str	w21, [x19]
  4099d8:	mov	w20, #0xffffffff            	// #-1
  4099dc:	ldr	x21, [sp, #32]
  4099e0:	b	40986c <__fxstatat@plt+0x7c2c>
  4099e4:	mov	x2, #0x1                   	// #1
  4099e8:	lsl	x2, x2, x1
  4099ec:	mov	x0, #0x515                 	// #1301
  4099f0:	tst	x2, x0
  4099f4:	b.ne	409a44 <__fxstatat@plt+0x7e04>  // b.any
  4099f8:	mov	x0, #0xa0a                 	// #2570
  4099fc:	tst	x2, x0
  409a00:	b.ne	409a34 <__fxstatat@plt+0x7df4>  // b.any
  409a04:	b	409814 <__fxstatat@plt+0x7bd4>
  409a08:	sub	w0, w1, #0x400
  409a0c:	cmp	w0, #0xa
  409a10:	b.hi	409814 <__fxstatat@plt+0x7bd4>  // b.pmore
  409a14:	mov	x2, #0x1                   	// #1
  409a18:	lsl	x2, x2, x0
  409a1c:	mov	x0, #0x2c5                 	// #709
  409a20:	tst	x2, x0
  409a24:	b.ne	409a44 <__fxstatat@plt+0x7e04>  // b.any
  409a28:	mov	x0, #0x502                 	// #1282
  409a2c:	tst	x2, x0
  409a30:	b.eq	409814 <__fxstatat@plt+0x7bd4>  // b.none
  409a34:	mov	w0, w19
  409a38:	bl	401b20 <fcntl@plt>
  409a3c:	mov	w20, w0
  409a40:	b	40986c <__fxstatat@plt+0x7c2c>
  409a44:	ldr	w2, [sp, #72]
  409a48:	ldr	x0, [sp, #48]
  409a4c:	tbnz	w2, #31, 409a70 <__fxstatat@plt+0x7e30>
  409a50:	add	x2, x0, #0xb
  409a54:	and	x2, x2, #0xfffffffffffffff8
  409a58:	str	x2, [sp, #48]
  409a5c:	ldr	w2, [x0]
  409a60:	mov	w0, w19
  409a64:	bl	401b20 <fcntl@plt>
  409a68:	mov	w20, w0
  409a6c:	b	40986c <__fxstatat@plt+0x7c2c>
  409a70:	add	w3, w2, #0x8
  409a74:	str	w3, [sp, #72]
  409a78:	cmp	w3, #0x0
  409a7c:	b.le	409a90 <__fxstatat@plt+0x7e50>
  409a80:	add	x2, x0, #0xb
  409a84:	and	x2, x2, #0xfffffffffffffff8
  409a88:	str	x2, [sp, #48]
  409a8c:	b	409a5c <__fxstatat@plt+0x7e1c>
  409a90:	ldr	x0, [sp, #56]
  409a94:	add	x0, x0, w2, sxtw
  409a98:	b	409a5c <__fxstatat@plt+0x7e1c>
  409a9c:	add	w3, w2, #0x8
  409aa0:	str	w3, [sp, #72]
  409aa4:	cmp	w3, #0x0
  409aa8:	b.le	409abc <__fxstatat@plt+0x7e7c>
  409aac:	add	x2, x0, #0xf
  409ab0:	and	x2, x2, #0xfffffffffffffff8
  409ab4:	str	x2, [sp, #48]
  409ab8:	b	40982c <__fxstatat@plt+0x7bec>
  409abc:	ldr	x0, [sp, #56]
  409ac0:	add	x0, x0, w2, sxtw
  409ac4:	b	40982c <__fxstatat@plt+0x7bec>
  409ac8:	ldr	x21, [sp, #32]
  409acc:	b	40986c <__fxstatat@plt+0x7c2c>
  409ad0:	ldr	x21, [sp, #32]
  409ad4:	b	40986c <__fxstatat@plt+0x7c2c>
  409ad8:	stp	x29, x30, [sp, #-32]!
  409adc:	mov	x29, sp
  409ae0:	str	x19, [sp, #16]
  409ae4:	mov	x19, x0
  409ae8:	cbz	x0, 409af4 <__fxstatat@plt+0x7eb4>
  409aec:	bl	401bb0 <__freading@plt>
  409af0:	cbnz	w0, 409b08 <__fxstatat@plt+0x7ec8>
  409af4:	mov	x0, x19
  409af8:	bl	401b30 <fflush@plt>
  409afc:	ldr	x19, [sp, #16]
  409b00:	ldp	x29, x30, [sp], #32
  409b04:	ret
  409b08:	ldr	w0, [x19]
  409b0c:	tbnz	w0, #8, 409b1c <__fxstatat@plt+0x7edc>
  409b10:	mov	x0, x19
  409b14:	bl	401b30 <fflush@plt>
  409b18:	b	409afc <__fxstatat@plt+0x7ebc>
  409b1c:	mov	w2, #0x1                   	// #1
  409b20:	mov	x1, #0x0                   	// #0
  409b24:	mov	x0, x19
  409b28:	bl	409b30 <__fxstatat@plt+0x7ef0>
  409b2c:	b	409b10 <__fxstatat@plt+0x7ed0>
  409b30:	stp	x29, x30, [sp, #-48]!
  409b34:	mov	x29, sp
  409b38:	stp	x19, x20, [sp, #16]
  409b3c:	str	x21, [sp, #32]
  409b40:	mov	x19, x0
  409b44:	mov	x20, x1
  409b48:	mov	w21, w2
  409b4c:	ldr	x1, [x0, #16]
  409b50:	ldr	x0, [x0, #8]
  409b54:	cmp	x1, x0
  409b58:	b.eq	409b7c <__fxstatat@plt+0x7f3c>  // b.none
  409b5c:	mov	w2, w21
  409b60:	mov	x1, x20
  409b64:	mov	x0, x19
  409b68:	bl	401ac0 <fseeko@plt>
  409b6c:	ldp	x19, x20, [sp, #16]
  409b70:	ldr	x21, [sp, #32]
  409b74:	ldp	x29, x30, [sp], #48
  409b78:	ret
  409b7c:	ldr	x1, [x19, #40]
  409b80:	ldr	x0, [x19, #32]
  409b84:	cmp	x1, x0
  409b88:	b.ne	409b5c <__fxstatat@plt+0x7f1c>  // b.any
  409b8c:	ldr	x0, [x19, #72]
  409b90:	cbnz	x0, 409b5c <__fxstatat@plt+0x7f1c>
  409b94:	mov	x0, x19
  409b98:	bl	4018e0 <fileno@plt>
  409b9c:	mov	w2, w21
  409ba0:	mov	x1, x20
  409ba4:	bl	4018b0 <lseek@plt>
  409ba8:	cmn	x0, #0x1
  409bac:	b.eq	409bc8 <__fxstatat@plt+0x7f88>  // b.none
  409bb0:	ldr	w1, [x19]
  409bb4:	and	w1, w1, #0xffffffef
  409bb8:	str	w1, [x19]
  409bbc:	str	x0, [x19, #144]
  409bc0:	mov	w0, #0x0                   	// #0
  409bc4:	b	409b6c <__fxstatat@plt+0x7f2c>
  409bc8:	mov	w0, #0xffffffff            	// #-1
  409bcc:	b	409b6c <__fxstatat@plt+0x7f2c>
  409bd0:	stp	x29, x30, [sp, #-16]!
  409bd4:	mov	x29, sp
  409bd8:	mov	w2, #0x3                   	// #3
  409bdc:	mov	w1, #0x0                   	// #0
  409be0:	bl	4097bc <__fxstatat@plt+0x7b7c>
  409be4:	ldp	x29, x30, [sp], #16
  409be8:	ret
  409bec:	nop
  409bf0:	stp	x29, x30, [sp, #-64]!
  409bf4:	mov	x29, sp
  409bf8:	stp	x19, x20, [sp, #16]
  409bfc:	adrp	x20, 41d000 <__fxstatat@plt+0x1b3c0>
  409c00:	add	x20, x20, #0xdf0
  409c04:	stp	x21, x22, [sp, #32]
  409c08:	adrp	x21, 41d000 <__fxstatat@plt+0x1b3c0>
  409c0c:	add	x21, x21, #0xde8
  409c10:	sub	x20, x20, x21
  409c14:	mov	w22, w0
  409c18:	stp	x23, x24, [sp, #48]
  409c1c:	mov	x23, x1
  409c20:	mov	x24, x2
  409c24:	bl	4017a0 <mbrtowc@plt-0x40>
  409c28:	cmp	xzr, x20, asr #3
  409c2c:	b.eq	409c58 <__fxstatat@plt+0x8018>  // b.none
  409c30:	asr	x20, x20, #3
  409c34:	mov	x19, #0x0                   	// #0
  409c38:	ldr	x3, [x21, x19, lsl #3]
  409c3c:	mov	x2, x24
  409c40:	add	x19, x19, #0x1
  409c44:	mov	x1, x23
  409c48:	mov	w0, w22
  409c4c:	blr	x3
  409c50:	cmp	x20, x19
  409c54:	b.ne	409c38 <__fxstatat@plt+0x7ff8>  // b.any
  409c58:	ldp	x19, x20, [sp, #16]
  409c5c:	ldp	x21, x22, [sp, #32]
  409c60:	ldp	x23, x24, [sp, #48]
  409c64:	ldp	x29, x30, [sp], #64
  409c68:	ret
  409c6c:	nop
  409c70:	ret
  409c74:	nop
  409c78:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  409c7c:	mov	x1, #0x0                   	// #0
  409c80:	ldr	x2, [x2, #576]
  409c84:	b	401880 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409c88 <.fini>:
  409c88:	stp	x29, x30, [sp, #-16]!
  409c8c:	mov	x29, sp
  409c90:	ldp	x29, x30, [sp], #16
  409c94:	ret
