{
  "module_name": "sprd,sc9863a-clk.h",
  "hash_id": "e5893b0df2b1d8f73e977e70cd124ce6d229340d6b3e8a781d95bccadd856930",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sprd,sc9863a-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_SC9863A_H_\n#define _DT_BINDINGS_CLK_SC9863A_H_\n\n#define CLK_MPLL0_GATE\t\t0\n#define CLK_DPLL0_GATE\t\t1\n#define CLK_LPLL_GATE\t\t2\n#define CLK_GPLL_GATE\t\t3\n#define CLK_DPLL1_GATE\t\t4\n#define CLK_MPLL1_GATE\t\t5\n#define CLK_MPLL2_GATE\t\t6\n#define CLK_ISPPLL_GATE\t\t7\n#define CLK_PMU_APB_NUM\t\t(CLK_ISPPLL_GATE + 1)\n\n#define CLK_AUDIO_GATE\t\t0\n#define CLK_RPLL\t\t1\n#define CLK_RPLL_390M\t\t2\n#define CLK_RPLL_260M\t\t3\n#define CLK_RPLL_195M\t\t4\n#define CLK_RPLL_26M\t\t5\n#define CLK_ANLG_PHY_G5_NUM\t(CLK_RPLL_26M + 1)\n\n#define CLK_TWPLL\t\t0\n#define CLK_TWPLL_768M\t\t1\n#define CLK_TWPLL_384M\t\t2\n#define CLK_TWPLL_192M\t\t3\n#define CLK_TWPLL_96M\t\t4\n#define CLK_TWPLL_48M\t\t5\n#define CLK_TWPLL_24M\t\t6\n#define CLK_TWPLL_12M\t\t7\n#define CLK_TWPLL_512M\t\t8\n#define CLK_TWPLL_256M\t\t9\n#define CLK_TWPLL_128M\t\t10\n#define CLK_TWPLL_64M\t\t11\n#define CLK_TWPLL_307M2\t\t12\n#define CLK_TWPLL_219M4\t\t13\n#define CLK_TWPLL_170M6\t\t14\n#define CLK_TWPLL_153M6\t\t15\n#define CLK_TWPLL_76M8\t\t16\n#define CLK_TWPLL_51M2\t\t17\n#define CLK_TWPLL_38M4\t\t18\n#define CLK_TWPLL_19M2\t\t19\n#define CLK_LPLL\t\t20\n#define CLK_LPLL_409M6\t\t21\n#define CLK_LPLL_245M76\t\t22\n#define CLK_GPLL\t\t23\n#define CLK_ISPPLL\t\t24\n#define CLK_ISPPLL_468M\t\t25\n#define CLK_ANLG_PHY_G1_NUM\t(CLK_ISPPLL_468M + 1)\n\n#define CLK_DPLL0\t\t0\n#define CLK_DPLL1\t\t1\n#define CLK_DPLL0_933M\t\t2\n#define CLK_DPLL0_622M3\t\t3\n#define CLK_DPLL0_400M\t\t4\n#define CLK_DPLL0_266M7\t\t5\n#define CLK_DPLL0_123M1\t\t6\n#define CLK_DPLL0_50M\t\t7\n#define CLK_ANLG_PHY_G7_NUM\t(CLK_DPLL0_50M + 1)\n\n#define CLK_MPLL0\t\t0\n#define CLK_MPLL1\t\t1\n#define CLK_MPLL2\t\t2\n#define CLK_MPLL2_675M\t\t3\n#define CLK_ANLG_PHY_G4_NUM\t(CLK_MPLL2_675M + 1)\n\n#define CLK_AP_APB\t\t0\n#define CLK_AP_CE\t\t1\n#define CLK_NANDC_ECC\t\t2\n#define CLK_NANDC_26M\t\t3\n#define CLK_EMMC_32K\t\t4\n#define CLK_SDIO0_32K\t\t5\n#define CLK_SDIO1_32K\t\t6\n#define CLK_SDIO2_32K\t\t7\n#define CLK_OTG_UTMI\t\t8\n#define CLK_AP_UART0\t\t9\n#define CLK_AP_UART1\t\t10\n#define CLK_AP_UART2\t\t11\n#define CLK_AP_UART3\t\t12\n#define CLK_AP_UART4\t\t13\n#define CLK_AP_I2C0\t\t14\n#define CLK_AP_I2C1\t\t15\n#define CLK_AP_I2C2\t\t16\n#define CLK_AP_I2C3\t\t17\n#define CLK_AP_I2C4\t\t18\n#define CLK_AP_I2C5\t\t19\n#define CLK_AP_I2C6\t\t20\n#define CLK_AP_SPI0\t\t21\n#define CLK_AP_SPI1\t\t22\n#define CLK_AP_SPI2\t\t23\n#define CLK_AP_SPI3\t\t24\n#define CLK_AP_IIS0\t\t25\n#define CLK_AP_IIS1\t\t26\n#define CLK_AP_IIS2\t\t27\n#define CLK_SIM0\t\t28\n#define CLK_SIM0_32K\t\t29\n#define CLK_AP_CLK_NUM\t\t(CLK_SIM0_32K + 1)\n\n#define CLK_13M\t\t\t0\n#define CLK_6M5\t\t\t1\n#define CLK_4M3\t\t\t2\n#define CLK_2M\t\t\t3\n#define CLK_250K\t\t4\n#define CLK_RCO_25M\t\t5\n#define CLK_RCO_4M\t\t6\n#define CLK_RCO_2M\t\t7\n#define CLK_EMC\t\t\t8\n#define CLK_AON_APB\t\t9\n#define CLK_ADI\t\t\t10\n#define CLK_AUX0\t\t11\n#define CLK_AUX1\t\t12\n#define CLK_AUX2\t\t13\n#define CLK_PROBE\t\t14\n#define CLK_PWM0\t\t15\n#define CLK_PWM1\t\t16\n#define CLK_PWM2\t\t17\n#define CLK_AON_THM\t\t18\n#define CLK_AUDIF\t\t19\n#define CLK_CPU_DAP\t\t20\n#define CLK_CPU_TS\t\t21\n#define CLK_DJTAG_TCK\t\t22\n#define CLK_EMC_REF\t\t23\n#define CLK_CSSYS\t\t24\n#define CLK_AON_PMU\t\t25\n#define CLK_PMU_26M\t\t26\n#define CLK_AON_TMR\t\t27\n#define CLK_POWER_CPU\t\t28\n#define CLK_AP_AXI\t\t29\n#define CLK_SDIO0_2X\t\t30\n#define CLK_SDIO1_2X\t\t31\n#define CLK_SDIO2_2X\t\t32\n#define CLK_EMMC_2X\t\t33\n#define CLK_DPU\t\t\t34\n#define CLK_DPU_DPI\t\t35\n#define CLK_OTG_REF\t\t36\n#define CLK_SDPHY_APB\t\t37\n#define CLK_ALG_IO_APB\t\t38\n#define CLK_GPU_CORE\t\t39\n#define CLK_GPU_SOC\t\t40\n#define CLK_MM_EMC\t\t41\n#define CLK_MM_AHB\t\t42\n#define CLK_BPC\t\t\t43\n#define CLK_DCAM_IF\t\t44\n#define CLK_ISP\t\t\t45\n#define CLK_JPG\t\t\t46\n#define CLK_CPP\t\t\t47\n#define CLK_SENSOR0\t\t48\n#define CLK_SENSOR1\t\t49\n#define CLK_SENSOR2\t\t50\n#define CLK_MM_VEMC\t\t51\n#define CLK_MM_VAHB\t\t52\n#define CLK_VSP\t\t\t53\n#define CLK_CORE0\t\t54\n#define CLK_CORE1\t\t55\n#define CLK_CORE2\t\t56\n#define CLK_CORE3\t\t57\n#define CLK_CORE4\t\t58\n#define CLK_CORE5\t\t59\n#define CLK_CORE6\t\t60\n#define CLK_CORE7\t\t61\n#define CLK_SCU\t\t\t62\n#define CLK_ACE\t\t\t63\n#define CLK_AXI_PERIPH\t\t64\n#define CLK_AXI_ACP\t\t65\n#define CLK_ATB\t\t\t66\n#define CLK_DEBUG_APB\t\t67\n#define CLK_GIC\t\t\t68\n#define CLK_PERIPH\t\t69\n#define CLK_AON_CLK_NUM\t\t(CLK_VSP + 1)\n\n#define CLK_OTG_EB\t\t0\n#define CLK_DMA_EB\t\t1\n#define CLK_CE_EB\t\t2\n#define CLK_NANDC_EB\t\t3\n#define CLK_SDIO0_EB\t\t4\n#define CLK_SDIO1_EB\t\t5\n#define CLK_SDIO2_EB\t\t6\n#define CLK_EMMC_EB\t\t7\n#define CLK_EMMC_32K_EB\t\t8\n#define CLK_SDIO0_32K_EB\t9\n#define CLK_SDIO1_32K_EB\t10\n#define CLK_SDIO2_32K_EB\t11\n#define CLK_NANDC_26M_EB\t12\n#define CLK_DMA_EB2\t\t13\n#define CLK_CE_EB2\t\t14\n#define CLK_AP_AHB_GATE_NUM\t(CLK_CE_EB2 + 1)\n\n#define CLK_GPIO_EB\t\t0\n#define CLK_PWM0_EB\t\t1\n#define CLK_PWM1_EB\t\t2\n#define CLK_PWM2_EB\t\t3\n#define CLK_PWM3_EB\t\t4\n#define CLK_KPD_EB\t\t5\n#define CLK_AON_SYST_EB\t\t6\n#define CLK_AP_SYST_EB\t\t7\n#define CLK_AON_TMR_EB\t\t8\n#define CLK_EFUSE_EB\t\t9\n#define CLK_EIC_EB\t\t10\n#define CLK_INTC_EB\t\t11\n#define CLK_ADI_EB\t\t12\n#define CLK_AUDIF_EB\t\t13\n#define CLK_AUD_EB\t\t14\n#define CLK_VBC_EB\t\t15\n#define CLK_PIN_EB\t\t16\n#define CLK_AP_WDG_EB\t\t17\n#define CLK_MM_EB\t\t18\n#define CLK_AON_APB_CKG_EB\t19\n#define CLK_CA53_TS0_EB\t\t20\n#define CLK_CA53_TS1_EB\t\t21\n#define CLK_CS53_DAP_EB\t\t22\n#define CLK_PMU_EB\t\t23\n#define CLK_THM_EB\t\t24\n#define CLK_AUX0_EB\t\t25\n#define CLK_AUX1_EB\t\t26\n#define CLK_AUX2_EB\t\t27\n#define CLK_PROBE_EB\t\t28\n#define CLK_EMC_REF_EB\t\t29\n#define CLK_CA53_WDG_EB\t\t30\n#define CLK_AP_TMR1_EB\t\t31\n#define CLK_AP_TMR2_EB\t\t32\n#define CLK_DISP_EMC_EB\t\t33\n#define CLK_ZIP_EMC_EB\t\t34\n#define CLK_GSP_EMC_EB\t\t35\n#define CLK_MM_VSP_EB\t\t36\n#define CLK_MDAR_EB\t\t37\n#define CLK_RTC4M0_CAL_EB\t38\n#define CLK_RTC4M1_CAL_EB\t39\n#define CLK_DJTAG_EB\t\t40\n#define CLK_MBOX_EB\t\t41\n#define CLK_AON_DMA_EB\t\t42\n#define CLK_AON_APB_DEF_EB\t43\n#define CLK_CA5_TS0_EB\t\t44\n#define CLK_DBG_EB\t\t45\n#define CLK_DBG_EMC_EB\t\t46\n#define CLK_CROSS_TRIG_EB\t47\n#define CLK_SERDES_DPHY_EB\t48\n#define CLK_ARCH_RTC_EB\t\t49\n#define CLK_KPD_RTC_EB\t\t50\n#define CLK_AON_SYST_RTC_EB\t51\n#define CLK_AP_SYST_RTC_EB\t52\n#define CLK_AON_TMR_RTC_EB\t53\n#define CLK_AP_TMR0_RTC_EB\t54\n#define CLK_EIC_RTC_EB\t\t55\n#define CLK_EIC_RTCDV5_EB\t56\n#define CLK_AP_WDG_RTC_EB\t57\n#define CLK_CA53_WDG_RTC_EB\t58\n#define CLK_THM_RTC_EB\t\t59\n#define CLK_ATHMA_RTC_EB\t60\n#define CLK_GTHMA_RTC_EB\t61\n#define CLK_ATHMA_RTC_A_EB\t62\n#define CLK_GTHMA_RTC_A_EB\t63\n#define CLK_AP_TMR1_RTC_EB\t64\n#define CLK_AP_TMR2_RTC_EB\t65\n#define CLK_DXCO_LC_RTC_EB\t66\n#define CLK_BB_CAL_RTC_EB\t67\n#define CLK_GNU_EB\t\t68\n#define CLK_DISP_EB\t\t69\n#define CLK_MM_EMC_EB\t\t70\n#define CLK_POWER_CPU_EB\t71\n#define CLK_HW_I2C_EB\t\t72\n#define CLK_MM_VSP_EMC_EB\t73\n#define CLK_VSP_EB\t\t74\n#define CLK_CSSYS_EB\t\t75\n#define CLK_DMC_EB\t\t76\n#define CLK_ROSC_EB\t\t77\n#define CLK_S_D_CFG_EB\t\t78\n#define CLK_S_D_REF_EB\t\t79\n#define CLK_B_DMA_EB\t\t80\n#define CLK_ANLG_EB\t\t81\n#define CLK_ANLG_APB_EB\t\t82\n#define CLK_BSMTMR_EB\t\t83\n#define CLK_AP_AXI_EB\t\t84\n#define CLK_AP_INTC0_EB\t\t85\n#define CLK_AP_INTC1_EB\t\t86\n#define CLK_AP_INTC2_EB\t\t87\n#define CLK_AP_INTC3_EB\t\t88\n#define CLK_AP_INTC4_EB\t\t89\n#define CLK_AP_INTC5_EB\t\t90\n#define CLK_SCC_EB\t\t91\n#define CLK_DPHY_CFG_EB\t\t92\n#define CLK_DPHY_REF_EB\t\t93\n#define CLK_CPHY_CFG_EB\t\t94\n#define CLK_OTG_REF_EB\t\t95\n#define CLK_SERDES_EB\t\t96\n#define CLK_AON_AP_EMC_EB\t97\n#define CLK_AON_APB_GATE_NUM\t(CLK_AON_AP_EMC_EB + 1)\n\n#define CLK_MAHB_CKG_EB\t\t0\n#define CLK_MDCAM_EB\t\t1\n#define CLK_MISP_EB\t\t2\n#define CLK_MAHBCSI_EB\t\t3\n#define CLK_MCSI_S_EB\t\t4\n#define CLK_MCSI_T_EB\t\t5\n#define CLK_DCAM_AXI_EB\t\t6\n#define CLK_ISP_AXI_EB\t\t7\n#define CLK_MCSI_EB\t\t8\n#define CLK_MCSI_S_CKG_EB\t9\n#define CLK_MCSI_T_CKG_EB\t10\n#define CLK_SENSOR0_EB\t\t11\n#define CLK_SENSOR1_EB\t\t12\n#define CLK_SENSOR2_EB\t\t13\n#define CLK_MCPHY_CFG_EB\t14\n#define CLK_MM_GATE_NUM\t\t(CLK_MCPHY_CFG_EB + 1)\n\n#define CLK_MIPI_CSI\t\t0\n#define CLK_MIPI_CSI_S\t\t1\n#define CLK_MIPI_CSI_M\t\t2\n#define CLK_MM_CLK_NUM\t\t(CLK_MIPI_CSI_M + 1)\n\n#define CLK_SIM0_EB\t\t0\n#define CLK_IIS0_EB\t\t1\n#define CLK_IIS1_EB\t\t2\n#define CLK_IIS2_EB\t\t3\n#define CLK_SPI0_EB\t\t4\n#define CLK_SPI1_EB\t\t5\n#define CLK_SPI2_EB\t\t6\n#define CLK_I2C0_EB\t\t7\n#define CLK_I2C1_EB\t\t8\n#define CLK_I2C2_EB\t\t9\n#define CLK_I2C3_EB\t\t10\n#define CLK_I2C4_EB\t\t11\n#define CLK_UART0_EB\t\t12\n#define CLK_UART1_EB\t\t13\n#define CLK_UART2_EB\t\t14\n#define CLK_UART3_EB\t\t15\n#define CLK_UART4_EB\t\t16\n#define CLK_SIM0_32K_EB\t\t17\n#define CLK_SPI3_EB\t\t18\n#define CLK_I2C5_EB\t\t19\n#define CLK_I2C6_EB\t\t20\n#define CLK_AP_APB_GATE_NUM\t(CLK_I2C6_EB + 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}