{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693268128930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693268128930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 21:15:28 2023 " "Processing started: Mon Aug 28 21:15:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693268128930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268128930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268128930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693268129244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693268129244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/serial_paralelo_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/serial_paralelo_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_paralelo_8bit " "Found entity 1: serial_paralelo_8bit" {  } { { "ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/paralelo_serial_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/paralelo_serial_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 paralelo_serial_8bits " "Found entity 1: paralelo_serial_8bits" {  } { { "ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/gerador_serial_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/gerador_serial_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_serial_8bit " "Found entity 1: gerador_serial_8bit" {  } { { "ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "ProjetoSD01-baudrateGenerator/d_ff.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/d_ff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "ProjetoSD01-baudrateGenerator/baudRateGenerator.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmissor.v(22) " "Verilog HDL information at transmissor.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmissor.v(3) " "Verilog HDL Declaration information at transmissor.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor.v(4) " "Verilog HDL Declaration information at transmissor.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receptor.v(17) " "Verilog HDL information at receptor.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "receptor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/receptor.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(7) " "Verilog HDL Declaration information at receptor.v(7): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/receptor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693268138136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268138136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693268138167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRateGenerator baudRateGenerator:geradot " "Elaborating entity \"baudRateGenerator\" for hierarchy \"baudRateGenerator:geradot\"" {  } { { "main.v" "geradot" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/main.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693268138175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receptor receptor:recep " "Elaborating entity \"receptor\" for hierarchy \"receptor:recep\"" {  } { { "main.v" "recep" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/main.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693268138183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor transmissor:transm " "Elaborating entity \"transmissor\" for hierarchy \"transmissor:transm\"" {  } { { "main.v" "transm" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/main.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693268138246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 transmissor.v(41) " "Verilog HDL assignment warning at transmissor.v(41): truncated value with size 32 to match size of target (1)" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693268138246 "|main|transmissor:transm"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693268138733 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "transmissor.v" "" { Text "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/transmissor.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693268138748 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693268138748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693268138921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg " "Generated suppressed messages file C:/Users/vande/Documents/SD/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268139298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693268139502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693268139502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693268139564 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693268139564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693268139564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693268139564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693268139643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 21:15:39 2023 " "Processing ended: Mon Aug 28 21:15:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693268139643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693268139643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693268139643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693268139643 ""}
