#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Nov 27 22:58:02 2022
# Process ID: 104707
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/getTanh_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top getTanh -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 152620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1979.770 ; gain = 202.500 ; free physical = 700 ; free virtual = 200249
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'getTanh' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39723' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:2976]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
WARNING: [Synth 8-3848] Net A_we1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:29]
WARNING: [Synth 8-3848] Net addr_we1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:38]
WARNING: [Synth 8-3848] Net addr_dout1 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:80]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_2 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:1018]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_2 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:1014]
WARNING: [Synth 8-3848] Net MC_addr_pValidArray_3 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:1019]
WARNING: [Synth 8-3848] Net MC_addr_dataInArray_3 in module/entity getTanh does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'getTanh' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/getTanh_optimized.vhd:43]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getTanh has unconnected port A_we1
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[3]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[2]
WARNING: [Synth 8-3331] design getTanh has unconnected port A_dout1[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2255.516 ; gain = 478.246 ; free physical = 1100 ; free virtual = 199781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.414 ; gain = 487.145 ; free physical = 852 ; free virtual = 199527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.414 ; gain = 487.145 ; free physical = 848 ; free virtual = 199523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2264.414 ; gain = 0.000 ; free physical = 996 ; free virtual = 199671
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2406.254 ; gain = 0.000 ; free physical = 929 ; free virtual = 199351
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2406.254 ; gain = 0.000 ; free physical = 884 ; free virtual = 199305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 768 ; free virtual = 198783
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 765 ; free virtual = 198780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 754 ; free virtual = 198769
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 782 ; free virtual = 197639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     20511|
|5     |LSQ_A__GC0            |           1|     13258|
|6     |getTanh__GC0          |           1|      3973|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 118   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                1 Bit    Registers := 903   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	                2 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 50    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 535   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mul_10/multiply_unit/a_reg_reg[31:0]' into 'mul_10/multiply_unit/b_reg_reg[31:0]' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_10/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_12/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_14/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_10/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_10/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q0_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q2_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: register mul_10/multiply_unit/q1_reg is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: operator mul_10/multiply_unit/mul is absorbed into DSP mul_10/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_12/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q0_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q2_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: register mul_12/multiply_unit/q1_reg is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: operator mul_12/multiply_unit/mul is absorbed into DSP mul_12/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_14/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q0_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q2_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: register mul_14/multiply_unit/q1_reg is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
DSP Report: operator mul_14/multiply_unit/mul is absorbed into DSP mul_14/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[0]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[1]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[2]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[3]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[5]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[6]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[7]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[8]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[9]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[10]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[11]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[12]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[13]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[14]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[15]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[16]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[17]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[18]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[19]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[20]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[21]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[22]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[23]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[24]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[25]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[26]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[27]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[28]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[29]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_1/data_reg_reg[30]' (FDCE) to 'i_0/Buffer_1/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Buffer_1/data_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[0]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[2]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[3]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[4]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[5]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[6]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[7]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[8]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[9]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[10]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[11]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[12]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[13]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[14]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[15]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[16]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[17]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[18]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[19]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[20]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[21]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[22]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[23]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[24]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[25]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[26]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[27]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[28]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[29]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_2/data_reg_reg[30]' (FDCE) to 'i_0/Buffer_2/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Buffer_2/data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\phiC_9/tehb1/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:00 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 3239 ; free virtual = 194683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|getTanh     | Buffer_8/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|getTanh     | Buffer_9/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|getTanh     | Buffer_12/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|getTanh     | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|getTanh     | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|getTanh     | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17991|
|5     |LSQ_A__GC0            |           1|      5546|
|6     |getTanh__GC0          |           1|      2859|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:17 . Memory (MB): peak = 2406.254 ; gain = 628.984 ; free physical = 5017 ; free virtual = 196473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:05:53 . Memory (MB): peak = 2924.461 ; gain = 1147.191 ; free physical = 12034 ; free virtual = 203700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|getTanh     | Buffer_8/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|getTanh     | Buffer_9/fifo/Memory_reg  | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|getTanh     | Buffer_12/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1	 | 
+------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17510|
|3     |getTanh_GT0           |           1|     44141|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:19 ; elapsed = 00:06:28 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 14368 ; free virtual = 206036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_A__GB3 |           1|      5543|
|3     |getTanh_GT0           |           1|     16889|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:29 ; elapsed = 00:06:40 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 14309 ; free virtual = 206036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:29 ; elapsed = 00:06:40 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 14314 ; free virtual = 206042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:32 ; elapsed = 00:06:43 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 14493 ; free virtual = 206220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:32 ; elapsed = 00:06:43 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 14641 ; free virtual = 206368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:33 ; elapsed = 00:06:44 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 17999 ; free virtual = 209726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:34 ; elapsed = 00:06:44 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 17999 ; free virtual = 209726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   888|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_3 |     3|
|4     |DSP48E1_4 |     3|
|5     |DSP48E1_5 |     2|
|6     |LUT1      |    45|
|7     |LUT2      |  1043|
|8     |LUT3      |   558|
|9     |LUT4      |  5489|
|10    |LUT5      |  4715|
|11    |LUT6      |  8521|
|12    |MUXF7     |  1053|
|13    |MUXF8     |    68|
|14    |RAM16X1D  |     3|
|15    |FDCE      |   651|
|16    |FDPE      |    47|
|17    |FDRE      |  3681|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------+------+
|      |Instance                           |Module                          |Cells |
+------+-----------------------------------+--------------------------------+------+
|1     |top                                |                                | 26771|
|2     |  Buffer_1                         |TEHB__parameterized0            |     5|
|3     |  Buffer_10                        |elasticBuffer__parameterized1   |     4|
|4     |    oehb1                          |OEHB_106                        |     1|
|5     |    tehb1                          |TEHB_107                        |     3|
|6     |  Buffer_11                        |elasticBuffer__parameterized1_0 |     8|
|7     |    oehb1                          |OEHB_104                        |     6|
|8     |    tehb1                          |TEHB_105                        |     2|
|9     |  Buffer_12                        |transpFIFO                      |    13|
|10    |    fifo                           |elasticFifoInner_103            |    13|
|11    |  Buffer_13                        |elasticBuffer__parameterized1_1 |     3|
|12    |    oehb1                          |OEHB_101                        |     1|
|13    |    tehb1                          |TEHB_102                        |     2|
|14    |  Buffer_14                        |TEHB                            |     5|
|15    |  Buffer_2                         |TEHB__parameterized0_2          |     5|
|16    |  Buffer_3                         |elasticBuffer__parameterized0   |   105|
|17    |    oehb1                          |OEHB__parameterized0_99         |    36|
|18    |    tehb1                          |TEHB__parameterized0_100        |    69|
|19    |  Buffer_4                         |elasticBuffer__parameterized0_3 |   137|
|20    |    oehb1                          |OEHB__parameterized0            |    69|
|21    |    tehb1                          |TEHB__parameterized0_98         |    68|
|22    |  Buffer_5                         |TEHB__parameterized0_4          |   101|
|23    |  Buffer_6                         |TEHB__parameterized0_5          |    35|
|24    |  Buffer_7                         |TEHB__parameterized0_6          |    34|
|25    |  Buffer_8                         |transpFIFO_7                    |    19|
|26    |    fifo                           |elasticFifoInner_97             |    19|
|27    |  Buffer_9                         |transpFIFO_8                    |    20|
|28    |    fifo                           |elasticFifoInner                |    20|
|29    |  MC_addr                          |MemCont                         |   180|
|30    |    read_arbiter                   |read_memory_arbiter             |    67|
|31    |      data                         |read_data_signals               |    67|
|32    |  add_11                           |add_op                          |     3|
|33    |  add_13                           |add_op_9                        |     2|
|34    |  add_19                           |add_op_10                       |    58|
|35    |  c_LSQ_A                          |LSQ_A                           | 24900|
|36    |    LOAD_PORT_LSQ_A                |LOAD_PORT_LSQ_A                 |    15|
|37    |    STORE_ADDR_PORT_LSQ_A          |STORE_DATA_PORT_LSQ_A           |    16|
|38    |    STORE_DATA_PORT_LSQ_A          |STORE_DATA_PORT_LSQ_A_96        |    15|
|39    |    loadQ                          |LOAD_QUEUE_LSQ_A                | 11920|
|40    |    storeQ                         |STORE_QUEUE_LSQ_A               | 12934|
|41    |  forkC_11                         |\fork                           |    17|
|42    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_93      |     9|
|43    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_94      |     2|
|44    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_95      |     6|
|45    |  forkC_13                         |fork__parameterized4            |    19|
|46    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_89      |     6|
|47    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_90      |     3|
|48    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_91      |     5|
|49    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_92      |     5|
|50    |  forkC_14                         |fork__parameterized4_11         |    14|
|51    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_85      |     4|
|52    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_86      |     4|
|53    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_87      |     5|
|54    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_88      |     1|
|55    |  forkC_15                         |fork__parameterized4_12         |    20|
|56    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_81      |     9|
|57    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_82      |     7|
|58    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_83      |     2|
|59    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_84      |     2|
|60    |  fork_0                           |fork__parameterized1            |     6|
|61    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_79      |     5|
|62    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_80      |     1|
|63    |  fork_1                           |fork__parameterized1_13         |     5|
|64    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_77      |     1|
|65    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_78      |     4|
|66    |  fork_12                          |fork__parameterized0            |     3|
|67    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_75      |     2|
|68    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_76      |     1|
|69    |  fork_2                           |fork__parameterized1_14         |     6|
|70    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_73      |     4|
|71    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_74      |     2|
|72    |  fork_3                           |fork__parameterized1_15         |     3|
|73    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_71      |     2|
|74    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_72      |     1|
|75    |  fork_4                           |fork__parameterized1_16         |     7|
|76    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_69      |     2|
|77    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_70      |     5|
|78    |  fork_5                           |fork__parameterized5            |    17|
|79    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_65      |     3|
|80    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_66      |     4|
|81    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_67      |     6|
|82    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_68      |     4|
|83    |  fork_7                           |fork__parameterized2            |    16|
|84    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_60      |     3|
|85    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_61      |     2|
|86    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_62      |     3|
|87    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_63      |     5|
|88    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_64      |     3|
|89    |  fork_8                           |fork__parameterized4_17         |    20|
|90    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_56      |    10|
|91    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_57      |     4|
|92    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_58      |     2|
|93    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_59      |     4|
|94    |  fork_9                           |fork_18                         |     8|
|95    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_53      |     3|
|96    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_54      |     3|
|97    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_55      |     2|
|98    |  icmp_20                          |icmp_ult_op                     |     4|
|99    |  icmp_8                           |icmp_sgt_op                     |     5|
|100   |  load_4                           |mc_load_op                      |   136|
|101   |    Buffer_1                       |TEHB__parameterized0_51         |    65|
|102   |    Buffer_2                       |TEHB__parameterized0_52         |    71|
|103   |  mul_10                           |mul_op                          |    52|
|104   |    buff                           |delay_buffer_48                 |     5|
|105   |    multiply_unit                  |mul_4_stage_49                  |    45|
|106   |    oehb                           |OEHB_50                         |     2|
|107   |  mul_12                           |mul_op_19                       |    55|
|108   |    buff                           |delay_buffer_45                 |     6|
|109   |    multiply_unit                  |mul_4_stage_46                  |    45|
|110   |    oehb                           |OEHB_47                         |     4|
|111   |  mul_14                           |mul_op_20                       |    43|
|112   |    buff                           |delay_buffer                    |     5|
|113   |    multiply_unit                  |mul_4_stage                     |    37|
|114   |    oehb                           |OEHB_44                         |     1|
|115   |  phiC_6                           |cntrlMerge                      |    16|
|116   |    fork_C1                        |fork__parameterized3_40         |    12|
|117   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_42      |     1|
|118   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_43      |    11|
|119   |    oehb1                          |TEHB_41                         |     4|
|120   |  phiC_7                           |merge__parameterized0           |     5|
|121   |    tehb1                          |TEHB_39                         |     5|
|122   |  phiC_8                           |cntrlMerge_21                   |    47|
|123   |    fork_C1                        |fork__parameterized3            |    39|
|124   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock         |     2|
|125   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_38      |    37|
|126   |    oehb1                          |TEHB_37                         |     8|
|127   |  phi_1                            |mux                             |    65|
|128   |    tehb1                          |TEHB__parameterized0_36         |    65|
|129   |  phi_16                           |mux_22                          |    69|
|130   |    tehb1                          |TEHB__parameterized0_35         |    69|
|131   |  phi_n0                           |merge__parameterized1           |    65|
|132   |    tehb1                          |TEHB__parameterized0_34         |    65|
|133   |  phi_n1                           |merge__parameterized1_23        |    65|
|134   |    tehb1                          |TEHB__parameterized0_33         |    65|
|135   |  phi_n2                           |merge                           |   130|
|136   |    tehb1                          |TEHB__parameterized0_32         |   130|
|137   |  phi_n3                           |merge_24                        |    38|
|138   |    tehb1                          |TEHB__parameterized0_31         |    38|
|139   |  phi_n4                           |merge_25                        |    37|
|140   |    tehb1                          |TEHB__parameterized0_30         |    37|
|141   |  phi_n5                           |merge_26                        |    66|
|142   |    tehb1                          |TEHB__parameterized0_29         |    66|
|143   |  ret_0                            |ret_op                          |    66|
|144   |    tehb                           |TEHB__parameterized0_28         |    66|
|145   |  start_0                          |start_node                      |     9|
|146   |    startBuff                      |elasticBuffer                   |     5|
|147   |      oehb1                        |OEHB                            |     1|
|148   |      tehb1                        |TEHB_27                         |     4|
+------+-----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:34 ; elapsed = 00:06:44 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 18000 ; free virtual = 209727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:29 ; elapsed = 00:06:38 . Memory (MB): peak = 2936.379 ; gain = 1017.270 ; free physical = 21882 ; free virtual = 213609
Synthesis Optimization Complete : Time (s): cpu = 00:05:37 ; elapsed = 00:06:46 . Memory (MB): peak = 2936.379 ; gain = 1159.109 ; free physical = 21900 ; free virtual = 213622
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2936.379 ; gain = 0.000 ; free physical = 21797 ; free virtual = 213518
INFO: [Netlist 29-17] Analyzing 2021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/getTanh/Dynamatic/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2980.484 ; gain = 0.000 ; free physical = 21711 ; free virtual = 213426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:47 ; elapsed = 00:07:14 . Memory (MB): peak = 2980.484 ; gain = 1484.316 ; free physical = 21863 ; free virtual = 213579
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:05:30 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18203 |     0 |    101400 | 17.95 |
|   LUT as Logic             | 18197 |     0 |    101400 | 17.95 |
|   LUT as Memory            |     6 |     0 |     35000 |  0.02 |
|     LUT as Distributed RAM |     6 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4379 |     0 |    202800 |  2.16 |
|   Register as Flip Flop    |  4379 |     0 |    202800 |  2.16 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1053 |     0 |     50700 |  2.08 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 651   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3681  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8521 |                 LUT |
| LUT4     | 5489 |                 LUT |
| LUT5     | 4715 |                 LUT |
| FDRE     | 3681 |        Flop & Latch |
| MUXF7    | 1053 |               MuxFx |
| LUT2     | 1043 |                 LUT |
| CARRY4   |  888 |          CarryLogic |
| FDCE     |  651 |        Flop & Latch |
| LUT3     |  558 |                 LUT |
| MUXF8    |   68 |               MuxFx |
| FDPE     |   47 |        Flop & Latch |
| LUT1     |   45 |                 LUT |
| DSP48E1  |    9 |    Block Arithmetic |
| RAMD32   |    6 |  Distributed Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:05:39 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.927ns (24.510%)  route 5.935ns (75.490%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4393, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/head_reg[2]/Q
                         net (fo=140, unplaced)       0.766     1.647    c_LSQ_A/loadQ/head_reg[3]_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.800 f  c_LSQ_A/loadQ/reg_value_i_8/O
                         net (fo=2, unplaced)         0.532     2.332    c_LSQ_A/loadQ/reg_value_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.385 f  c_LSQ_A/loadQ/reg_value_i_4__1/O
                         net (fo=4, unplaced)         0.364     2.749    c_LSQ_A/loadQ/reg_value_i_4__1_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.802 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, unplaced)        0.436     3.238    c_LSQ_A/loadQ/data_reg[31]_i_7_n_0
                         MUXF7 (Prop_muxf7_S_O)       0.203     3.441 f  c_LSQ_A/loadQ/data_reg_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.339     3.780    c_LSQ_A/loadQ/data_reg_reg[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.150     3.930 r  c_LSQ_A/loadQ/data_reg[0]_i_1__10/O
                         net (fo=5, unplaced)         0.368     4.298    c_LSQ_A/loadQ/dataKnown_7_reg_1
                         LUT2 (Prop_lut2_I1_O)        0.053     4.351 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_1/O
                         net (fo=1, unplaced)         0.247     4.598    icmp_8/dataOutArray[0]0_carry__0_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     4.957 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.965    icmp_8/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.025 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.025    icmp_8/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.085 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.085    icmp_8/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.234 r  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=30, unplaced)        0.409     5.643    Buffer_11/oehb1/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.160     5.803 f  Buffer_11/oehb1/Memory_reg_0_1_0_0_i_3/O
                         net (fo=5, unplaced)         0.368     6.171    phiC_8/oehb1/data_reg_reg[0]_1
                         LUT5 (Prop_lut5_I2_O)        0.053     6.224 r  phiC_8/oehb1/end_out[31]_INST_0_i_4/O
                         net (fo=5, unplaced)         0.549     6.773    phi_16/tehb1/cnt_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.053     6.826 f  phi_16/tehb1/full_reg_i_4__3/O
                         net (fo=9, unplaced)         0.381     7.207    fork_3/generateBlocks[0].regblock/dataKnown_15_i_3
                         LUT2 (Prop_lut2_I1_O)        0.053     7.260 r  fork_3/generateBlocks[0].regblock/dataKnown_15_i_7/O
                         net (fo=1, unplaced)         0.340     7.600    c_LSQ_A/STORE_DATA_PORT_LSQ_A/cnt_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.653 r  c_LSQ_A/STORE_DATA_PORT_LSQ_A/dataKnown_15_i_3/O
                         net (fo=33, unplaced)        0.412     8.065    c_LSQ_A/storeQ/storeQ_io_storeDataEnable_0
                         LUT5 (Prop_lut5_I1_O)        0.053     8.118 r  c_LSQ_A/storeQ/dataQ_0[31]_i_1/O
                         net (fo=32, unplaced)        0.416     8.534    c_LSQ_A/storeQ/dataQ_0
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4393, unset)         0.638     4.638    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/storeQ/dataQ_0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 -4.230    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.543 ; gain = 71.059 ; free physical = 21314 ; free virtual = 213030
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.578 ; gain = 64.035 ; free physical = 21299 ; free virtual = 213014

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1427ed2e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21312 ; free virtual = 213027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3c1d3329

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21079 ; free virtual = 212795
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 932e9de3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21018 ; free virtual = 212734
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 118583693

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21011 ; free virtual = 212727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 118583693

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21008 ; free virtual = 212724
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 118583693

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21034 ; free virtual = 212750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 118583693

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21064 ; free virtual = 212780
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              32  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21036 ; free virtual = 212752
Ending Logic Optimization Task | Checksum: 6e44824e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21035 ; free virtual = 212751

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6e44824e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21030 ; free virtual = 212746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6e44824e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21028 ; free virtual = 212744

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21028 ; free virtual = 212744
Ending Netlist Obfuscation Task | Checksum: 6e44824e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21057 ; free virtual = 212773
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3115.578 ; gain = 64.035 ; free physical = 21064 ; free virtual = 212780
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21042 ; free virtual = 212758
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 43bf210d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21042 ; free virtual = 212758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21051 ; free virtual = 212767

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5132ff56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 21060 ; free virtual = 212776

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134f3ff1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20804 ; free virtual = 212520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134f3ff1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20806 ; free virtual = 212522
Phase 1 Placer Initialization | Checksum: 134f3ff1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20801 ; free virtual = 212517

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1269e61e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20708 ; free virtual = 212424

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 26 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1006 nets or cells. Created 1000 new cells, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20534 ; free virtual = 212250

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              6  |                  1006  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              6  |                  1006  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22b593813

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20490 ; free virtual = 212206
Phase 2.2 Global Placement Core | Checksum: 20000d01a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20500 ; free virtual = 212216
Phase 2 Global Placement | Checksum: 20000d01a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20518 ; free virtual = 212234

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c75efb5d

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20469 ; free virtual = 212185

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c4d13f3e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20517 ; free virtual = 212233

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23239a2bb

Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20503 ; free virtual = 212219

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d308721d

Time (s): cpu = 00:01:53 ; elapsed = 00:00:48 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20501 ; free virtual = 212217

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 182d5f545

Time (s): cpu = 00:02:07 ; elapsed = 00:00:57 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20522 ; free virtual = 212238

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17f5ccef6

Time (s): cpu = 00:02:18 ; elapsed = 00:01:07 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20454 ; free virtual = 212171

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c069eb1e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20458 ; free virtual = 212175

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17ff1265b

Time (s): cpu = 00:02:20 ; elapsed = 00:01:09 . Memory (MB): peak = 3115.578 ; gain = 0.000 ; free physical = 20450 ; free virtual = 212166

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 240b8dfe3

Time (s): cpu = 00:02:38 ; elapsed = 00:01:19 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 20727 ; free virtual = 212341
Phase 3 Detail Placement | Checksum: 240b8dfe3

Time (s): cpu = 00:02:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 20712 ; free virtual = 212326

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: aae8d206

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: aae8d206

Time (s): cpu = 00:02:50 ; elapsed = 00:01:23 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 20700 ; free virtual = 212314
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.641. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 4fef615c

Time (s): cpu = 00:03:27 ; elapsed = 00:01:53 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22162 ; free virtual = 213776
Phase 4.1 Post Commit Optimization | Checksum: 4fef615c

Time (s): cpu = 00:03:27 ; elapsed = 00:01:53 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22148 ; free virtual = 213762

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 4fef615c

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22177 ; free virtual = 213791

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 4fef615c

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22157 ; free virtual = 213771

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.570 ; gain = 0.000 ; free physical = 22164 ; free virtual = 213777
Phase 4.4 Final Placement Cleanup | Checksum: a9601d33

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22158 ; free virtual = 213771
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a9601d33

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22169 ; free virtual = 213783
Ending Placer Task | Checksum: a41f42b8

Time (s): cpu = 00:03:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22170 ; free virtual = 213784
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:32 ; elapsed = 00:02:00 . Memory (MB): peak = 3123.570 ; gain = 7.992 ; free physical = 22212 ; free virtual = 213826
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2dbbf4e3 ConstDB: 0 ShapeSum: 76634dd5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addr_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 16241149c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3124.586 ; gain = 0.000 ; free physical = 21908 ; free virtual = 213522
Post Restoration Checksum: NetGraph: 763373aa NumContArr: ec0da0f2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16241149c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3127.375 ; gain = 2.789 ; free physical = 21907 ; free virtual = 213520

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16241149c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3138.375 ; gain = 13.789 ; free physical = 21844 ; free virtual = 213458

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16241149c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3138.375 ; gain = 13.789 ; free physical = 21839 ; free virtual = 213452
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dc8e9044

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3151.195 ; gain = 26.609 ; free physical = 21612 ; free virtual = 213226
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.057 | TNS=-16604.297| WHS=-0.148 | THS=-15.963|

Phase 2 Router Initialization | Checksum: 1b5a5c363

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3165.195 ; gain = 40.609 ; free physical = 21602 ; free virtual = 213216

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19593
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19593
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1910eea5a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3165.195 ; gain = 40.609 ; free physical = 21600 ; free virtual = 213214
INFO: [Route 35-580] Design has 354 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_5_reg/D|
|                      clk |                      clk |                                                                         c_LSQ_A/storeQ/dataKnown_14_reg/D|
|                      clk |                      clk |                                                       forkC_13/generateBlocks[2].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                       forkC_13/generateBlocks[1].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                                         c_LSQ_A/storeQ/dataKnown_15_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11058
 Number of Nodes with overlaps = 2856
 Number of Nodes with overlaps = 924
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.107 | TNS=-22122.003| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: f43cfec5

Time (s): cpu = 00:07:40 ; elapsed = 00:03:00 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 23790 ; free virtual = 215022

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1274
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.421 | TNS=-23166.616| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1113d835c

Time (s): cpu = 00:08:07 ; elapsed = 00:03:13 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 25647 ; free virtual = 216784

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.249 | TNS=-22894.264| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a944ed08

Time (s): cpu = 00:08:37 ; elapsed = 00:03:34 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 27218 ; free virtual = 218355

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.439 | TNS=-23474.357| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 128e6e128

Time (s): cpu = 00:09:13 ; elapsed = 00:04:02 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29163 ; free virtual = 220152
Phase 4 Rip-up And Reroute | Checksum: 128e6e128

Time (s): cpu = 00:09:13 ; elapsed = 00:04:02 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29158 ; free virtual = 220146

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10ca64775

Time (s): cpu = 00:09:15 ; elapsed = 00:04:03 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29137 ; free virtual = 220126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.160 | TNS=-22579.550| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 231069041

Time (s): cpu = 00:09:15 ; elapsed = 00:04:03 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29123 ; free virtual = 220112

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 231069041

Time (s): cpu = 00:09:15 ; elapsed = 00:04:03 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29154 ; free virtual = 220142
Phase 5 Delay and Skew Optimization | Checksum: 231069041

Time (s): cpu = 00:09:15 ; elapsed = 00:04:03 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29150 ; free virtual = 220138

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 246d745b8

Time (s): cpu = 00:09:18 ; elapsed = 00:04:04 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29131 ; free virtual = 220119
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.109 | TNS=-22407.941| WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 246d745b8

Time (s): cpu = 00:09:18 ; elapsed = 00:04:04 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29129 ; free virtual = 220117
Phase 6 Post Hold Fix | Checksum: 246d745b8

Time (s): cpu = 00:09:18 ; elapsed = 00:04:05 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29149 ; free virtual = 220138

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.43 %
  Global Horizontal Routing Utilization  = 8.31044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y219 -> INT_R_X39Y219
   INT_R_X39Y216 -> INT_R_X39Y216
   INT_R_X45Y214 -> INT_R_X45Y214
   INT_L_X48Y213 -> INT_L_X48Y213
   INT_R_X37Y212 -> INT_R_X37Y212
South Dir 4x4 Area, Max Cong = 85.7545%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y194 -> INT_R_X55Y197
East Dir 4x4 Area, Max Cong = 85.1103%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y206 -> INT_R_X35Y209
West Dir 8x8 Area, Max Cong = 85.0643%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y186 -> INT_R_X47Y193

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.571429 Sparse Ratio: 0.9375

Phase 7 Route finalize | Checksum: 2733267fb

Time (s): cpu = 00:09:18 ; elapsed = 00:04:05 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29131 ; free virtual = 220120

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2733267fb

Time (s): cpu = 00:09:18 ; elapsed = 00:04:05 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29134 ; free virtual = 220123

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 267fa1df1

Time (s): cpu = 00:09:21 ; elapsed = 00:04:08 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29148 ; free virtual = 220137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.109 | TNS=-22407.941| WHS=0.093  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 267fa1df1

Time (s): cpu = 00:09:21 ; elapsed = 00:04:08 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29144 ; free virtual = 220133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:21 ; elapsed = 00:04:08 . Memory (MB): peak = 3211.195 ; gain = 86.609 ; free physical = 29189 ; free virtual = 220178

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:27 ; elapsed = 00:04:15 . Memory (MB): peak = 3211.195 ; gain = 87.625 ; free physical = 29190 ; free virtual = 220178
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:12:06 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : getTanh
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 19008 |     0 |    101400 | 18.75 |
|   LUT as Logic             | 19002 |     0 |    101400 | 18.74 |
|   LUT as Memory            |     6 |     0 |     35000 |  0.02 |
|     LUT as Distributed RAM |     6 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4379 |     0 |    202800 |  2.16 |
|   Register as Flip Flop    |  4379 |     0 |    202800 |  2.16 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1053 |     0 |     50700 |  2.08 |
| F8 Muxes                   |    68 |     0 |     25350 |  0.27 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 651   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3681  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5555 |     0 |     25350 | 21.91 |
|   SLICEL                                   |  3548 |     0 |           |       |
|   SLICEM                                   |  2007 |     0 |           |       |
| LUT as Logic                               | 19002 |     0 |    101400 | 18.74 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 17665 |       |           |       |
|   using O5 and O6                          |  1337 |       |           |       |
| LUT as Memory                              |     6 |     0 |     35000 |  0.02 |
|   LUT as Distributed RAM                   |     6 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     6 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4379 |     0 |    202800 |  2.16 |
|   Register driven from within the Slice    |  2166 |       |           |       |
|   Register driven from outside the Slice   |  2213 |       |           |       |
|     LUT in front of the register is unused |  1356 |       |           |       |
|     LUT in front of the register is used   |   857 |       |           |       |
| Unique Control Sets                        |   137 |       |     25350 |  0.54 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8521 |                 LUT |
| LUT4     | 5489 |                 LUT |
| LUT5     | 4715 |                 LUT |
| FDRE     | 3681 |        Flop & Latch |
| MUXF7    | 1053 |               MuxFx |
| LUT2     | 1043 |                 LUT |
| CARRY4   |  888 |          CarryLogic |
| FDCE     |  651 |        Flop & Latch |
| LUT3     |  558 |                 LUT |
| MUXF8    |   68 |               MuxFx |
| FDPE     |   47 |        Flop & Latch |
| LUT1     |   13 |                 LUT |
| DSP48E1  |    9 |    Block Arithmetic |
| RAMD32   |    6 |  Distributed Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:12:08 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.110ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.883ns (21.382%)  route 6.923ns (78.618%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4393, unset)         1.377     1.377    c_LSQ_A/loadQ/clk
    SLICE_X56Y184        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184        FDRE (Prop_fdre_C_Q)         0.246     1.623 f  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=118, routed)         0.873     2.496    c_LSQ_A/loadQ/head_reg[3]_0[0]
    SLICE_X56Y187        LUT4 (Prop_lut4_I2_O)        0.153     2.649 f  c_LSQ_A/loadQ/loadCompleted_1_i_2/O
                         net (fo=13, routed)          0.550     3.199    c_LSQ_A/loadQ/loadCompleted_1_i_2_n_0
    SLICE_X54Y186        LUT5 (Prop_lut5_I2_O)        0.053     3.252 r  c_LSQ_A/loadQ/reg_value_i_3__5/O
                         net (fo=4, routed)           0.449     3.701    c_LSQ_A/loadQ/reg_value_i_3__5_n_0
    SLICE_X57Y185        LUT6 (Prop_lut6_I0_O)        0.053     3.754 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, routed)          0.627     4.381    c_LSQ_A/loadQ/data_reg[31]_i_7_n_0
    SLICE_X55Y181        MUXF7 (Prop_muxf7_S_O)       0.174     4.555 r  c_LSQ_A/loadQ/data_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.512     5.067    c_LSQ_A/loadQ/data_reg_reg[5]_i_2_n_0
    SLICE_X55Y178        LUT6 (Prop_lut6_I1_O)        0.153     5.220 f  c_LSQ_A/loadQ/data_reg[5]_i_1__8/O
                         net (fo=6, routed)           0.518     5.738    c_LSQ_A/loadQ/dataKnown_7_reg_6
    SLICE_X56Y177        LUT2 (Prop_lut2_I0_O)        0.053     5.791 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.791    icmp_8/dataOutArray[0]0_carry__0_2[1]
    SLICE_X56Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.115 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.115    icmp_8/dataOutArray[0]0_carry_n_0
    SLICE_X56Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.173 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.173    icmp_8/dataOutArray[0]0_carry__0_n_0
    SLICE_X56Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.231 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X56Y180        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.363 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=30, routed)          0.403     6.766    phiC_7/tehb1/CO[0]
    SLICE_X60Y179        LUT6 (Prop_lut6_I1_O)        0.161     6.927 f  phiC_7/tehb1/full_reg_i_2__8/O
                         net (fo=32, routed)          0.623     7.550    Buffer_12/fifo/full_reg_i_4__3_0
    SLICE_X63Y176        LUT6 (Prop_lut6_I2_O)        0.053     7.603 f  Buffer_12/fifo/full_reg_i_7/O
                         net (fo=2, routed)           0.351     7.954    phi_16/tehb1/cnt_reg[0]_3
    SLICE_X63Y175        LUT6 (Prop_lut6_I5_O)        0.053     8.007 f  phi_16/tehb1/full_reg_i_4__3/O
                         net (fo=9, routed)           0.497     8.504    fork_3/generateBlocks[0].regblock/dataKnown_15_i_3
    SLICE_X66Y176        LUT2 (Prop_lut2_I1_O)        0.053     8.557 r  fork_3/generateBlocks[0].regblock/dataKnown_15_i_7/O
                         net (fo=1, routed)           0.254     8.812    c_LSQ_A/STORE_DATA_PORT_LSQ_A/cnt_reg[0]_0
    SLICE_X68Y176        LUT6 (Prop_lut6_I0_O)        0.053     8.865 r  c_LSQ_A/STORE_DATA_PORT_LSQ_A/dataKnown_15_i_3/O
                         net (fo=33, routed)          0.538     9.402    c_LSQ_A/storeQ/storeQ_io_storeDataEnable_0
    SLICE_X70Y174        LUT5 (Prop_lut5_I1_O)        0.053     9.455 r  c_LSQ_A/storeQ/dataQ_0[31]_i_1/O
                         net (fo=32, routed)          0.728    10.183    c_LSQ_A/storeQ/dataQ_0
    SLICE_X67Y166        FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4393, unset)         1.264     5.264    c_LSQ_A/storeQ/clk
    SLICE_X67Y166        FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[15]/C
                         clock pessimism              0.089     5.353    
                         clock uncertainty           -0.035     5.318    
    SLICE_X67Y166        FDRE (Setup_fdre_C_CE)      -0.244     5.074    c_LSQ_A/storeQ/dataQ_0_reg[15]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 -5.110    




INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:12:08 2022...
