// Seed: 747027778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 == 1'b0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1
    , id_8,
    output wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    input  tri   id_6
    , id_9
);
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8
  );
endmodule
