
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Sep 17 15:04:27 2025
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                
***********************************************************************************************************************************************
                                                                            Clock   Non-clock                                                  
 Clock                       Period       Waveform            Type          Loads       Loads  Sources                                         
-----------------------------------------------------------------------------------------------------------------------------------------------
 DebugCore_JCLK              50.0000      {0.0000 25.0000}    Declared        179           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE           100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
 top|u_pll/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        411           2  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
 top|clk_50M                 1000.0000    {0.0000 500.0000}   Declared          0           0  {clk_50M}                                       
===============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
 Inferred_clock_group_2        asynchronous               top|u_pll/u_pll_e3/CLKOUT0                
 Inferred_clock_group_1        asynchronous               top|clk_50M                               
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK             20.0000 MHz    141.7234 MHz        50.0000         7.0560         42.944
 top|u_pll/u_pll_e3/CLKOUT0
                             1.0000 MHz    319.1829 MHz      1000.0000         3.1330        996.867
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              23.786       0.000              0            656
 DebugCore_CAPTURE      DebugCore_JCLK              22.020       0.000              0            114
 DebugCore_JCLK         DebugCore_CAPTURE           45.820       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   996.867       0.000              0            912
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0            656
 DebugCore_CAPTURE      DebugCore_JCLK              22.788       0.000              0            114
 DebugCore_JCLK         DebugCore_CAPTURE            2.139       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.312       0.000              0            912
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   997.494       0.000              0            307
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.721       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            179
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 top|u_pll/u_pll_e3/CLKOUT0                        499.102       0.000              0            411
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              24.146       0.000              0            656
 DebugCore_CAPTURE      DebugCore_JCLK              22.769       0.000              0            114
 DebugCore_JCLK         DebugCore_CAPTURE           47.213       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   997.698       0.000              0            912
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            656
 DebugCore_CAPTURE      DebugCore_JCLK              23.874       0.000              0            114
 DebugCore_JCLK         DebugCore_CAPTURE            1.528       0.000              0             16
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.251       0.000              0            912
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                   998.155       0.000              0            307
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|u_pll/u_pll_e3/CLKOUT0
                        top|u_pll/u_pll_e3/CLKOUT0
                                                     0.532       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.282       0.000              0            179
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 top|u_pll/u_pll_e3/CLKOUT0                        499.282       0.000              0            411
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.787       6.650         u_CORES/u_jtag_hub/data_ctrl
 CLMS_114_85/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.650         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.859%), Route: 0.787ns(73.141%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552      30.284         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.083      30.436                          

 Data required time                                                 30.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.436                          
 Data arrival time                                                   6.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.287       5.861 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.779       6.640         u_CORES/u_jtag_hub/data_ctrl
 CLMS_114_85/D4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.640         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.923%), Route: 0.779ns(73.077%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552      30.284         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285      30.569                          
 clock uncertainty                                      -0.050      30.519                          

 Setup time                                             -0.075      30.444                          

 Data required time                                                 30.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.444                          
 Data arrival time                                                   6.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.284
  Launch Clock Delay      :  5.574
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.289       5.863 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.752       6.615         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_88/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.615         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.762%), Route: 0.752ns(72.238%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732      28.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552      30.284         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      30.561                          
 clock uncertainty                                      -0.050      30.511                          

 Setup time                                             -0.082      30.429                          

 Data required time                                                 30.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.429                          
 Data arrival time                                                   6.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531       5.082         ntclkbufg_1      
 CLMS_118_29/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_29/Q0                    tco                   0.222       5.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.390         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20]
 CLMA_118_28/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMA_118_28/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.111                          
 clock uncertainty                                       0.000       5.111                          

 Hold time                                              -0.035       5.076                          

 Data required time                                                  5.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.076                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531       5.082         ntclkbufg_1      
 CLMA_126_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_76/Q1                    tco                   0.224       5.306 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.392         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2]
 CLMA_126_77/C4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMA_126_77/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       5.111                          
 clock uncertainty                                       0.000       5.111                          

 Hold time                                              -0.034       5.077                          

 Data required time                                                  5.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.077                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551       3.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531       5.082         ntclkbufg_1      
 CLMA_118_32/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_32/Q0                    tco                   0.222       5.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.390         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29]
 CLMA_118_32/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMA_118_32/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.492       5.082                          
 clock uncertainty                                       0.000       5.082                          

 Hold time                                              -0.035       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.435      28.435         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.291      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.618      29.344         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.478      29.822 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.404      30.226         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.210      30.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.127      30.563         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.287      30.850 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.254      31.104         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.285      31.389 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.269      31.658         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.210      31.868 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.405      32.273         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMS_118_85/Y1                    td                    0.212      32.485 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.406      32.891         u_CORES/u_debug_core_0/u_rd_addr_gen/_N517
 CLMS_118_89/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.891         Logic Levels: 6  
                                                                                   Logic: 1.973ns(44.277%), Route: 2.483ns(55.723%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531      55.082         ntclkbufg_1      
 CLMS_118_89/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.121      54.911                          

 Data required time                                                 54.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.911                          
 Data arrival time                                                  32.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.435      28.435         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.291      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.618      29.344         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.478      29.822 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.404      30.226         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.210      30.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.127      30.563         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.287      30.850 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.254      31.104         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.285      31.389 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.269      31.658         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.210      31.868 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.415      32.283         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMS_122_89/Y1                    td                    0.212      32.495 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.264      32.759         u_CORES/u_debug_core_0/u_rd_addr_gen/_N519
 CLMS_118_89/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.759         Logic Levels: 6  
                                                                                   Logic: 1.973ns(45.629%), Route: 2.351ns(54.371%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531      55.082         ntclkbufg_1      
 CLMS_118_89/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.123      54.909                          

 Data required time                                                 54.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.909                          
 Data arrival time                                                  32.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.435      28.435         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.291      28.726 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.618      29.344         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.478      29.822 r       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.404      30.226         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.210      30.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.127      30.563         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.287      30.850 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.254      31.104         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.285      31.389 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.269      31.658         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.210      31.868 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.566      32.434         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMA_122_80/B4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.434         Logic Levels: 5  
                                                                                   Logic: 1.761ns(44.036%), Route: 2.238ns(55.964%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.551      53.551         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.551 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.531      55.082         ntclkbufg_1      
 CLMA_122_80/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.082                          
 clock uncertainty                                      -0.050      55.032                          

 Setup time                                             -0.120      54.912                          

 Data required time                                                 54.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.912                          
 Data arrival time                                                  32.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.660  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  2.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.914      27.914         u_CORES/capt_o   
 CLMS_118_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_118_77/Q1                    tco                   0.224      28.138 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.194      28.332         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_118_76/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.332         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.589%), Route: 0.194ns(46.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMA_118_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.080       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                  28.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.660  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  2.914
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.914      27.914         u_CORES/capt_o   
 CLMS_118_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_118_77/Q2                    tco                   0.224      28.138 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.086      28.224         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_118_76/B2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  28.224         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMA_118_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.221       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                  28.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.025
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.025      28.025         u_CORES/capt_o   
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_118_84/Q0                    tco                   0.222      28.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.087      28.334         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_118_85/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.334         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.989       3.989         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.989 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.585       5.574         ntclkbufg_1      
 CLMS_118_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.574                          
 clock uncertainty                                       0.050       5.624                          

 Hold time                                              -0.121       5.503                          

 Data required time                                                  5.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.503                          
 Data arrival time                                                  28.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.610      80.734         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.405      81.428         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.428         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.643%), Route: 0.405ns(58.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.915     127.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.915                          
 clock uncertainty                                      -0.050     127.865                          

 Setup time                                             -0.617     127.248                          

 Data required time                                                127.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.248                          
 Data arrival time                                                  81.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.610      80.734         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.405      81.428         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.428         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.643%), Route: 0.405ns(58.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.915     127.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.915                          
 clock uncertainty                                      -0.050     127.865                          

 Setup time                                             -0.617     127.248                          

 Data required time                                                127.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.248                          
 Data arrival time                                                  81.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  5.734
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.124      79.124         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.124 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.610      80.734         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.289      81.023 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.405      81.428         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.428         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.643%), Route: 0.405ns(58.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.915     127.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.915                          
 clock uncertainty                                      -0.050     127.865                          

 Setup time                                             -0.617     127.248                          

 Data required time                                                127.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.248                          
 Data arrival time                                                  81.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552     130.284         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q1                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     130.735         u_CORES/id_o [4] 
 CLMA_118_84/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.735         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.570     128.570         u_CORES/capt_o   
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.570                          
 clock uncertainty                                       0.050     128.620                          

 Hold time                                              -0.024     128.596                          

 Data required time                                                128.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.596                          
 Data arrival time                                                 130.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.849  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.435
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552     130.284         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q2                    tco                   0.224     130.508 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.313     130.821         u_CORES/id_o [3] 
 CLMA_118_80/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.821         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.435     128.435         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.435                          
 clock uncertainty                                       0.050     128.485                          

 Hold time                                               0.053     128.538                          

 Data required time                                                128.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.538                          
 Data arrival time                                                 130.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.849  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.435
  Launch Clock Delay      :  5.284
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.732     128.732         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.732 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552     130.284         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q0                    tco                   0.222     130.506 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.350     130.856         u_CORES/id_o [2] 
 CLMA_118_80/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 130.856         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.811%), Route: 0.350ns(61.189%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.435     128.435         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.435                          
 clock uncertainty                                       0.050     128.485                          

 Hold time                                              -0.024     128.461                          

 Data required time                                                128.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.461                          
 Data arrival time                                                 130.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMS_146_81/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_81/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.593       3.545         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_134_77/Y3                    td                    0.287       3.832 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.403       4.235         u_CORES/u_debug_core_0/u_Storage_Condition/_N2616
 CLMA_138_72/Y2                    td                    0.210       4.445 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.466       4.911         u_CORES/u_debug_core_0/u_Storage_Condition/_N2618
 CLMA_138_61/Y2                    td                    0.210       5.121 r       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.258       5.379         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMA_138_60/A1                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.379         Logic Levels: 3  
                                                                                   Logic: 0.996ns(36.672%), Route: 1.720ns(63.328%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_60/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.231    1002.246                          

 Data required time                                               1002.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.246                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_68/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.579       3.531         u_CORES/u_debug_core_0/trigger
 CLMS_134_69/Y2                    td                    0.478       4.009 r       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=4)        0.265       4.274         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMA_134_72/CECO                  td                    0.184       4.458 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.458         ntR90            
 CLMA_134_76/CECO                  td                    0.184       4.642 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.642         ntR89            
 CLMA_134_80/CECO                  td                    0.184       4.826 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.826         ntR88            
 CLMA_134_84/CECI                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.826         Logic Levels: 4  
                                                                                   Logic: 1.319ns(60.980%), Route: 0.844ns(39.020%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_134_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   4.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[12]/opit_0_inv_L5Q_perm/L1
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMS_146_73/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_73/Q0                    tco                   0.289       2.952 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.445       3.397         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]
                                   td                    0.474       3.871 f       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.871         u_CORES/u_debug_core_0/u_Storage_Condition/_N90
 CLMA_138_73/COUT                  td                    0.058       3.929 r       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.929         u_CORES/u_debug_core_0/u_Storage_Condition/_N92
                                   td                    0.058       3.987 r       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.987         u_CORES/u_debug_core_0/u_Storage_Condition/_N94
 CLMA_138_77/COUT                  td                    0.058       4.045 r       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.045         u_CORES/u_debug_core_0/u_Storage_Condition/_N96
                                   td                    0.058       4.103 r       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.103         u_CORES/u_debug_core_0/u_Storage_Condition/_N98
 CLMA_138_81/Y3                    td                    0.501       4.604 r       u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.551       5.155         u_CORES/u_debug_core_0/u_Storage_Condition/N499 [12]
 CLMA_138_80/A1                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.155         Logic Levels: 3  
                                                                                   Logic: 1.496ns(60.032%), Route: 0.996ns(39.968%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.231    1002.246                          

 Data required time                                               1002.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.246                          
 Data arrival time                                                   5.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMS_122_57/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK

 CLMS_122_57/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/trig0_d2 [8]
 CLMA_122_56/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_122_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.035       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMA_118_48/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK

 CLMA_118_48/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1]
 CLMS_118_49/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMS_118_49/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.035       2.584                          

 Data required time                                                  2.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.584                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMS_114_21/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_21/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[0] [13]
 CLMS_114_21/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMS_114_21/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.416       4.366         u_CORES/u_debug_core_0/resetn
 CLMA_114_60/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.366         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.853%), Route: 1.416ns(83.147%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_114_60/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.416       4.366         u_CORES/u_debug_core_0/resetn
 CLMA_114_60/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.366         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.853%), Route: 1.416ns(83.147%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_114_60/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.287       2.950 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      1.416       4.366         u_CORES/u_debug_core_0/resetn
 CLMA_114_60/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.366         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.853%), Route: 1.416ns(83.147%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531    1002.590         ntclkbufg_0      
 CLMA_114_60/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Recovery time                                          -0.617    1001.860                          

 Data required time                                               1001.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.860                          
 Data arrival time                                                   4.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.315       3.127         u_CORES/u_debug_core_0/resetn
 CLMA_134_20/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_134_20/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                           -0.220       2.406                          

 Data required time                                                  2.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.406                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.315       3.127         u_CORES/u_debug_core_0/resetn
 CLMA_134_20/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_134_20/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                           -0.220       2.406                          

 Data required time                                                  2.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.406                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.531       2.590         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.222       2.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.315       3.127         u_CORES/u_debug_core_0/resetn
 CLMA_134_20/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      1.585       2.663         ntclkbufg_0      
 CLMA_134_20/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                           -0.220       2.406                          

 Data required time                                                  2.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.406                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.303         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.407 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.485         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       3.485 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.790       5.275         ntR226           
 IOL_23_6/DO                       td                    0.139       5.414 f       ad_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.414         ad_clk2_obuf/ntO 
 IOBD_21_0/PAD                     td                    3.853       9.267 f       ad_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.078       9.345         ad_clk2          
 AA4                                                                       f       ad_clk2 (port)   

 Data arrival time                                                   9.345         Logic Levels: 6  
                                                                                   Logic: 5.538ns(59.262%), Route: 3.807ns(40.738%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.303         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.407 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.485         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       3.485 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.779       5.264         ntR226           
 IOL_155_6/DO                      td                    0.139       5.403 f       ad_clk1_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.403         ad_clk1_obuf/ntO 
 IOBD_153_0/PAD                    td                    3.853       9.256 f       ad_clk1_obuf/opit_0/O
                                   net (fanout=1)        0.063       9.319         ad_clk1          
 W12                                                                       f       ad_clk1 (port)   

 Data arrival time                                                   9.319         Logic Levels: 6  
                                                                                   Logic: 5.538ns(59.427%), Route: 3.781ns(40.573%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W8                                                      0.000       0.000 f       ad_data2[1] (port)
                                   net (fanout=1)        0.078       0.078         ad_data2[1]      
 IOBS_TB_44_0/DIN                  td                    1.367       1.445 f       ad_data2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.445         ad_data2_ibuf[1]/ntD
 IOL_47_5/RX_DATA_DD               td                    0.127       1.572 f       ad_data2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        1.922       3.494         nt_ad_data2[1]   
 CLMA_122_40/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   3.494         Logic Levels: 2  
                                                                                   Logic: 1.494ns(42.759%), Route: 2.000ns(57.241%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[4] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA8                                                     0.000       0.000 r       ad_data2[4] (port)
                                   net (fanout=1)        0.072       0.072         ad_data2[4]      
 IOBD_117_0/DIN                    td                    1.047       1.119 r       ad_data2_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.119         ad_data2_ibuf[4]/ntD
 IOL_119_6/RX_DATA_DD              td                    0.082       1.201 r       ad_data2_ibuf[4]/opit_1/OUT
                                   net (fanout=2)        0.311       1.512         nt_ad_data2[4]   
 CLMA_118_20/M3                                                            r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D

 Data arrival time                                                   1.512         Logic Levels: 2  
                                                                                   Logic: 1.129ns(74.669%), Route: 0.383ns(25.331%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y10                                                     0.000       0.000 r       ad_data1[7] (port)
                                   net (fanout=1)        0.044       0.044         ad_data1[7]      
 IOBS_TB_120_0/DIN                 td                    1.047       1.091 r       ad_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.091         ad_data1_ibuf[7]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.082       1.173 r       ad_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.452       1.625         nt_ad_data1[7]   
 CLMS_122_33/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.625         Logic Levels: 2  
                                                                                   Logic: 1.129ns(69.477%), Route: 0.496ns(30.523%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB8                                                     0.000       0.000 r       ad_data2[3] (port)
                                   net (fanout=1)        0.084       0.084         ad_data2[3]      
 IOBS_TB_116_0/DIN                 td                    1.047       1.131 r       ad_data2_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.131         ad_data2_ibuf[3]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.082       1.213 r       ad_data2_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.473       1.686         nt_ad_data2[3]   
 CLMA_118_20/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D

 Data arrival time                                                   1.686         Logic Levels: 2  
                                                                                   Logic: 1.129ns(66.963%), Route: 0.557ns(33.037%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

{top|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_82_44/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.070

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.540       4.140         u_CORES/u_jtag_hub/data_ctrl
 CLMS_114_85/D4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.041%), Route: 0.540ns(70.959%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918      28.463         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.070      28.393                          
 clock uncertainty                                      -0.050      28.343                          

 Setup time                                             -0.057      28.286                          

 Data required time                                                 28.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.286                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.528       4.128         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_88/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.128         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.506%), Route: 0.528ns(70.494%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918      28.463         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081      28.382                          
 clock uncertainty                                      -0.050      28.332                          

 Setup time                                             -0.058      28.274                          

 Data required time                                                 28.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.274                          
 Data arrival time                                                   4.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMS_114_125/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_114_125/Q0                   tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.526       4.126         u_CORES/u_jtag_hub/data_ctrl
 CLMA_118_88/B4                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.126         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.585%), Route: 0.526ns(70.415%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918      28.463         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081      28.382                          
 clock uncertainty                                      -0.050      28.332                          

 Setup time                                             -0.058      28.274                          

 Data required time                                                 28.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.274                          
 Data arrival time                                                   4.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895       3.146         ntclkbufg_1      
 CLMS_118_29/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_118_29/Q0                    tco                   0.179       3.325 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.384         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20]
 CLMA_118_28/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.384         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMA_118_28/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.029       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895       3.146         ntclkbufg_1      
 CLMA_126_76/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_76/Q1                    tco                   0.180       3.326 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.385         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2]
 CLMA_126_77/C4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMA_126_77/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.028       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.232

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895       3.146         ntclkbufg_1      
 CLMA_118_28/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_28/Q1                    tco                   0.180       3.326 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.385         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19]
 CLMA_118_28/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMA_118_28/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.232       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                              -0.028       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.223      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.394      27.777         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.379      28.156 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      28.414         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.162      28.576 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.076      28.652         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.222      28.874 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.152      29.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.226      29.252 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.171      29.423         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.151      29.574 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.258      29.832         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMS_118_85/Y1                    td                    0.162      29.994 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.240      30.234         u_CORES/u_debug_core_0/u_rd_addr_gen/_N517
 CLMS_118_89/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.234         Logic Levels: 6  
                                                                                   Logic: 1.525ns(49.610%), Route: 1.549ns(50.390%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895      53.146         ntclkbufg_1      
 CLMS_118_89/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.093      53.003                          

 Data required time                                                 53.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.003                          
 Data arrival time                                                  30.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.223      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.394      27.777         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.379      28.156 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      28.414         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.162      28.576 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.076      28.652         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.222      28.874 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.152      29.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.226      29.252 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.171      29.423         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.151      29.574 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.265      29.839         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMS_122_89/Y1                    td                    0.162      30.001 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.157      30.158         u_CORES/u_debug_core_0/u_rd_addr_gen/_N519
 CLMS_118_89/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.158         Logic Levels: 6  
                                                                                   Logic: 1.525ns(50.867%), Route: 1.473ns(49.133%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895      53.146         ntclkbufg_1      
 CLMS_118_89/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.094      53.002                          

 Data required time                                                 53.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.002                          
 Data arrival time                                                  30.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_118_80/Q1                    tco                   0.223      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.394      27.777         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_122_84/Y2                    td                    0.379      28.156 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.258      28.414         u_CORES/u_debug_core_0/_N2257
 CLMS_118_85/Y2                    td                    0.162      28.576 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.076      28.652         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_118_85/Y3                    td                    0.222      28.874 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.152      29.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N154
 CLMA_118_84/Y0                    td                    0.226      29.252 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/gateop_perm/Z
                                   net (fanout=1)        0.171      29.423         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2498
 CLMA_118_88/Y3                    td                    0.151      29.574 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.372      29.946         u_CORES/u_debug_core_0/u_rd_addr_gen/_N160
 CLMA_122_80/B4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.946         Logic Levels: 5  
                                                                                   Logic: 1.363ns(48.923%), Route: 1.423ns(51.077%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.895      53.146         ntclkbufg_1      
 CLMA_122_80/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.079      53.017                          

 Data required time                                                 53.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.017                          
 Data arrival time                                                  29.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.920      26.920         u_CORES/capt_o   
 CLMS_118_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_118_77/Q1                    tco                   0.184      27.104 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.130      27.234         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_118_76/B0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.234         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.599%), Route: 0.130ns(41.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMA_118_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.069       3.360                          

 Data required time                                                  3.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.360                          
 Data arrival time                                                  27.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.981      26.981         u_CORES/capt_o   
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_118_84/Q0                    tco                   0.179      27.160 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.060      27.220         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_118_85/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.220         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMS_118_85/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.099       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                  27.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  1.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915      26.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_118_80/Y0                    tco                   0.236      27.151 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.210      27.361         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_114_77/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.361         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.915%), Route: 0.210ns(47.085%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.925       3.379         ntclkbufg_1      
 CLMS_114_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                               0.034       3.463                          

 Data required time                                                  3.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.463                          
 Data arrival time                                                  27.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.770  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.950      78.685         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.268      79.176         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.176         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.418%), Route: 0.268ns(54.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                      -0.050     126.865                          

 Setup time                                             -0.476     126.389                          

 Data required time                                                126.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.389                          
 Data arrival time                                                  79.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.770  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.950      78.685         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.268      79.176         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.176         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.418%), Route: 0.268ns(54.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                      -0.050     126.865                          

 Setup time                                             -0.476     126.389                          

 Data required time                                                126.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.389                          
 Data arrival time                                                  79.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.770  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.950      78.685         ntclkbufg_1      
 CLMA_118_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_88/Q1                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.268      79.176         u_CORES/conf_sel [0]
 CLMA_118_80/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.176         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.418%), Route: 0.268ns(54.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                      -0.050     126.865                          

 Setup time                                             -0.476     126.389                          

 Data required time                                                126.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.389                          
 Data arrival time                                                  79.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.238
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918     128.463         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q1                    tco                   0.201     128.664 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141     128.805         u_CORES/id_o [4] 
 CLMA_118_84/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.805         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.772%), Route: 0.141ns(41.228%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.238     127.238         u_CORES/capt_o   
 CLMA_118_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.238                          
 clock uncertainty                                       0.050     127.288                          

 Hold time                                              -0.011     127.277                          

 Data required time                                                127.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.277                          
 Data arrival time                                                 128.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.160
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918     128.463         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q2                    tco                   0.180     128.643 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     128.863         u_CORES/id_o [3] 
 CLMA_118_80/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.863         Logic Levels: 0  
                                                                                   Logic: 0.180ns(45.000%), Route: 0.220ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160     127.160         u_CORES/capt_o   
 CLMA_118_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.160                          
 clock uncertainty                                       0.050     127.210                          

 Hold time                                               0.040     127.250                          

 Data required time                                                127.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.250                          
 Data arrival time                                                 128.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.163
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=179)      0.918     128.463         ntclkbufg_1      
 CLMS_114_85/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_85/Q2                    tco                   0.200     128.663 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212     128.875         u_CORES/id_o [3] 
 CLMS_118_77/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.875         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.544%), Route: 0.212ns(51.456%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.163     127.163         u_CORES/capt_o   
 CLMS_118_77/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.163                          
 clock uncertainty                                       0.050     127.213                          

 Hold time                                              -0.011     127.202                          

 Data required time                                                127.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.202                          
 Data arrival time                                                 128.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_68/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.393       2.153         u_CORES/u_debug_core_0/trigger
 CLMS_134_69/Y2                    td                    0.379       2.532 f       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=4)        0.168       2.700         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMA_134_72/CECO                  td                    0.132       2.832 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.832         ntR90            
 CLMA_134_76/CECO                  td                    0.132       2.964 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.964         ntR89            
 CLMA_134_80/CECO                  td                    0.132       3.096 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       3.096         ntR88            
 CLMA_134_84/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   3.096         Logic Levels: 4  
                                                                                   Logic: 0.996ns(63.969%), Route: 0.561ns(36.031%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_134_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   3.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_146_81/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_81/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.387       2.147         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_134_77/Y3                    td                    0.222       2.369 f       u_CORES/u_debug_core_0/u_Storage_Condition/N443_10/gateop_perm/Z
                                   net (fanout=1)        0.258       2.627         u_CORES/u_debug_core_0/u_Storage_Condition/_N2616
 CLMA_138_72/Y2                    td                    0.162       2.789 r       u_CORES/u_debug_core_0/u_Storage_Condition/N443_12/gateop_perm/Z
                                   net (fanout=1)        0.283       3.072         u_CORES/u_debug_core_0/u_Storage_Condition/_N2618
 CLMA_138_61/Y2                    td                    0.150       3.222 f       u_CORES/u_debug_core_0/u_Storage_Condition/N401/gateop_perm/Z
                                   net (fanout=1)        0.156       3.378         u_CORES/u_debug_core_0/u_Storage_Condition/N401
 CLMA_138_60/A1                                                            f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.378         Logic Levels: 3  
                                                                                   Logic: 0.755ns(41.055%), Route: 1.084ns(58.945%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_60/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.191    1001.179                          

 Data required time                                               1001.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.179                          
 Data arrival time                                                   3.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_114_68/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_68/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.393       2.153         u_CORES/u_debug_core_0/trigger
 CLMS_134_69/Y2                    td                    0.379       2.532 f       u_CORES/u_debug_core_0/u_Storage_Condition/N470_3/gateop_perm/Z
                                   net (fanout=4)        0.168       2.700         u_CORES/u_debug_core_0/u_Storage_Condition/N470
 CLMA_134_72/CECO                  td                    0.132       2.832 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.832         ntR90            
 CLMA_134_76/CECO                  td                    0.132       2.964 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.964         ntR89            
 CLMA_134_80/CECI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   2.964         Logic Levels: 3  
                                                                                   Logic: 0.864ns(60.632%), Route: 0.561ns(39.368%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_134_80/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   2.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMA_118_48/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK

 CLMA_118_48/Q0                    tco                   0.179       1.677 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/Q
                                   net (fanout=1)        0.058       1.735         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1]
 CLMS_118_49/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.735         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_118_49/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.026       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.029       1.484                          

 Data required time                                                  1.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.484                          
 Data arrival time                                                   1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMS_122_57/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK

 CLMS_122_57/Q0                    tco                   0.179       1.677 f       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/Q
                                   net (fanout=1)        0.060       1.737         u_CORES/u_debug_core_0/trig0_d2 [8]
 CLMA_122_56/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.737         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.895%), Route: 0.060ns(25.105%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_122_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.026       1.513                          
 clock uncertainty                                       0.000       1.513                          

 Hold time                                              -0.029       1.484                          

 Data required time                                                  1.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.484                          
 Data arrival time                                                   1.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/L4
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.040

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMS_114_21/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_21/Q0                    tco                   0.179       1.677 f       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       1.735         u_CORES/u_debug_core_0/data_pipe[0] [13]
 CLMS_114_21/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.735         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_114_21/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.040       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.029       1.470                          

 Data required time                                                  1.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.470                          
 Data arrival time                                                   1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.979       2.739         u_CORES/u_debug_core_0/resetn
 CLMA_110_56/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.417%), Route: 0.979ns(81.583%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_110_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.979       2.739         u_CORES/u_debug_core_0/resetn
 CLMA_110_56/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.417%), Route: 0.979ns(81.583%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_110_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.221       1.760 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.979       2.739         u_CORES/u_debug_core_0/resetn
 CLMA_110_56/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.417%), Route: 0.979ns(81.583%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895    1001.498         ntclkbufg_0      
 CLMA_110_56/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Recovery time                                          -0.476    1000.894                          

 Data required time                                               1000.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.894                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.277       1.957         u_CORES/u_debug_core_0/resetn
 CLMS_122_29/RSCO                  td                    0.092       2.049 f       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.049         ntR14            
 CLMS_122_33/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/RS

 Data arrival time                                                   2.049         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.728%), Route: 0.277ns(50.272%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_122_33/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   2.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.277       1.957         u_CORES/u_debug_core_0/resetn
 CLMS_122_29/RSCO                  td                    0.092       2.049 f       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.049         ntR14            
 CLMS_122_33/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/RS

 Data arrival time                                                   2.049         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.728%), Route: 0.277ns(50.272%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_122_33/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   2.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/RS
Path Group  : top|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.895       1.498         ntclkbufg_0      
 CLMA_130_24/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_130_24/Q0                    tco                   0.182       1.680 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=173)      0.277       1.957         u_CORES/u_debug_core_0/resetn
 CLMS_122_29/RSCO                  td                    0.092       2.049 f       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.049         ntR14            
 CLMS_122_33/RSCI                                                          f       u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/RS

 Data arrival time                                                   2.049         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.728%), Route: 0.277ns(50.272%)
----------------------------------------------------------------------------------------------------

 Clock top|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_ad_clk2       
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=411)      0.925       1.539         ntclkbufg_0      
 CLMS_122_33/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   2.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.471       1.520         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.601 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       2.209         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       2.209 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.074       3.283         ntR226           
 IOL_23_6/DO                       td                    0.106       3.389 f       ad_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.389         ad_clk2_obuf/ntO 
 IOBD_21_0/PAD                     td                    3.238       6.627 f       ad_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.078       6.705         ad_clk2          
 AA4                                                                       f       ad_clk2 (port)   

 Data arrival time                                                   6.705         Logic Levels: 6  
                                                                                   Logic: 4.400ns(65.623%), Route: 2.305ns(34.377%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=1)        0.471       1.520         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.601 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       2.209         nt_ad_clk2       
 USCM_84_110/CLK_USCM              td                    0.000       2.209 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.065       3.274         ntR226           
 IOL_155_6/DO                      td                    0.106       3.380 f       ad_clk1_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.380         ad_clk1_obuf/ntO 
 IOBD_153_0/PAD                    td                    3.238       6.618 f       ad_clk1_obuf/opit_0/O
                                   net (fanout=1)        0.063       6.681         ad_clk1          
 W12                                                                       f       ad_clk1 (port)   

 Data arrival time                                                   6.681         Logic Levels: 6  
                                                                                   Logic: 4.400ns(65.858%), Route: 2.281ns(34.142%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W8                                                      0.000       0.000 f       ad_data2[1] (port)
                                   net (fanout=1)        0.078       0.078         ad_data2[1]      
 IOBS_TB_44_0/DIN                  td                    0.918       0.996 f       ad_data2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.996         ad_data2_ibuf[1]/ntD
 IOL_47_5/RX_DATA_DD               td                    0.097       1.093 f       ad_data2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        1.322       2.415         nt_ad_data2[1]   
 CLMA_122_40/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   2.415         Logic Levels: 2  
                                                                                   Logic: 1.015ns(42.029%), Route: 1.400ns(57.971%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[4] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AA8                                                     0.000       0.000 r       ad_data2[4] (port)
                                   net (fanout=1)        0.072       0.072         ad_data2[4]      
 IOBD_117_0/DIN                    td                    0.735       0.807 r       ad_data2_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.807         ad_data2_ibuf[4]/ntD
 IOL_119_6/RX_DATA_DD              td                    0.066       0.873 r       ad_data2_ibuf[4]/opit_1/OUT
                                   net (fanout=2)        0.182       1.055         nt_ad_data2[4]   
 CLMA_118_20/M3                                                            r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/D

 Data arrival time                                                   1.055         Logic Levels: 2  
                                                                                   Logic: 0.801ns(75.924%), Route: 0.254ns(24.076%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data1[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y10                                                     0.000       0.000 r       ad_data1[7] (port)
                                   net (fanout=1)        0.044       0.044         ad_data1[7]      
 IOBS_TB_120_0/DIN                 td                    0.735       0.779 r       ad_data1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.779         ad_data1_ibuf[7]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.066       0.845 r       ad_data1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.272       1.117         nt_ad_data1[7]   
 CLMS_122_33/M0                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/D

 Data arrival time                                                   1.117         Logic Levels: 2  
                                                                                   Logic: 0.801ns(71.710%), Route: 0.316ns(28.290%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data2[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB8                                                     0.000       0.000 r       ad_data2[3] (port)
                                   net (fanout=1)        0.084       0.084         ad_data2[3]      
 IOBS_TB_116_0/DIN                 td                    0.735       0.819 r       ad_data2_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.819         ad_data2_ibuf[3]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.066       0.885 r       ad_data2_ibuf[3]/opit_1/OUT
                                   net (fanout=2)        0.288       1.173         nt_ad_data2[3]   
 CLMA_118_20/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/D

 Data arrival time                                                   1.173         Logic Levels: 2  
                                                                                   Logic: 0.801ns(68.286%), Route: 0.372ns(31.714%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_44/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_118_77/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

{top|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_4/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_82_44/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------+
| Type       | File Name                                     
+-------------------------------------------------------------+
| Input      | E:/3pa1030_test/place_route/top_pnr.adf       
| Output     | E:/3pa1030_test/report_timing/top_rtp.adf     
|            | E:/3pa1030_test/report_timing/top.rtr         
|            | E:/3pa1030_test/report_timing/rtr.db          
+-------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 897 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:7s
