// Seed: 185694654
module module_0;
  wire id_1 = 1;
  module_2(
      id_1, id_1
  ); id_2 :
  assert property (@(id_2 or posedge ((1) | id_2++)) id_1)
  else;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3 = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  id_4(
      .id_0(id_3)
  );
  wire id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
