================================================================================
FULL TERNARY ALU ARCHITECTURE
Wavelength-Division Ternary Optical Computer
================================================================================
Date: 2026-02-02
Author: Claude Code session with Christopher Riner

OVERVIEW
--------
A complete ternary ALU that supports all four basic arithmetic operations
(add, subtract, multiply, divide) using wavelength-encoded optical signals.

Ternary Encoding:
  - Red   (1.55 um) = -1
  - Green (1.30 um) =  0
  - Blue  (1.00 um) = +1


ARCHITECTURE DIAGRAM
--------------------

                    +-----------------------------------------------------+
                    |           FULL TERNARY ALU                          |
                    |                                                     |
     +----------+   |   +-----------+                                     |
A ---|  Input   |---+-->|           |                                     |
     | Stage A  |   |   |           |   +---------+                       |
     +----------+   |   | Operation |-->|   SFG   |--> Add/Multiply       |
                    |   | Selector  |   |  Mixer  |                       |
     +----------+   |   | (Optical  |   +---------+        |              |
B ---|  Input   |---+-->| Switches) |                      |              |
     | Stage B  |   |   |           |   +---------+        v              |
     +----------+   |   |           |-->|Inverter |   +---------+         |
                    |   |           |   | + SFG   |-->| Output  |---------+--> Result
                    |   |           |   +---------+   |Combiner |         |
                    |   |           |                 |    +    |         |
                    |   |           |   +---------+   |Detector |         |
                    |   |           |-->|   DFG   |-->|         |         |
                    |   |           |   | Divider |   +---------+         |
                    |   +-----------+   +---------+                       |
                    |        ^                                            |
                    |        |                                            |
                    |   OP SELECT (2 trits = 4 states)                    |
                    |   00=Add, 01=Sub, 10=Mul, 11=Div                    |
                    +-----------------------------------------------------+


COMPONENT DESCRIPTIONS
----------------------

1. INPUT STAGE A & B
   - Wavelength splitter (1 -> 3 channels: R/G/B)
   - 3x Ring resonator selectors (one per wavelength)
   - Wavelength combiner (merges selected channels)
   - Each input can represent -1, 0, or +1

2. OPERATION SELECTOR
   - Optical switches controlled by 2-trit control signal
   - Routes operands to appropriate processing path
   - 4 possible routes: Add, Subtract, Multiply, Divide

3. SFG MIXER (Sum-Frequency Generation)
   - Chi-2 nonlinear waveguide (LiNbO3)
   - Mixes two wavelengths: f_out = f_A + f_B
   - Used for Addition and Multiplication
   - Length: ~20-30 um for efficient conversion

4. WAVELENGTH INVERTER
   - Swaps Red <-> Blue wavelengths
   - Green passes through unchanged
   - Converts B to -B for subtraction: A - B = A + (-B)
   - Implementation: Wavelength-selective crossings

5. DFG DIVIDER (Difference-Frequency Generation)
   - Chi-2 nonlinear waveguide
   - Produces difference frequency: f_out = f_A - f_B
   - Used for Division operations
   - Longer interaction length needed (~40 um)

6. OUTPUT COMBINER + DETECTOR
   - Merges outputs from all operation paths
   - Photodetector reads final wavelength
   - Converts optical result back to electrical signal


OPERATION TRUTH TABLES
----------------------

ADDITION (A + B):
  -1 + -1 = -2 (overflow, carry out)
  -1 +  0 = -1
  -1 + +1 =  0
   0 + -1 = -1
   0 +  0 =  0
   0 + +1 = +1
  +1 + -1 =  0
  +1 +  0 = +1
  +1 + +1 = +2 (overflow, carry out)

SUBTRACTION (A - B):
  -1 - -1 =  0
  -1 -  0 = -1
  -1 - +1 = -2 (overflow)
   0 - -1 = +1
   0 -  0 =  0
   0 - +1 = -1
  +1 - -1 = +2 (overflow)
  +1 -  0 = +1
  +1 - +1 =  0

MULTIPLICATION (A x B):
  -1 x -1 = +1
  -1 x  0 =  0
  -1 x +1 = -1
   0 x -1 =  0
   0 x  0 =  0
   0 x +1 =  0
  +1 x -1 = -1
  +1 x  0 =  0
  +1 x +1 = +1

DIVISION (A / B):  [B != 0]
  -1 / -1 = +1
  -1 / +1 = -1
   0 / -1 =  0
   0 / +1 =  0
  +1 / -1 = -1
  +1 / +1 = +1


MULTI-TRIT PROCESSOR
--------------------
For N-trit numbers (e.g., 3 trits = range -13 to +13):

  - Stack N copies of the ALU vertically
  - Each ALU handles one trit position
  - Carry propagation between adjacent ALUs
  - Control signals shared across all ALUs

  Example: 3-trit processor layout

    +-------+
    | ALU 2 |  <-- Most significant trit
    +-------+
        |
    +-------+
    | ALU 1 |  <-- Middle trit
    +-------+
        |
    +-------+
    | ALU 0 |  <-- Least significant trit
    +-------+


PHYSICAL IMPLEMENTATION NOTES
-----------------------------
- Material: LiNbO3 (Lithium Niobate) for nonlinear mixing
- Alternative: Poled polymer (DR1-PMMA) for DIY fabrication
- Waveguide width: ~0.5 um
- Ring resonator radius: ~5 um (LiNbO3) or ~50+ um (polymer)
- Chip size: Single ALU fits in ~500 x 200 um
- 3-trit processor: ~500 x 600 um

================================================================================
Generated by ternary_chip_generator.py
See: Research/programs/ternary_chip_generator.py
================================================================================
