#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar 26 19:30:25 2019
# Process ID: 10348
# Current directory: C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/Top.vds
# Journal file: C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10704 
WARNING: [Synth 8-2507] parameter declaration becomes local in PushButton_Right with formal parameter declaration list [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in PushButton_Right with formal parameter declaration list [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in PushButton_Right with formal parameter declaration list [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in PushButton_Right with formal parameter declaration list [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 420.227 ; gain = 110.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v:22]
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v:13]
	Parameter CLK_INPUT_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter TICK_OUT_FREQ_HZ bound to: 1 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter CLK_COUNTS bound to: 32'b00000101111101011110000100000000 
	Parameter clk_top_count bound to: 32'b00000101111101011110000011111111 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v:13]
INFO: [Synth 8-6157] synthesizing module 'clk_divider__parameterized0' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v:13]
	Parameter CLK_INPUT_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter TICK_OUT_FREQ_HZ bound to: 10 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter CLK_COUNTS bound to: 32'b00000000100110001001011010000000 
	Parameter clk_top_count bound to: 32'b00000000100110001001011001111111 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider__parameterized0' (1#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/clk_divider.v:13]
INFO: [Synth 8-6157] synthesizing module 'PushButton_Left' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:23]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Plaintext_ROM' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/.Xil/Vivado-10348-caplab05/realtime/Plaintext_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Plaintext_ROM' (2#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/.Xil/Vivado-10348-caplab05/realtime/Plaintext_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'encrpytion' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:22]
	Parameter k bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gg_reg was removed.  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:78]
WARNING: [Synth 8-5788] Register debug_reg in module encrpytion is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:52]
WARNING: [Synth 8-5788] Register g_reg in module encrpytion is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:76]
WARNING: [Synth 8-5788] Register cipher_reg in module encrpytion is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:140]
WARNING: [Synth 8-5788] Register counter_reg in module encrpytion is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:168]
WARNING: [Synth 8-5788] Register update_flag_reg in module encrpytion is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:171]
INFO: [Synth 8-6155] done synthesizing module 'encrpytion' (3#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/encryption.v:22]
WARNING: [Synth 8-5788] Register btn_once_flag_reg in module PushButton_Left is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:83]
WARNING: [Synth 8-5788] Register counter_reg in module PushButton_Left is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:86]
WARNING: [Synth 8-5788] Register calculating_flag_reg in module PushButton_Left is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:84]
WARNING: [Synth 8-5788] Register dataout_q_reg in module PushButton_Left is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:100]
WARNING: [Synth 8-5788] Register ciphertext_reg_reg in module PushButton_Left is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:109]
INFO: [Synth 8-6155] done synthesizing module 'PushButton_Left' (4#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Left.v:23]
INFO: [Synth 8-6157] synthesizing module 'PushButton_Up' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PushButton_Up' (5#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v:22]
INFO: [Synth 8-6157] synthesizing module 'PushButton_Right' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:23]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ONE bound to: 8'b00110001 
	Parameter ZERO bound to: 8'b00110000 
	Parameter SPACE bound to: 8'b00100000 
	Parameter UNDERLINE bound to: 8'b01011111 
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v:80]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (6#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/transmitter.v:23]
WARNING: [Synth 8-5788] Register debug1_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:93]
WARNING: [Synth 8-5788] Register debug2_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:94]
WARNING: [Synth 8-5788] Register update_2_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:95]
WARNING: [Synth 8-5788] Register btn_once_flag_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:108]
WARNING: [Synth 8-5788] Register counter_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:112]
WARNING: [Synth 8-5788] Register data_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:127]
WARNING: [Synth 8-5788] Register data_trans_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:63]
WARNING: [Synth 8-5788] Register debug_flag_2_reg in module PushButton_Right is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:102]
INFO: [Synth 8-6155] done synthesizing module 'PushButton_Right' (7#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Right.v:23]
INFO: [Synth 8-6157] synthesizing module 'C_RAM_control' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/C_RAM_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'C_RAM_control' (8#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/C_RAM_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ciphertext_RAM' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/.Xil/Vivado-10348-caplab05/realtime/Ciphertext_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Ciphertext_RAM' (9#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/.Xil/Vivado-10348-caplab05/realtime/Ciphertext_RAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display_control' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (10#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/display_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 0 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-6157] synthesizing module 'Digit' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v:196]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-6155] done synthesizing module 'Digit' (11#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v:196]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (12#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/sevensegment.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Top' (13#1) [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/Top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 460.195 ; gain = 150.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 460.195 ; gain = 150.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 460.195 ; gain = 150.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Ciphertext_RAM/Ciphertext_RAM/Ciphertext_RAM_in_context.xdc] for cell 'C_RAM'
Finished Parsing XDC File [c:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Ciphertext_RAM/Ciphertext_RAM/Ciphertext_RAM_in_context.xdc] for cell 'C_RAM'
Parsing XDC File [c:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Plaintext_ROM/Plaintext_ROM/Plaintext_ROM_in_context.xdc] for cell 'pushbtn_l/P_ROM'
Finished Parsing XDC File [c:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/ip/Plaintext_ROM/Plaintext_ROM/Plaintext_ROM_in_context.xdc] for cell 'pushbtn_l/P_ROM'
Parsing XDC File [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/constrs_1/new/n4DDRfpga.xdc]
Finished Parsing XDC File [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/constrs_1/new/n4DDRfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/constrs_1/new/n4DDRfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 821.648 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'C_RAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pushbtn_l/P_ROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for C_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pushbtn_l/P_ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ready_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "encrypt_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataout_q" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'operation_reg' into 'btn_once_flag_reg' [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v:54]
WARNING: [Synth 8-6014] Unused sequential element operation_reg was removed.  [C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.srcs/sources_1/new/PushButton_Up.v:54]
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 49    
	   6 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module encrpytion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
Module PushButton_Left 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module PushButton_Up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module PushButton_Right 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module C_RAM_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module display_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLKDIV1/clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV1/tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV2/clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV2/tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "encrypt/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV1/clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV1/tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV2/clk_div_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKDIV2/tick_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pushbtn_r/data_trans_reg[7] )
INFO: [Synth 8-3886] merging instance 'pushbtn_r/data_trans_reg[6]' (FDE) to 'pushbtn_r/data_trans_reg[3]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[8]' (FDCE) to 'pushbtn_l/encrypt/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[9]' (FDCE) to 'pushbtn_l/encrypt/y_reg[10]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[10]' (FDCE) to 'pushbtn_l/encrypt/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[11]' (FDCE) to 'pushbtn_l/encrypt/y_reg[12]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[12]' (FDCE) to 'pushbtn_l/encrypt/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[13]' (FDCE) to 'pushbtn_l/encrypt/y_reg[14]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[14]' (FDCE) to 'pushbtn_l/encrypt/y_reg[15]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[0]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/y_reg[15]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[3]'
INFO: [Synth 8-3886] merging instance 'pushbtn_r/data_trans_reg[3]' (FDE) to 'pushbtn_r/data_trans_reg[2]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[1]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[2]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[2]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[4]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[3]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[6]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[4]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[5]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[6]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[7]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[8]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[8]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[9]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[9]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[10]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[10]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[11]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[11]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[12]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[12]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[13]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[13]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[14]'
INFO: [Synth 8-3886] merging instance 'pushbtn_l/encrypt/n1_reg[14]' (FDCE) to 'pushbtn_l/encrypt/n1_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pushbtn_l/encrypt/n1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pushbtn_l/encrypt/n_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'pushbtn_r/data_trans_reg[2]' (FDE) to 'pushbtn_r/data_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[7]' (FD) to 'SSB/Digit7/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[0]' (FD) to 'SSB/Digit7/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[0]' (FD) to 'SSB/Digit6/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[0]' (FD) to 'SSB/Digit5/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[0]' (FD) to 'SSB/Digit4/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[0]' (FD) to 'SSB/Digit3/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[0]' (FD) to 'SSB/Digit2/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[0]' (FD) to 'SSB/Digit1/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit0/seg_reg[0]' (FD) to 'SSB/Digit0/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit0/seg_reg[1]' (FD) to 'SSB/Digit7/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[2]' (FD) to 'SSB/Digit5/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[2]' (FD) to 'SSB/Digit5/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[2]' (FD) to 'SSB/Digit3/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[2]' (FD) to 'SSB/Digit3/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[2]' (FD) to 'SSB/Digit1/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[2]' (FD) to 'SSB/Digit1/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[2]' (FD) to 'SSB/Digit0/seg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SSB/Digit0/seg_reg[2] )
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[3]' (FD) to 'SSB/Digit7/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[3]' (FD) to 'SSB/Digit6/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[3]' (FD) to 'SSB/Digit5/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[3]' (FD) to 'SSB/Digit4/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[3]' (FD) to 'SSB/Digit3/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[3]' (FD) to 'SSB/Digit2/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[3]' (FD) to 'SSB/Digit1/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit0/seg_reg[3]' (FD) to 'SSB/Digit0/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[4]' (FD) to 'SSB/Digit7/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[4]' (FD) to 'SSB/Digit6/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[4]' (FD) to 'SSB/Digit5/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[4]' (FD) to 'SSB/Digit4/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[4]' (FD) to 'SSB/Digit3/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[4]' (FD) to 'SSB/Digit2/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[4]' (FD) to 'SSB/Digit1/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit0/seg_reg[4]' (FD) to 'SSB/Digit0/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[6]' (FD) to 'SSB/Digit5/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[6]' (FD) to 'SSB/Digit5/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[6]' (FD) to 'SSB/Digit3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[6]' (FD) to 'SSB/Digit3/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[6]' (FD) to 'SSB/Digit1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[6]' (FD) to 'SSB/Digit1/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[6]' (FD) to 'SSB/Digit0/seg_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSB/Digit0/seg_reg[6] )
INFO: [Synth 8-3886] merging instance 'pushbtn_r/debug1_reg[4]' (FDE) to 'pushbtn_r/debug1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pushbtn_r/debug1_reg[5]' (FDE) to 'pushbtn_r/debug1_reg[7]'
INFO: [Synth 8-3886] merging instance 'pushbtn_r/debug1_reg[6]' (FDE) to 'pushbtn_r/debug1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pushbtn_r/debug1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pushbtn_r/debug2_reg[0] )
INFO: [Synth 8-3886] merging instance 'SSB/seg_reg[0]' (FD) to 'SSB/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'SSB/seg_reg[1]' (FD) to 'SSB/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'SSB/seg_reg[3]' (FD) to 'SSB/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'SSB/seg_reg[4]' (FD) to 'SSB/seg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSB/seg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/n_state_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/p_state_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/g_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/debug_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_l/encrypt/n1_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_r/data_trans_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_r/debug1_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (pushbtn_r/debug2_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SSB/seg_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit0/seg_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit0/seg_reg[6]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 822.965 ; gain = 513.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 836.059 ; gain = 526.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop CLKDIV1/tick_out_reg is being inverted and renamed to CLKDIV1/tick_out_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |Ciphertext_RAM |         1|
|2     |Plaintext_ROM  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Ciphertext_RAM |     1|
|2     |Plaintext_ROM  |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    45|
|5     |LUT1           |    32|
|6     |LUT2           |   111|
|7     |LUT3           |    54|
|8     |LUT4           |    65|
|9     |LUT5           |   146|
|10    |LUT6           |    67|
|11    |MUXF7          |     2|
|12    |FDCE           |   129|
|13    |FDRE           |   208|
|14    |FDSE           |     2|
|15    |IBUF           |     5|
|16    |OBUF           |    27|
|17    |OBUFT          |     6|
+------+---------------+------+

Report Instance Areas: 
+------+----------------+----------------------------+------+
|      |Instance        |Module                      |Cells |
+------+----------------+----------------------------+------+
|1     |top             |                            |   916|
|2     |  CLKDIV1       |clk_divider                 |    82|
|3     |  CLKDIV2       |clk_divider__parameterized0 |    82|
|4     |  SSB           |sevensegment                |   111|
|5     |    Digit0      |Digit                       |     3|
|6     |    Digit1      |Digit_0                     |     1|
|7     |    Digit2      |Digit_1                     |     1|
|8     |    Digit3      |Digit_2                     |     3|
|9     |    Digit4      |Digit_3                     |     1|
|10    |    Digit5      |Digit_4                     |     1|
|11    |    Digit6      |Digit_5                     |     1|
|12    |    Digit7      |Digit_6                     |     2|
|13    |  c_ram_control |C_RAM_control               |     6|
|14    |  dis_control   |display_control             |     8|
|15    |  pushbtn_l     |PushButton_Left             |   401|
|16    |    encrypt     |encrpytion                  |   340|
|17    |  pushbtn_r     |PushButton_Right            |   164|
|18    |    trans_1     |transmitter                 |    77|
|19    |  pushbtn_u     |PushButton_Up               |    15|
+------+----------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 840.637 ; gain = 168.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 840.637 ; gain = 531.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 840.637 ; gain = 542.676
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/linyi/Documents/FPGA/Encryption_transmit/Encryption.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 840.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 19:31:03 2019...
