# 2018fall_hdl (J. Lin S. Xie Guangdong University of Technology)


## Useful links
### Verilog
- [Digital Logic]()
- [Verilog tutorial](http://www.asic-world.com/verilog/veritut.html)

### Chisel
- [Chisel tutorial](https://github.com/ucb-bar/chisel-tutorial)

### Python
- [myHDL](https://github.com/myhdl/myhdl) A python library that can generate verilog/vhdl.
- [cocotb](https://cocotb.readthedocs.io/en/latest/introduction.html) 

