<details open="open">
	<summary>Table of Contents</summary>
	<ol>
		<li>
			Day 1: Inception of open-source EDA, OpenLane and Sky130 PDK
			<ul>
				<li><a href="Day 1/D1_L1_readme.md">How to talk to computers</a></li>
				<li><a href="Day 1/D1_L2_readme.md">SoC design and OpenLane</a></li>
                <li><a href="Day 1/D1_L3_readme.md">Get familiar to open-source EDA tools</a></li>
			</ul>
		</li>
		<li>
			Day 2:  Good floorplan vs bad floorplan and introduction to library cells
			<ul>
				<li><a href="Day 2/D2_L1_readme.md"> Chip Floor planning considerations</a></li>
				<li><a href="Day 2/D2_L2_readme.md">Library Binding and Placement</a></li>
                <li><a href="Day 2/D1_L3_readme.md">Cell design and characterization flows</a></li>
				<li><a href="Day 2/D1_L4_readme.md"> General timing characterization parameters</a></li>
			</ul>
		</li>
		<li>
			Day 3:  Design library cell using Magic Layout and ngspice characterization
			<ul>
				<li><a href="Day 3/D3_L1_readme.md"> CMOS inverter ngspice simulations</a></li>
				<li><a href="Day 3/D3_L2_readme.md">CMOS fabrication process</a></li>
				<li><a href="Day 3/D3_L3_readme.md"> LAB - ngspice simulations and Sky130 Tech File Labs</a></li>
			</ul>
		</li>
	</ol>
</details>
