// Seed: 4045778903
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_0 = 1'b0;
  assign id_0 = -1'h0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  always @(id_1 or posedge -1) id_3 = -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_5,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
