

================================================================
== Vivado HLS Report for 'Init'
================================================================
* Date:           Thu Feb 22 01:24:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     5.542|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4700|  4700|  4700|  4700|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1624|  1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1      |    56|    56|         2|          -|          -|    28|    no    |
        |- Loop 2         |  1878|  1878|       626|          -|          -|     3|    no    |
        | + Loop 2.1      |   624|   624|        26|          -|          -|    24|    no    |
        |  ++ Loop 2.1.1  |    24|    24|         1|          -|          -|    24|    no    |
        |- Loop 3         |   510|   510|       170|          -|          -|     3|    no    |
        | + Loop 3.1      |   168|   168|        14|          -|          -|    12|    no    |
        |  ++ Loop 3.1.1  |    12|    12|         1|          -|          -|    12|    no    |
        |- Loop 4         |   410|   410|        82|          -|          -|     5|    no    |
        | + Loop 4.1      |    80|    80|        10|          -|          -|     8|    no    |
        |  ++ Loop 4.1.1  |     8|     8|         1|          -|          -|     8|    no    |
        |- Loop 5         |   130|   130|        26|          -|          -|     5|    no    |
        | + Loop 5.1      |    24|    24|         6|          -|          -|     4|    no    |
        |  ++ Loop 5.1.1  |     4|     4|         1|          -|          -|     4|    no    |
        |- Loop 6         |    80|    80|         1|          -|          -|    80|    no    |
        |- Loop 7         |    50|    50|         1|          -|          -|    50|    no    |
        |- Loop 8         |    10|    10|         1|          -|          -|    10|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond16)
	5  / (exitcond16)
3 --> 
	4  / (!exitcond15)
	2  / (exitcond15)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond14)
	8  / (exitcond14)
6 --> 
	7  / (!exitcond13)
	5  / (exitcond13)
7 --> 
	7  / (!exitcond12)
	6  / (exitcond12)
8 --> 
	9  / (!exitcond11)
	11  / (exitcond11)
9 --> 
	10  / (!exitcond10)
	8  / (exitcond10)
10 --> 
	10  / (!exitcond9)
	9  / (exitcond9)
11 --> 
	12  / (!exitcond8)
	14  / (exitcond8)
12 --> 
	13  / (!exitcond7)
	11  / (exitcond7)
13 --> 
	13  / (!exitcond6)
	12  / (exitcond6)
14 --> 
	15  / (!exitcond5)
	17  / (exitcond5)
15 --> 
	16  / (!exitcond4)
	14  / (exitcond4)
16 --> 
	16  / (!exitcond3)
	15  / (exitcond3)
17 --> 
	17  / (!exitcond2)
	18  / (exitcond2)
18 --> 
	18  / (!exitcond1)
	19  / (exitcond1)
19 --> 
	19  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "br label %.loopexit" [minst/source/test.cpp:43]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%exitcond16 = icmp eq i5 %i, -4" [minst/source/test.cpp:43]   --->   Operation 22 'icmp' 'exitcond16' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%i_3 = add i5 %i, 1" [minst/source/test.cpp:43]   --->   Operation 24 'add' 'i_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %.preheader30.preheader, label %.preheader31.preheader" [minst/source/test.cpp:43]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [minst/source/test.cpp:43]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [minst/source/test.cpp:43]   --->   Operation 27 'zext' 'p_shl_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)" [minst/source/test.cpp:43]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_s to i11" [minst/source/test.cpp:45]   --->   Operation 29 'zext' 'p_shl1_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.41ns)   --->   "%tmp_30 = sub i11 %p_shl_cast, %p_shl1_cast" [minst/source/test.cpp:45]   --->   Operation 30 'sub' 'tmp_30' <Predicate = (!exitcond16)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "br label %.preheader31" [minst/source/test.cpp:44]   --->   Operation 31 'br' <Predicate = (!exitcond16)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "br label %.preheader30" [minst/source/test.cpp:47]   --->   Operation 32 'br' <Predicate = (exitcond16)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_3, %1 ], [ 0, %.preheader31.preheader ]"   --->   Operation 33 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.97ns)   --->   "%exitcond15 = icmp eq i5 %j, -4" [minst/source/test.cpp:44]   --->   Operation 34 'icmp' 'exitcond15' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.02ns)   --->   "%j_3 = add i5 %j, 1" [minst/source/test.cpp:44]   --->   Operation 36 'add' 'j_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %.loopexit.loopexit, label %1" [minst/source/test.cpp:44]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %j to i11" [minst/source/test.cpp:45]   --->   Operation 38 'zext' 'tmp_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.48ns)   --->   "%tmp_35 = add i11 %tmp_30, %tmp_cast" [minst/source/test.cpp:45]   --->   Operation 39 'add' 'tmp_35' <Predicate = (!exitcond15)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i11 %tmp_35 to i64" [minst/source/test.cpp:45]   --->   Operation 40 'sext' 'tmp_42_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [784 x float]* @data, i64 0, i64 %tmp_42_cast" [minst/source/test.cpp:45]   --->   Operation 41 'getelementptr' 'data_addr' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.77ns)   --->   "%data_load = load float* %data_addr, align 4" [minst/source/test.cpp:45]   --->   Operation 42 'load' 'data_load' <Predicate = (!exitcond15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 43 'br' <Predicate = (exitcond15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%conv1_input_addr = getelementptr [784 x float]* @conv1_input, i64 0, i64 %tmp_42_cast" [minst/source/test.cpp:45]   --->   Operation 44 'getelementptr' 'conv1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (2.77ns)   --->   "%data_load = load float* %data_addr, align 4" [minst/source/test.cpp:45]   --->   Operation 45 'load' 'data_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 46 [1/1] (2.77ns)   --->   "store float %data_load, float* %conv1_input_addr, align 4" [minst/source/test.cpp:45]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader31" [minst/source/test.cpp:44]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.31>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%channels = phi i2 [ %channels_3, %.preheader30.loopexit ], [ 0, %.preheader30.preheader ]"   --->   Operation 48 'phi' 'channels' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.50ns)   --->   "%exitcond14 = icmp eq i2 %channels, -1" [minst/source/test.cpp:47]   --->   Operation 49 'icmp' 'exitcond14' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.63ns)   --->   "%channels_3 = add i2 %channels, 1" [minst/source/test.cpp:47]   --->   Operation 51 'add' 'channels_3' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader27.preheader, label %.preheader29.preheader" [minst/source/test.cpp:47]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %channels, i5 0)" [minst/source/test.cpp:47]   --->   Operation 53 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %tmp_32 to i8" [minst/source/test.cpp:47]   --->   Operation 54 'zext' 'p_shl2_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %channels, i3 0)" [minst/source/test.cpp:47]   --->   Operation 55 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i5 %tmp_33 to i8" [minst/source/test.cpp:50]   --->   Operation 56 'zext' 'p_shl3_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_34 = sub i8 %p_shl2_cast, %p_shl3_cast" [minst/source/test.cpp:50]   --->   Operation 57 'sub' 'tmp_34' <Predicate = (!exitcond14)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i8 %tmp_34 to i9" [minst/source/test.cpp:50]   --->   Operation 58 'sext' 'tmp_41_cast' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.46ns)   --->   "br label %.preheader29" [minst/source/test.cpp:48]   --->   Operation 59 'br' <Predicate = (!exitcond14)> <Delay = 0.46>
ST_5 : Operation 60 [1/1] (0.46ns)   --->   "br label %.preheader27" [minst/source/test.cpp:52]   --->   Operation 60 'br' <Predicate = (exitcond14)> <Delay = 0.46>

State 6 <SV = 3> <Delay = 2.85>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i5 [ 0, %.preheader29.preheader ], [ %i_4, %.preheader29.loopexit ]"   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.97ns)   --->   "%exitcond13 = icmp eq i5 %i1, -8" [minst/source/test.cpp:48]   --->   Operation 62 'icmp' 'exitcond13' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.02ns)   --->   "%i_4 = add i5 %i1, 1" [minst/source/test.cpp:48]   --->   Operation 64 'add' 'i_4' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader30.loopexit, label %.preheader28.preheader" [minst/source/test.cpp:48]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i5 %i1 to i9" [minst/source/test.cpp:50]   --->   Operation 66 'zext' 'tmp_21_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.30ns)   --->   "%tmp_39 = add i9 %tmp_21_cast, %tmp_41_cast" [minst/source/test.cpp:50]   --->   Operation 67 'add' 'tmp_39' <Predicate = (!exitcond13)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i9 %tmp_39 to i7" [minst/source/test.cpp:50]   --->   Operation 68 'trunc' 'tmp_11' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_11, i5 0)" [minst/source/test.cpp:50]   --->   Operation 69 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_39, i3 0)" [minst/source/test.cpp:50]   --->   Operation 70 'bitconcatenate' 'p_shl5_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.54ns)   --->   "%tmp_40 = sub i12 %p_shl4_cast, %p_shl5_cast" [minst/source/test.cpp:50]   --->   Operation 71 'sub' 'tmp_40' <Predicate = (!exitcond13)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.46ns)   --->   "br label %.preheader28" [minst/source/test.cpp:49]   --->   Operation 72 'br' <Predicate = (!exitcond13)> <Delay = 0.46>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader30"   --->   Operation 73 'br' <Predicate = (exitcond13)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.31>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%j2 = phi i5 [ %j_4, %2 ], [ 0, %.preheader28.preheader ]"   --->   Operation 74 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.97ns)   --->   "%exitcond12 = icmp eq i5 %j2, -8" [minst/source/test.cpp:49]   --->   Operation 75 'icmp' 'exitcond12' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"   --->   Operation 76 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.02ns)   --->   "%j_4 = add i5 %j2, 1" [minst/source/test.cpp:49]   --->   Operation 77 'add' 'j_4' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader29.loopexit, label %2" [minst/source/test.cpp:49]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %j2 to i12" [minst/source/test.cpp:50]   --->   Operation 79 'zext' 'tmp_23_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.54ns)   --->   "%tmp_44 = add i12 %tmp_40, %tmp_23_cast" [minst/source/test.cpp:50]   --->   Operation 80 'add' 'tmp_44' <Predicate = (!exitcond12)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i12 %tmp_44 to i64" [minst/source/test.cpp:50]   --->   Operation 81 'zext' 'tmp_56_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr [1728 x float]* @conv1_output, i64 0, i64 %tmp_56_cast" [minst/source/test.cpp:50]   --->   Operation 82 'getelementptr' 'conv1_output_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %conv1_output_addr, align 4" [minst/source/test.cpp:50]   --->   Operation 83 'store' <Predicate = (!exitcond12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader28" [minst/source/test.cpp:49]   --->   Operation 84 'br' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader29"   --->   Operation 85 'br' <Predicate = (exitcond12)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.28>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%channels3 = phi i2 [ %channels_4, %.preheader27.loopexit ], [ 0, %.preheader27.preheader ]"   --->   Operation 86 'phi' 'channels3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.50ns)   --->   "%exitcond11 = icmp eq i2 %channels3, -1" [minst/source/test.cpp:52]   --->   Operation 87 'icmp' 'exitcond11' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 88 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.63ns)   --->   "%channels_4 = add i2 %channels3, 1" [minst/source/test.cpp:52]   --->   Operation 89 'add' 'channels_4' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader24.preheader, label %.preheader26.preheader" [minst/source/test.cpp:52]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %channels3, i4 0)" [minst/source/test.cpp:52]   --->   Operation 91 'bitconcatenate' 'tmp_36' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i6 %tmp_36 to i7" [minst/source/test.cpp:52]   --->   Operation 92 'zext' 'p_shl6_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %channels3, i2 0)" [minst/source/test.cpp:52]   --->   Operation 93 'bitconcatenate' 'tmp_37' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %tmp_37 to i7" [minst/source/test.cpp:55]   --->   Operation 94 'zext' 'p_shl7_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.28ns)   --->   "%tmp_38 = sub i7 %p_shl6_cast, %p_shl7_cast" [minst/source/test.cpp:55]   --->   Operation 95 'sub' 'tmp_38' <Predicate = (!exitcond11)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i7 %tmp_38 to i8" [minst/source/test.cpp:55]   --->   Operation 96 'sext' 'tmp_45_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.46ns)   --->   "br label %.preheader26" [minst/source/test.cpp:53]   --->   Operation 97 'br' <Predicate = (!exitcond11)> <Delay = 0.46>
ST_8 : Operation 98 [1/1] (0.46ns)   --->   "br label %.preheader24" [minst/source/test.cpp:57]   --->   Operation 98 'br' <Predicate = (exitcond11)> <Delay = 0.46>

State 9 <SV = 4> <Delay = 2.73>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%i4 = phi i4 [ 0, %.preheader26.preheader ], [ %i_5, %.preheader26.loopexit ]"   --->   Operation 99 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.96ns)   --->   "%exitcond10 = icmp eq i4 %i4, -4" [minst/source/test.cpp:53]   --->   Operation 100 'icmp' 'exitcond10' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 101 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.99ns)   --->   "%i_5 = add i4 %i4, 1" [minst/source/test.cpp:53]   --->   Operation 102 'add' 'i_5' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader27.loopexit, label %.preheader25.preheader" [minst/source/test.cpp:53]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i4 %i4 to i8" [minst/source/test.cpp:55]   --->   Operation 104 'zext' 'tmp_22_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.31ns)   --->   "%tmp_42 = add i8 %tmp_22_cast, %tmp_45_cast" [minst/source/test.cpp:55]   --->   Operation 105 'add' 'tmp_42' <Predicate = (!exitcond10)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %tmp_42 to i6" [minst/source/test.cpp:55]   --->   Operation 106 'trunc' 'tmp_12' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_12, i4 0)" [minst/source/test.cpp:55]   --->   Operation 107 'bitconcatenate' 'p_shl8_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_42, i2 0)" [minst/source/test.cpp:55]   --->   Operation 108 'bitconcatenate' 'p_shl9_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.41ns)   --->   "%tmp_43 = sub i10 %p_shl8_cast, %p_shl9_cast" [minst/source/test.cpp:55]   --->   Operation 109 'sub' 'tmp_43' <Predicate = (!exitcond10)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.46ns)   --->   "br label %.preheader25" [minst/source/test.cpp:54]   --->   Operation 110 'br' <Predicate = (!exitcond10)> <Delay = 0.46>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader27"   --->   Operation 111 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.18>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%j5 = phi i4 [ %j_5, %3 ], [ 0, %.preheader25.preheader ]"   --->   Operation 112 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.96ns)   --->   "%exitcond9 = icmp eq i4 %j5, -4" [minst/source/test.cpp:54]   --->   Operation 113 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.99ns)   --->   "%j_5 = add i4 %j5, 1" [minst/source/test.cpp:54]   --->   Operation 115 'add' 'j_5' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader26.loopexit, label %3" [minst/source/test.cpp:54]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i4 %j5 to i10" [minst/source/test.cpp:55]   --->   Operation 117 'zext' 'tmp_25_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.41ns)   --->   "%tmp_47 = add i10 %tmp_43, %tmp_25_cast" [minst/source/test.cpp:55]   --->   Operation 118 'add' 'tmp_47' <Predicate = (!exitcond9)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i10 %tmp_47 to i64" [minst/source/test.cpp:55]   --->   Operation 119 'zext' 'tmp_62_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr [432 x float]* @pool1_output, i64 0, i64 %tmp_62_cast" [minst/source/test.cpp:55]   --->   Operation 120 'getelementptr' 'pool1_output_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %pool1_output_addr, align 4" [minst/source/test.cpp:55]   --->   Operation 121 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader25" [minst/source/test.cpp:54]   --->   Operation 122 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader26"   --->   Operation 123 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.98>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%channels6 = phi i3 [ %channels_5, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]"   --->   Operation 124 'phi' 'channels6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.98ns)   --->   "%exitcond8 = icmp eq i3 %channels6, -3" [minst/source/test.cpp:57]   --->   Operation 125 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 126 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.76ns)   --->   "%channels_5 = add i3 %channels6, 1" [minst/source/test.cpp:57]   --->   Operation 127 'add' 'channels_5' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader21.preheader, label %.preheader23.preheader" [minst/source/test.cpp:57]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_41 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %channels6, i3 0)" [minst/source/test.cpp:57]   --->   Operation 129 'bitconcatenate' 'tmp_41' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i6 %tmp_41 to i7" [minst/source/test.cpp:58]   --->   Operation 130 'zext' 'tmp_51_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.46ns)   --->   "br label %.preheader23" [minst/source/test.cpp:58]   --->   Operation 131 'br' <Predicate = (!exitcond8)> <Delay = 0.46>
ST_11 : Operation 132 [1/1] (0.46ns)   --->   "br label %.preheader21" [minst/source/test.cpp:62]   --->   Operation 132 'br' <Predicate = (exitcond8)> <Delay = 0.46>

State 12 <SV = 5> <Delay = 1.28>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%i7 = phi i4 [ 0, %.preheader23.preheader ], [ %i_7, %.preheader23.loopexit ]"   --->   Operation 133 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.96ns)   --->   "%exitcond7 = icmp eq i4 %i7, -8" [minst/source/test.cpp:58]   --->   Operation 134 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.99ns)   --->   "%i_7 = add i4 %i7, 1" [minst/source/test.cpp:58]   --->   Operation 136 'add' 'i_7' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader24.loopexit, label %.preheader22.preheader" [minst/source/test.cpp:58]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %i7 to i7" [minst/source/test.cpp:60]   --->   Operation 138 'zext' 'tmp_24_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.28ns)   --->   "%tmp_46 = add i7 %tmp_24_cast, %tmp_51_cast" [minst/source/test.cpp:60]   --->   Operation 139 'add' 'tmp_46' <Predicate = (!exitcond7)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_61_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_46, i3 0)" [minst/source/test.cpp:59]   --->   Operation 140 'bitconcatenate' 'tmp_61_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.46ns)   --->   "br label %.preheader22" [minst/source/test.cpp:59]   --->   Operation 141 'br' <Predicate = (!exitcond7)> <Delay = 0.46>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 142 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 4.18>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%j8 = phi i4 [ %j_6, %4 ], [ 0, %.preheader22.preheader ]"   --->   Operation 143 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.96ns)   --->   "%exitcond6 = icmp eq i4 %j8, -8" [minst/source/test.cpp:59]   --->   Operation 144 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 145 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.99ns)   --->   "%j_6 = add i4 %j8, 1" [minst/source/test.cpp:59]   --->   Operation 146 'add' 'j_6' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader23.loopexit, label %4" [minst/source/test.cpp:59]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i4 %j8 to i10" [minst/source/test.cpp:60]   --->   Operation 148 'zext' 'tmp_28_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.41ns)   --->   "%tmp_49 = add i10 %tmp_61_cast, %tmp_28_cast" [minst/source/test.cpp:60]   --->   Operation 149 'add' 'tmp_49' <Predicate = (!exitcond6)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i10 %tmp_49 to i64" [minst/source/test.cpp:60]   --->   Operation 150 'zext' 'tmp_66_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr [320 x float]* @conv2_output, i64 0, i64 %tmp_66_cast" [minst/source/test.cpp:60]   --->   Operation 151 'getelementptr' 'conv2_output_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %conv2_output_addr, align 4" [minst/source/test.cpp:60]   --->   Operation 152 'store' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader22" [minst/source/test.cpp:59]   --->   Operation 153 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader23"   --->   Operation 154 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.98>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%channels9 = phi i3 [ %channels_6, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]"   --->   Operation 155 'phi' 'channels9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.98ns)   --->   "%exitcond5 = icmp eq i3 %channels9, -3" [minst/source/test.cpp:62]   --->   Operation 156 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 157 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.76ns)   --->   "%channels_6 = add i3 %channels9, 1" [minst/source/test.cpp:62]   --->   Operation 158 'add' 'channels_6' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader18.preheader, label %.preheader20.preheader" [minst/source/test.cpp:62]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %channels9, i2 0)" [minst/source/test.cpp:62]   --->   Operation 160 'bitconcatenate' 'tmp_45' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i5 %tmp_45 to i6" [minst/source/test.cpp:63]   --->   Operation 161 'zext' 'tmp_58_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.46ns)   --->   "br label %.preheader20" [minst/source/test.cpp:63]   --->   Operation 162 'br' <Predicate = (!exitcond5)> <Delay = 0.46>
ST_14 : Operation 163 [1/1] (0.46ns)   --->   "br label %.preheader18" [minst/source/test.cpp:67]   --->   Operation 163 'br' <Predicate = (exitcond5)> <Delay = 0.46>

State 15 <SV = 6> <Delay = 1.02>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%i8 = phi i3 [ 0, %.preheader20.preheader ], [ %i_9, %.preheader20.loopexit ]"   --->   Operation 164 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.98ns)   --->   "%exitcond4 = icmp eq i3 %i8, -4" [minst/source/test.cpp:63]   --->   Operation 165 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.76ns)   --->   "%i_9 = add i3 %i8, 1" [minst/source/test.cpp:63]   --->   Operation 167 'add' 'i_9' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader21.loopexit, label %.preheader19.preheader" [minst/source/test.cpp:63]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i3 %i8 to i6" [minst/source/test.cpp:65]   --->   Operation 169 'zext' 'tmp_27_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.02ns)   --->   "%tmp_48 = add i6 %tmp_27_cast, %tmp_58_cast" [minst/source/test.cpp:65]   --->   Operation 170 'add' 'tmp_48' <Predicate = (!exitcond4)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_65_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_48, i2 0)" [minst/source/test.cpp:64]   --->   Operation 171 'bitconcatenate' 'tmp_65_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.46ns)   --->   "br label %.preheader19" [minst/source/test.cpp:64]   --->   Operation 172 'br' <Predicate = (!exitcond4)> <Delay = 0.46>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader21"   --->   Operation 173 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 4.07>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%j7 = phi i3 [ %j_7, %5 ], [ 0, %.preheader19.preheader ]"   --->   Operation 174 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.98ns)   --->   "%exitcond3 = icmp eq i3 %j7, -4" [minst/source/test.cpp:64]   --->   Operation 175 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 176 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.76ns)   --->   "%j_7 = add i3 %j7, 1" [minst/source/test.cpp:64]   --->   Operation 177 'add' 'j_7' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader20.loopexit, label %5" [minst/source/test.cpp:64]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i3 %j7 to i8" [minst/source/test.cpp:65]   --->   Operation 179 'zext' 'tmp_30_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (1.30ns)   --->   "%tmp_50 = add i8 %tmp_65_cast, %tmp_30_cast" [minst/source/test.cpp:65]   --->   Operation 180 'add' 'tmp_50' <Predicate = (!exitcond3)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i8 %tmp_50 to i64" [minst/source/test.cpp:65]   --->   Operation 181 'zext' 'tmp_67_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_67_cast" [minst/source/test.cpp:65]   --->   Operation 182 'getelementptr' 'pool2_output_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %pool2_output_addr, align 4" [minst/source/test.cpp:65]   --->   Operation 183 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader19" [minst/source/test.cpp:64]   --->   Operation 184 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader20"   --->   Operation 185 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.77>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%i6 = phi i7 [ %i_6, %6 ], [ 0, %.preheader18.preheader ]"   --->   Operation 186 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (1.06ns)   --->   "%exitcond2 = icmp eq i7 %i6, -48" [minst/source/test.cpp:67]   --->   Operation 187 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80) nounwind"   --->   Operation 188 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (1.31ns)   --->   "%i_6 = add i7 %i6, 1" [minst/source/test.cpp:67]   --->   Operation 189 'add' 'i_6' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader17.preheader, label %6" [minst/source/test.cpp:67]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_26 = zext i7 %i6 to i64" [minst/source/test.cpp:68]   --->   Operation 191 'zext' 'tmp_26' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%flatten_output_addr = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_26" [minst/source/test.cpp:68]   --->   Operation 192 'getelementptr' 'flatten_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %flatten_output_addr, align 4" [minst/source/test.cpp:68]   --->   Operation 193 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader18" [minst/source/test.cpp:67]   --->   Operation 194 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.46ns)   --->   "br label %.preheader17" [minst/source/test.cpp:70]   --->   Operation 195 'br' <Predicate = (exitcond2)> <Delay = 0.46>

State 18 <SV = 7> <Delay = 2.77>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%i9 = phi i6 [ %i_8, %7 ], [ 0, %.preheader17.preheader ]"   --->   Operation 196 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (1.07ns)   --->   "%exitcond1 = icmp eq i6 %i9, -14" [minst/source/test.cpp:70]   --->   Operation 197 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 198 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (1.28ns)   --->   "%i_8 = add i6 %i9, 1" [minst/source/test.cpp:70]   --->   Operation 199 'add' 'i_8' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %7" [minst/source/test.cpp:70]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_29 = zext i6 %i9 to i64" [minst/source/test.cpp:71]   --->   Operation 201 'zext' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr inbounds [50 x float]* @fc1_output, i64 0, i64 %tmp_29" [minst/source/test.cpp:71]   --->   Operation 202 'getelementptr' 'fc1_output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %fc1_output_addr, align 4" [minst/source/test.cpp:71]   --->   Operation 203 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "br label %.preheader17" [minst/source/test.cpp:70]   --->   Operation 204 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.46ns)   --->   "br label %.preheader" [minst/source/test.cpp:73]   --->   Operation 205 'br' <Predicate = (exitcond1)> <Delay = 0.46>

State 19 <SV = 8> <Delay = 1.75>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%i10 = phi i4 [ %i_11, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'i10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.96ns)   --->   "%exitcond = icmp eq i4 %i10, -6" [minst/source/test.cpp:73]   --->   Operation 207 'icmp' 'exitcond' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.99ns)   --->   "%i_11 = add i4 %i10, 1" [minst/source/test.cpp:73]   --->   Operation 209 'add' 'i_11' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [minst/source/test.cpp:73]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_31 = zext i4 %i10 to i64" [minst/source/test.cpp:74]   --->   Operation 211 'zext' 'tmp_31' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr inbounds [10 x float]* @fc2_output, i64 0, i64 %tmp_31" [minst/source/test.cpp:74]   --->   Operation 212 'getelementptr' 'fc2_output_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %fc2_output_addr, align 4" [minst/source/test.cpp:74]   --->   Operation 213 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader" [minst/source/test.cpp:73]   --->   Operation 214 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "ret void" [minst/source/test.cpp:104]   --->   Operation 215 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 1.88ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:43) [12]  (0.466 ns)

 <State 2>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:43) [12]  (0 ns)
	'sub' operation ('tmp_30', minst/source/test.cpp:45) [22]  (1.42 ns)

 <State 3>: 4.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:44) [25]  (0 ns)
	'add' operation ('tmp_35', minst/source/test.cpp:45) [32]  (1.48 ns)
	'getelementptr' operation ('data_addr', minst/source/test.cpp:45) [35]  (0 ns)
	'load' operation ('data_load', minst/source/test.cpp:45) on array 'data' [36]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('data_load', minst/source/test.cpp:45) on array 'data' [36]  (2.77 ns)
	'store' operation (minst/source/test.cpp:45) of variable 'data_load', minst/source/test.cpp:45 on array 'conv1_input' [37]  (2.77 ns)

 <State 5>: 1.32ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:47) [44]  (0 ns)
	'sub' operation ('tmp_34', minst/source/test.cpp:50) [54]  (1.32 ns)

 <State 6>: 2.85ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:48) [58]  (0 ns)
	'add' operation ('tmp_39', minst/source/test.cpp:50) [65]  (1.31 ns)
	'sub' operation ('tmp_40', minst/source/test.cpp:50) [69]  (1.55 ns)

 <State 7>: 4.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:49) [72]  (0 ns)
	'add' operation ('tmp_44', minst/source/test.cpp:50) [79]  (1.55 ns)
	'getelementptr' operation ('conv1_output_addr', minst/source/test.cpp:50) [81]  (0 ns)
	'store' operation (minst/source/test.cpp:50) of constant 0 on array 'conv1_output' [82]  (2.77 ns)

 <State 8>: 1.28ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:52) [91]  (0 ns)
	'sub' operation ('tmp_38', minst/source/test.cpp:55) [101]  (1.28 ns)

 <State 9>: 2.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:53) [105]  (0 ns)
	'add' operation ('tmp_42', minst/source/test.cpp:55) [112]  (1.32 ns)
	'sub' operation ('tmp_43', minst/source/test.cpp:55) [116]  (1.42 ns)

 <State 10>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:54) [119]  (0 ns)
	'add' operation ('tmp_47', minst/source/test.cpp:55) [126]  (1.42 ns)
	'getelementptr' operation ('pool1_output_addr', minst/source/test.cpp:55) [128]  (0 ns)
	'store' operation (minst/source/test.cpp:55) of constant 0 on array 'pool1_output' [129]  (2.77 ns)

 <State 11>: 0.98ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:57) [138]  (0 ns)
	'icmp' operation ('exitcond8', minst/source/test.cpp:57) [139]  (0.98 ns)

 <State 12>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:58) [148]  (0 ns)
	'add' operation ('tmp_46', minst/source/test.cpp:60) [155]  (1.28 ns)

 <State 13>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:59) [159]  (0 ns)
	'add' operation ('tmp_49', minst/source/test.cpp:60) [166]  (1.42 ns)
	'getelementptr' operation ('conv2_output_addr', minst/source/test.cpp:60) [168]  (0 ns)
	'store' operation (minst/source/test.cpp:60) of constant 0 on array 'conv2_output' [169]  (2.77 ns)

 <State 14>: 0.98ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:62) [178]  (0 ns)
	'icmp' operation ('exitcond5', minst/source/test.cpp:62) [179]  (0.98 ns)

 <State 15>: 1.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:63) [188]  (0 ns)
	'add' operation ('tmp_48', minst/source/test.cpp:65) [195]  (1.02 ns)

 <State 16>: 4.08ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minst/source/test.cpp:64) [199]  (0 ns)
	'add' operation ('tmp_50', minst/source/test.cpp:65) [206]  (1.31 ns)
	'getelementptr' operation ('pool2_output_addr', minst/source/test.cpp:65) [208]  (0 ns)
	'store' operation (minst/source/test.cpp:65) of constant 0 on array 'pool2_output' [209]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:67) [218]  (0 ns)
	'getelementptr' operation ('flatten_output_addr', minst/source/test.cpp:68) [225]  (0 ns)
	'store' operation (minst/source/test.cpp:68) of constant 0 on array 'flatten_output' [226]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:70) [231]  (0 ns)
	'getelementptr' operation ('fc1_output_addr', minst/source/test.cpp:71) [238]  (0 ns)
	'store' operation (minst/source/test.cpp:71) of constant 0 on array 'fc1_output' [239]  (2.77 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minst/source/test.cpp:73) [244]  (0 ns)
	'getelementptr' operation ('fc2_output_addr', minst/source/test.cpp:74) [251]  (0 ns)
	'store' operation (minst/source/test.cpp:74) of constant 0 on array 'fc2_output' [252]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
