vti_encoding:SR|utf8-nl
vti_author:SR|jfall
vti_modifiedby:SR|jfall
vti_timecreated:TR|22 Aug 2001 00:37:37 -0000
vti_timelastmodified:TR|22 Aug 2001 00:43:45 -0000
vti_filesize:IR|8486
vti_title:SR|Binary Verilog HDL for SCSI phases state machine
vti_metatags:VR|HTTP-EQUIV=Content-Language en-us HTTP-EQUIV=Content-Type text/html;\\ charset=windows-1252 GENERATOR Microsoft\\ FrontPage\\ 4.0 ProgId FrontPage.Editor.Document
vti_progid:SR|FrontPage.Editor.Document
vti_generator:SR|Microsoft FrontPage 4.0
vti_extenderversion:SR|4.0.2.4426
vti_backlinkinfo:VX|bigsurmain/scsi_architecture/scsi_phase_diagram.htm
vti_nexttolasttimemodified:TR|22 Aug 2001 00:37:37 -0000
vti_cacheddtm:TX|22 Aug 2001 00:43:45 -0000
vti_cachedlinkinfo:VX|S|../jpgs/bigsur_communications.jpg H|../../index.html
vti_cachedsvcrellinks:VX|FSUS|bigsurMain/jpgs/bigsur_communications.jpg FHUS|index.html
vti_cachedtitle:SR|Binary Verilog HDL for SCSI phases state machine
vti_cachedbodystyle:SR|<body>
vti_cachedhasbots:BR|false
vti_cachedhastheme:BR|false
vti_cachedhasborder:BR|false
