#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 26 23:04:15 2025
# Process ID: 6348
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17364 D:\FPGA\Vision_Car\EDK-PYNQ-ROBOT\EDK-PYNQ-ROBOT\Car\Car.xpr
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/vivado.log
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_intc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_Encoder_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_Encoder_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_PWM_Servo_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_ultrasonic_ranger_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_analog2digital_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_arduino_gpio_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_iic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_dff_en_reset_vector_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_intr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_io_switch_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mb_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mb_bram_ctrl_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mb_intc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_dlmb_bram_if_cntlr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_dlmb_v10_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_ilmb_v10_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_lmb_bram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_PWM_Motor_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_motor_ctrl_sel_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_AXI_PWM_Motor_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_motor_ctrl_sel_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_proc_sys_reset_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_timer_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_timer_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xadc_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_Canny_accel_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_SobelX_accel_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_SobelY_accel_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_dma_proc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_4_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_5_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_6_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_2_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_3_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_4_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axis_subset_converter_5_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_color_detect_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_pixel_pack_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_pixel_unpack_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_proc_sys_reset_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_mdm_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_a0_demosaic_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_7_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_sccb_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_vdma_cam_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_8_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_9_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_gbr2rgb_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_pixel_pack_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_rgb2gray_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_subset_cvt_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_v_vid_in_axi4s_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_proc_sys_reset_100m_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_smartconnect_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_util_vector_logic_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_RGBA2GBR_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_xbar_10_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_axi_vdma_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_clk_wiz_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_pixel_unpack_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_rgb2dvi_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_v_axi4s_vid_out_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_v_tc_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_4_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_pc_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slid_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slid_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slid_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slidr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slidr_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_4_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_4_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slidr_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_u_5_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_5_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slidr_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slid_3_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_k_6_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slid_4_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'design_1_auto_ss_slidr_4_synth_1' not found
INFO: [Common 17-14] Message 'Project 1-509' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1034.934 ; gain = 424.055
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
launch_runs synth_1 -jobs 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /car_iop_arduino/Clk(clk) and /car_iop_arduino/dff_en_reset_vector_0/clk(undef)
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /image_processing/axi_dma_proc/M_AXIS_MM2S. Setting parameter on /image_processing/axi_dma_proc/M_AXIS_MM2S failed
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/RGBA2GBR/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/pixel_unpack/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/rgb2dvi/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1266.336 ; gain = 1.492
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.609 ; gain = 4.656
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /car_iop_arduino/mb_intc/intr
INFO: [Common 17-14] Message 'BD 41-1284' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [BD 41-2180] Resetting the memory initialization file of </car_iop_arduino/microblaze_0_local_memory/lmb_bram> to default.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /video_output/axi_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /video_output/axi_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /car_iop_arduino/analog2digital_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /car_iop_arduino/xadc_wiz_0/m_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /car_iop_arduino/xadc_wiz_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /video_output/rgb2dvi/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/video_output/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /video_output/rgb2dvi/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/video_output/clk_wiz_0_clk_out1 
Wrote  : <D:\FPGA\Vision_Car\EDK-PYNQ-ROBOT\EDK-PYNQ-ROBOT\Car\Car.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/microblaze_0_local_memory/lmb_bram/addrb'(32) to net 'Conn1_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/arduino_gpio/gpio_io_i'(15) to net 'arduino_gpio_GPIO_TRI_I'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/io_switch/gpio_data_o'(13) to net 'arduino_gpio_GPIO_TRI_O'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/io_switch/gpio_tri_o'(13) to net 'arduino_gpio_GPIO_TRI_T'(15) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/microblaze_0_local_memory/lmb_bram/addrb'(32) to net 'Conn1_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/arduino_gpio/gpio_io_i'(15) to net 'arduino_gpio_GPIO_TRI_I'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/io_switch/gpio_data_o'(13) to net 'arduino_gpio_GPIO_TRI_O'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/car_iop_arduino/io_switch/gpio_tri_o'(13) to net 'arduino_gpio_GPIO_TRI_T'(15) - Only lower order bits will be connected.
VHDL Output written to : D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block camera_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/AXI_Encoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/AXI_Encoder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/AXI_PWM_Servo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/AXI_ultrasonic_ranger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/analog2digital_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/arduino_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/dff_en_reset_vector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/intr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/io_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/mb_bram_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/mb_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_0/AXI_PWM_Motor .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_0/axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_1/AXI_PWM_Motor .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_1/axi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/timer_subsystem/timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/timer_subsystem/timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/timer_subsystem/timer_intr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block car_iop_arduino/xlconcat_PWM .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_process_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/Canny_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/SobelX_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/SobelY_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axi_dma_proc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_front/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_subset_converter_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/color_detect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_car_iop_arduino_intr_ack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_car_iop_arduino_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/a0_demosaic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/axi_sccb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/axi_vdma_cam .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/axis_interconnect_back/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/axis_interconnect_front/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/gbr2rgb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/logic0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/logic1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/rgb2gray_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/subset_cvt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov5640_driver_wrapper/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100m .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/RGBA2GBR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/rgb2dvi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_output/v_tc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s00_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s01_couplers/auto_ss_slid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s01_couplers/auto_ss_u .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s02_couplers/auto_ss_slid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s02_couplers/auto_ss_u .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s03_couplers/auto_ss_slid .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/s03_couplers/auto_ss_u .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_back/m00_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_front/m01_couplers/auto_ss_k .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_front/m01_couplers/auto_ss_slidr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processing/axis_interconnect_front/m01_couplers/auto_ss_u .
INFO: [Common 17-14] Message 'BD 41-1029' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Exporting to file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Dec 26 23:11:25 2025] Launched design_1_axi_intc_0_synth_1, design_1_xbar_0_synth_1, design_1_AXI_Encoder_0_0_synth_1, design_1_AXI_Encoder_1_0_synth_1, design_1_AXI_PWM_Servo_0_synth_1, design_1_AXI_ultrasonic_ranger_0_0_synth_1, design_1_analog2digital_0_0_synth_1, design_1_arduino_gpio_0_synth_1, design_1_axi_iic_0_0_synth_1, design_1_xbar_1_synth_1, design_1_dff_en_reset_vector_0_0_synth_1, design_1_intr_0_synth_1, design_1_io_switch_0_synth_1, design_1_mb_0_synth_1, design_1_mb_bram_ctrl_0_synth_1, design_1_mb_intc_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_lmb_bram_0_synth_1, design_1_AXI_PWM_Motor_0_synth_1, design_1_xbar_2_synth_1, design_1_axi_motor_ctrl_sel_0_0_synth_1, design_1_AXI_PWM_Motor_1_synth_1, design_1_xbar_3_synth_1, design_1_axi_motor_ctrl_sel_0_1_synth_1, design_1_proc_sys_reset_0_synth_1, design_1_timer_0_0_synth_1, design_1_timer_1_0_synth_1, design_1_xadc_wiz_0_0_synth_1, design_1_Canny_accel_0_0_synth_1, design_1_SobelX_accel_0_0_synth_1, design_1_SobelY_accel_0_0_synth_1, design_1_axi_dma_proc_0_synth_1, design_1_xbar_4_synth_1, design_1_xbar_5_synth_1, design_1_xbar_6_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_axis_subset_converter_1_0_synth_1, design_1_axis_subset_converter_2_0_synth_1, design_1_axis_subset_converter_3_0_synth_1, design_1_axis_subset_converter_4_0_synth_1, design_1_axis_subset_converter_5_0_synth_1, design_1_color_detect_0_synth_1, design_1_pixel_pack_0_synth_1, design_1_pixel_unpack_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_mdm_0_0_synth_1, design_1_a0_demosaic_0_synth_1, design_1_xbar_7_synth_1, design_1_axi_sccb_0_synth_1, design_1_axi_vdma_cam_0_synth_1, design_1_xbar_8_synth_1, design_1_xbar_9_synth_1, design_1_gbr2rgb_0_synth_1, design_1_pixel_pack_1_synth_1, design_1_rgb2gray_0_0_synth_1, design_1_subset_cvt_0_synth_1, design_1_v_vid_in_axi4s_0_0_synth_1, design_1_proc_sys_reset_100m_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_smartconnect_0_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_RGBA2GBR_0_synth_1, design_1_xbar_10_synth_1, design_1_axi_vdma_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_pixel_unpack_1_synth_1, design_1_rgb2dvi_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_auto_ss_k_1_synth_1, design_1_auto_pc_2_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_4_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_ss_slid_3_synth_1, design_1_auto_ss_k_6_synth_1, design_1_auto_ss_slid_4_synth_1, design_1_auto_ss_slidr_4_synth_1, design_1_auto_ss_slidr_0_synth_1, design_1_auto_ss_u_0_synth_1, design_1_auto_ss_u_1_synth_1, design_1_auto_ss_slid_1_synth_1, design_1_auto_ss_u_2_synth_1, design_1_auto_ss_k_2_synth_1, design_1_auto_ss_slid_0_synth_1, design_1_auto_ss_slid_2_synth_1, design_1_auto_ss_k_0_synth_1, design_1_auto_ss_k_3_synth_1, design_1_auto_ss_k_5_synth_1, design_1_auto_ss_slidr_3_synth_1, design_1_auto_ss_u_4_synth_1, design_1_auto_ss_u_3_synth_1, design_1_auto_ss_slidr_1_synth_1, design_1_auto_ss_k_4_synth_1, design_1_auto_ss_slidr_2_synth_1, design_1_auto_ss_u_5_synth_1...
Run output will be captured here:
design_1_axi_intc_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_intc_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_0_synth_1/runme.log
design_1_AXI_Encoder_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_Encoder_0_0_synth_1/runme.log
design_1_AXI_Encoder_1_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_Encoder_1_0_synth_1/runme.log
design_1_AXI_PWM_Servo_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_PWM_Servo_0_synth_1/runme.log
design_1_AXI_ultrasonic_ranger_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1/runme.log
design_1_analog2digital_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_analog2digital_0_0_synth_1/runme.log
design_1_arduino_gpio_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_arduino_gpio_0_synth_1/runme.log
design_1_axi_iic_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_iic_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_1_synth_1/runme.log
design_1_dff_en_reset_vector_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_dff_en_reset_vector_0_0_synth_1/runme.log
design_1_intr_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_intr_0_synth_1/runme.log
design_1_io_switch_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_io_switch_0_synth_1/runme.log
design_1_mb_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_mb_0_synth_1/runme.log
design_1_mb_bram_ctrl_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_mb_bram_ctrl_0_synth_1/runme.log
design_1_mb_intc_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_mb_intc_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_AXI_PWM_Motor_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_PWM_Motor_0_synth_1/runme.log
design_1_xbar_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_2_synth_1/runme.log
design_1_axi_motor_ctrl_sel_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_motor_ctrl_sel_0_0_synth_1/runme.log
design_1_AXI_PWM_Motor_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_PWM_Motor_1_synth_1/runme.log
design_1_xbar_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_3_synth_1/runme.log
design_1_axi_motor_ctrl_sel_0_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_motor_ctrl_sel_0_1_synth_1/runme.log
design_1_proc_sys_reset_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_proc_sys_reset_0_synth_1/runme.log
design_1_timer_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_timer_0_0_synth_1/runme.log
design_1_timer_1_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_timer_1_0_synth_1/runme.log
design_1_xadc_wiz_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
design_1_Canny_accel_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_Canny_accel_0_0_synth_1/runme.log
design_1_SobelX_accel_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelX_accel_0_0_synth_1/runme.log
design_1_SobelY_accel_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_SobelY_accel_0_0_synth_1/runme.log
design_1_axi_dma_proc_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_dma_proc_0_synth_1/runme.log
design_1_xbar_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_4_synth_1/runme.log
design_1_xbar_5_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_5_synth_1/runme.log
design_1_xbar_6_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_6_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_axis_subset_converter_1_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_1_0_synth_1/runme.log
design_1_axis_subset_converter_2_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_2_0_synth_1/runme.log
design_1_axis_subset_converter_3_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_3_0_synth_1/runme.log
design_1_axis_subset_converter_4_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_4_0_synth_1/runme.log
design_1_axis_subset_converter_5_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axis_subset_converter_5_0_synth_1/runme.log
design_1_color_detect_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_color_detect_0_synth_1/runme.log
design_1_pixel_pack_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_pixel_pack_0_synth_1/runme.log
design_1_pixel_unpack_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_pixel_unpack_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_mdm_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_mdm_0_0_synth_1/runme.log
design_1_a0_demosaic_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_a0_demosaic_0_synth_1/runme.log
design_1_xbar_7_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_7_synth_1/runme.log
design_1_axi_sccb_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_sccb_0_synth_1/runme.log
design_1_axi_vdma_cam_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_vdma_cam_0_synth_1/runme.log
design_1_xbar_8_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_8_synth_1/runme.log
design_1_xbar_9_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_9_synth_1/runme.log
design_1_gbr2rgb_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_gbr2rgb_0_synth_1/runme.log
design_1_pixel_pack_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_pixel_pack_1_synth_1/runme.log
design_1_rgb2gray_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2gray_0_0_synth_1/runme.log
design_1_subset_cvt_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_subset_cvt_0_synth_1/runme.log
design_1_v_vid_in_axi4s_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_v_vid_in_axi4s_0_0_synth_1/runme.log
design_1_proc_sys_reset_100m_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_proc_sys_reset_100m_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_smartconnect_0_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_RGBA2GBR_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_RGBA2GBR_0_synth_1/runme.log
design_1_xbar_10_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_xbar_10_synth_1/runme.log
design_1_axi_vdma_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_axi_vdma_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_pixel_unpack_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_pixel_unpack_1_synth_1/runme.log
design_1_rgb2dvi_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_rgb2dvi_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_auto_ss_k_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_1_synth_1/runme.log
design_1_auto_pc_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_pc_4_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_ss_slid_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slid_3_synth_1/runme.log
design_1_auto_ss_k_6_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_6_synth_1/runme.log
design_1_auto_ss_slid_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slid_4_synth_1/runme.log
design_1_auto_ss_slidr_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slidr_4_synth_1/runme.log
design_1_auto_ss_slidr_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slidr_0_synth_1/runme.log
design_1_auto_ss_u_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_0_synth_1/runme.log
design_1_auto_ss_u_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_1_synth_1/runme.log
design_1_auto_ss_slid_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slid_1_synth_1/runme.log
design_1_auto_ss_u_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_2_synth_1/runme.log
design_1_auto_ss_k_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_2_synth_1/runme.log
design_1_auto_ss_slid_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slid_0_synth_1/runme.log
design_1_auto_ss_slid_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slid_2_synth_1/runme.log
design_1_auto_ss_k_0_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_0_synth_1/runme.log
design_1_auto_ss_k_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_3_synth_1/runme.log
design_1_auto_ss_k_5_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_5_synth_1/runme.log
design_1_auto_ss_slidr_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slidr_3_synth_1/runme.log
design_1_auto_ss_u_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_4_synth_1/runme.log
design_1_auto_ss_u_3_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_3_synth_1/runme.log
design_1_auto_ss_slidr_1_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slidr_1_synth_1/runme.log
design_1_auto_ss_k_4_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_k_4_synth_1/runme.log
design_1_auto_ss_slidr_2_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_slidr_2_synth_1/runme.log
design_1_auto_ss_u_5_synth_1: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_auto_ss_u_5_synth_1/runme.log
[Fri Dec 26 23:12:03 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:02:02 ; elapsed = 00:03:19 . Memory (MB): peak = 1900.473 ; gain = 778.043
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:28:54 2025...
