$comment
	File created using the following command:
		vcd file Principal.msim.vcd -direction
$end
$date
	Tue Nov 27 15:06:37 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Principal_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " EnterButton $end
$var reg 4 # switches0 [3:0] $end
$var reg 4 $ switches1 [3:0] $end
$var reg 2 % switches2 [1:0] $end
$var wire 1 & ledsR [9] $end
$var wire 1 ' ledsR [8] $end
$var wire 1 ( ledsR [7] $end
$var wire 1 ) ledsR [6] $end
$var wire 1 * ledsR [5] $end
$var wire 1 + ledsR [4] $end
$var wire 1 , ledsR [3] $end
$var wire 1 - ledsR [2] $end
$var wire 1 . ledsR [1] $end
$var wire 1 / ledsR [0] $end
$var wire 1 0 ledsV [7] $end
$var wire 1 1 ledsV [6] $end
$var wire 1 2 ledsV [5] $end
$var wire 1 3 ledsV [4] $end
$var wire 1 4 ledsV [3] $end
$var wire 1 5 ledsV [2] $end
$var wire 1 6 ledsV [1] $end
$var wire 1 7 ledsV [0] $end
$var wire 1 8 nclk $end
$var wire 1 9 PrintaddressIns [7] $end
$var wire 1 : PrintaddressIns [6] $end
$var wire 1 ; PrintaddressIns [5] $end
$var wire 1 < PrintaddressIns [4] $end
$var wire 1 = PrintaddressIns [3] $end
$var wire 1 > PrintaddressIns [2] $end
$var wire 1 ? PrintaddressIns [1] $end
$var wire 1 @ PrintaddressIns [0] $end
$var wire 1 A PrintAluOut [13] $end
$var wire 1 B PrintAluOut [12] $end
$var wire 1 C PrintAluOut [11] $end
$var wire 1 D PrintAluOut [10] $end
$var wire 1 E PrintAluOut [9] $end
$var wire 1 F PrintAluOut [8] $end
$var wire 1 G PrintAluOut [7] $end
$var wire 1 H PrintAluOut [6] $end
$var wire 1 I PrintAluOut [5] $end
$var wire 1 J PrintAluOut [4] $end
$var wire 1 K PrintAluOut [3] $end
$var wire 1 L PrintAluOut [2] $end
$var wire 1 M PrintAluOut [1] $end
$var wire 1 N PrintAluOut [0] $end
$var wire 1 O PrintDatosRF [13] $end
$var wire 1 P PrintDatosRF [12] $end
$var wire 1 Q PrintDatosRF [11] $end
$var wire 1 R PrintDatosRF [10] $end
$var wire 1 S PrintDatosRF [9] $end
$var wire 1 T PrintDatosRF [8] $end
$var wire 1 U PrintDatosRF [7] $end
$var wire 1 V PrintDatosRF [6] $end
$var wire 1 W PrintDatosRF [5] $end
$var wire 1 X PrintDatosRF [4] $end
$var wire 1 Y PrintDatosRF [3] $end
$var wire 1 Z PrintDatosRF [2] $end
$var wire 1 [ PrintDatosRF [1] $end
$var wire 1 \ PrintDatosRF [0] $end
$var wire 1 ] Printins [25] $end
$var wire 1 ^ Printins [24] $end
$var wire 1 _ Printins [23] $end
$var wire 1 ` Printins [22] $end
$var wire 1 a Printins [21] $end
$var wire 1 b Printins [20] $end
$var wire 1 c Printins [19] $end
$var wire 1 d Printins [18] $end
$var wire 1 e Printins [17] $end
$var wire 1 f Printins [16] $end
$var wire 1 g Printins [15] $end
$var wire 1 h Printins [14] $end
$var wire 1 i Printins [13] $end
$var wire 1 j Printins [12] $end
$var wire 1 k Printins [11] $end
$var wire 1 l Printins [10] $end
$var wire 1 m Printins [9] $end
$var wire 1 n Printins [8] $end
$var wire 1 o Printins [7] $end
$var wire 1 p Printins [6] $end
$var wire 1 q Printins [5] $end
$var wire 1 r Printins [4] $end
$var wire 1 s Printins [3] $end
$var wire 1 t Printins [2] $end
$var wire 1 u Printins [1] $end
$var wire 1 v Printins [0] $end
$var wire 1 w PrintIO [1] $end
$var wire 1 x PrintIO [0] $end
$var wire 1 y PrintMemOut [13] $end
$var wire 1 z PrintMemOut [12] $end
$var wire 1 { PrintMemOut [11] $end
$var wire 1 | PrintMemOut [10] $end
$var wire 1 } PrintMemOut [9] $end
$var wire 1 ~ PrintMemOut [8] $end
$var wire 1 !! PrintMemOut [7] $end
$var wire 1 "! PrintMemOut [6] $end
$var wire 1 #! PrintMemOut [5] $end
$var wire 1 $! PrintMemOut [4] $end
$var wire 1 %! PrintMemOut [3] $end
$var wire 1 &! PrintMemOut [2] $end
$var wire 1 '! PrintMemOut [1] $end
$var wire 1 (! PrintMemOut [0] $end
$var wire 1 )! Printopcode [3] $end
$var wire 1 *! Printopcode [2] $end
$var wire 1 +! Printopcode [1] $end
$var wire 1 ,! Printopcode [0] $end
$var wire 1 -! PrintPCout [7] $end
$var wire 1 .! PrintPCout [6] $end
$var wire 1 /! PrintPCout [5] $end
$var wire 1 0! PrintPCout [4] $end
$var wire 1 1! PrintPCout [3] $end
$var wire 1 2! PrintPCout [2] $end
$var wire 1 3! PrintPCout [1] $end
$var wire 1 4! PrintPCout [0] $end
$var wire 1 5! Printrs [3] $end
$var wire 1 6! Printrs [2] $end
$var wire 1 7! Printrs [1] $end
$var wire 1 8! Printrs [0] $end
$var wire 1 9! Printrt [3] $end
$var wire 1 :! Printrt [2] $end
$var wire 1 ;! Printrt [1] $end
$var wire 1 <! Printrt [0] $end
$var wire 1 =! PrintSA [13] $end
$var wire 1 >! PrintSA [12] $end
$var wire 1 ?! PrintSA [11] $end
$var wire 1 @! PrintSA [10] $end
$var wire 1 A! PrintSA [9] $end
$var wire 1 B! PrintSA [8] $end
$var wire 1 C! PrintSA [7] $end
$var wire 1 D! PrintSA [6] $end
$var wire 1 E! PrintSA [5] $end
$var wire 1 F! PrintSA [4] $end
$var wire 1 G! PrintSA [3] $end
$var wire 1 H! PrintSA [2] $end
$var wire 1 I! PrintSA [1] $end
$var wire 1 J! PrintSA [0] $end
$var wire 1 K! PrintSB [13] $end
$var wire 1 L! PrintSB [12] $end
$var wire 1 M! PrintSB [11] $end
$var wire 1 N! PrintSB [10] $end
$var wire 1 O! PrintSB [9] $end
$var wire 1 P! PrintSB [8] $end
$var wire 1 Q! PrintSB [7] $end
$var wire 1 R! PrintSB [6] $end
$var wire 1 S! PrintSB [5] $end
$var wire 1 T! PrintSB [4] $end
$var wire 1 U! PrintSB [3] $end
$var wire 1 V! PrintSB [2] $end
$var wire 1 W! PrintSB [1] $end
$var wire 1 X! PrintSB [0] $end
$var wire 1 Y! PrinttoA [13] $end
$var wire 1 Z! PrinttoA [12] $end
$var wire 1 [! PrinttoA [11] $end
$var wire 1 \! PrinttoA [10] $end
$var wire 1 ]! PrinttoA [9] $end
$var wire 1 ^! PrinttoA [8] $end
$var wire 1 _! PrinttoA [7] $end
$var wire 1 `! PrinttoA [6] $end
$var wire 1 a! PrinttoA [5] $end
$var wire 1 b! PrinttoA [4] $end
$var wire 1 c! PrinttoA [3] $end
$var wire 1 d! PrinttoA [2] $end
$var wire 1 e! PrinttoA [1] $end
$var wire 1 f! PrinttoA [0] $end
$var wire 1 g! PrinttoB [13] $end
$var wire 1 h! PrinttoB [12] $end
$var wire 1 i! PrinttoB [11] $end
$var wire 1 j! PrinttoB [10] $end
$var wire 1 k! PrinttoB [9] $end
$var wire 1 l! PrinttoB [8] $end
$var wire 1 m! PrinttoB [7] $end
$var wire 1 n! PrinttoB [6] $end
$var wire 1 o! PrinttoB [5] $end
$var wire 1 p! PrinttoB [4] $end
$var wire 1 q! PrinttoB [3] $end
$var wire 1 r! PrinttoB [2] $end
$var wire 1 s! PrinttoB [1] $end
$var wire 1 t! PrinttoB [0] $end
$var wire 1 u! PrintWRF $end
$var wire 1 v! SS0 [6] $end
$var wire 1 w! SS0 [5] $end
$var wire 1 x! SS0 [4] $end
$var wire 1 y! SS0 [3] $end
$var wire 1 z! SS0 [2] $end
$var wire 1 {! SS0 [1] $end
$var wire 1 |! SS0 [0] $end
$var wire 1 }! SS1 [6] $end
$var wire 1 ~! SS1 [5] $end
$var wire 1 !" SS1 [4] $end
$var wire 1 "" SS1 [3] $end
$var wire 1 #" SS1 [2] $end
$var wire 1 $" SS1 [1] $end
$var wire 1 %" SS1 [0] $end
$var wire 1 &" SS2 [6] $end
$var wire 1 '" SS2 [5] $end
$var wire 1 (" SS2 [4] $end
$var wire 1 )" SS2 [3] $end
$var wire 1 *" SS2 [2] $end
$var wire 1 +" SS2 [1] $end
$var wire 1 ," SS2 [0] $end
$var wire 1 -" SS3 [6] $end
$var wire 1 ." SS3 [5] $end
$var wire 1 /" SS3 [4] $end
$var wire 1 0" SS3 [3] $end
$var wire 1 1" SS3 [2] $end
$var wire 1 2" SS3 [1] $end
$var wire 1 3" SS3 [0] $end
$var wire 1 4" sampler $end
$scope module i1 $end
$var wire 1 5" gnd $end
$var wire 1 6" vcc $end
$var wire 1 7" unknown $end
$var tri1 1 8" devclrn $end
$var tri1 1 9" devpor $end
$var tri1 1 :" devoe $end
$var wire 1 ;" memoriaIns|reg_address[7]~feeder_combout $end
$var wire 1 <" PC|PCact[0]~9 $end
$var wire 1 =" PC|PCact[1]~11 $end
$var wire 1 >" PC|PCact[2]~12_combout $end
$var wire 1 ?" UnidadControl|est_actual.Decode~0_combout $end
$var wire 1 @" UnidadControl|est_actual.Decode~regout $end
$var wire 1 A" UnidadControl|est_sig.CalDirSM~0_combout $end
$var wire 1 B" UnidadControl|est_actual.CalDirSM~regout $end
$var wire 1 C" UnidadControl|est_actual.GuarDir~regout $end
$var wire 1 D" UnidadControl|Selector0~0_combout $end
$var wire 1 E" UnidadControl|est_actual.Fetch~regout $end
$var wire 1 F" PC|PCact[2]~13 $end
$var wire 1 G" PC|PCact[3]~15 $end
$var wire 1 H" PC|PCact[4]~16_combout $end
$var wire 1 I" memoriaIns|reg_address[4]~feeder_combout $end
$var wire 1 J" PC|PCact[4]~17 $end
$var wire 1 K" PC|PCact[5]~19 $end
$var wire 1 L" PC|PCact[6]~20_combout $end
$var wire 1 M" PC|PCact[5]~18_combout $end
$var wire 1 N" memoriaIns|my_rom~1_combout $end
$var wire 1 O" PC|PCact[0]~8_combout $end
$var wire 1 P" PC|PCact[3]~14_combout $end
$var wire 1 Q" memoriaIns|my_rom~0_combout $end
$var wire 1 R" memoriaIns|my_rom~2_combout $end
$var wire 1 S" clk~combout $end
$var wire 1 T" clk~clkctrl_outclk $end
$var wire 1 U" ALU1|Add0~0_combout $end
$var wire 1 V" ALU1|Add0~2_combout $end
$var wire 1 W" ALU1|Add0~4_combout $end
$var wire 1 X" MuxA|Output[0]~0_combout $end
$var wire 1 Y" ALUOut|Output[3]~feeder_combout $end
$var wire 1 Z" ALUOut|Output[4]~feeder_combout $end
$var wire 1 [" ALUOut|Output[5]~feeder_combout $end
$var wire 1 \" ALUOut|Output[7]~feeder_combout $end
$var wire 1 ]" ALUOut|Output[8]~feeder_combout $end
$var wire 1 ^" ALUOut|Output[9]~feeder_combout $end
$var wire 1 _" ALUOut|Output[10]~feeder_combout $end
$var wire 1 `" ALUOut|Output[11]~feeder_combout $end
$var wire 1 a" ALUOut|Output[12]~feeder_combout $end
$var wire 1 b" ALUOut|Output[13]~feeder_combout $end
$var wire 1 c" PC|PCact[1]~10_combout $end
$var wire 1 d" PC|PCact[6]~21 $end
$var wire 1 e" PC|PCact[7]~22_combout $end
$var wire 1 f" ALUOut|Output [13] $end
$var wire 1 g" ALUOut|Output [12] $end
$var wire 1 h" ALUOut|Output [11] $end
$var wire 1 i" ALUOut|Output [10] $end
$var wire 1 j" ALUOut|Output [9] $end
$var wire 1 k" ALUOut|Output [8] $end
$var wire 1 l" ALUOut|Output [7] $end
$var wire 1 m" ALUOut|Output [6] $end
$var wire 1 n" ALUOut|Output [5] $end
$var wire 1 o" ALUOut|Output [4] $end
$var wire 1 p" ALUOut|Output [3] $end
$var wire 1 q" ALUOut|Output [2] $end
$var wire 1 r" ALUOut|Output [1] $end
$var wire 1 s" ALUOut|Output [0] $end
$var wire 1 t" memoriaIns|reg_address [7] $end
$var wire 1 u" memoriaIns|reg_address [6] $end
$var wire 1 v" memoriaIns|reg_address [5] $end
$var wire 1 w" memoriaIns|reg_address [4] $end
$var wire 1 x" memoriaIns|reg_address [3] $end
$var wire 1 y" memoriaIns|reg_address [2] $end
$var wire 1 z" memoriaIns|reg_address [1] $end
$var wire 1 {" memoriaIns|reg_address [0] $end
$var wire 1 |" irP|rs [3] $end
$var wire 1 }" irP|rs [2] $end
$var wire 1 ~" irP|rs [1] $end
$var wire 1 !# irP|rs [0] $end
$var wire 1 "# PC|PCact [7] $end
$var wire 1 ## PC|PCact [6] $end
$var wire 1 $# PC|PCact [5] $end
$var wire 1 %# PC|PCact [4] $end
$var wire 1 &# PC|PCact [3] $end
$var wire 1 '# PC|PCact [2] $end
$var wire 1 (# PC|PCact [1] $end
$var wire 1 )# PC|PCact [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b0 $
b0 %
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
07
06
05
04
03
02
01
00
08
0@
0?
0>
0=
0<
0;
0:
09
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1x
0w
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
1,!
1+!
1*!
1)!
04!
03!
02!
01!
00!
0/!
0.!
0-!
18!
17!
16!
15!
1<!
1;!
1:!
19!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0u!
1|!
1{!
1z!
1y!
1x!
1w!
1v!
1%"
1$"
1#"
1""
1!"
1~!
1}!
1,"
1+"
1*"
1)"
1("
1'"
1&"
13"
12"
11"
10"
1/"
1."
1-"
x4"
05"
16"
x7"
18"
19"
1:"
0;"
0<"
1="
0>"
1?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
1G"
0H"
0I"
0J"
1K"
0L"
0M"
1N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
z!#
1~"
z}"
z|"
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
$end
#20000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
1c"
#40000
0!
0S"
0T"
14"
#60000
1!
1S"
1T"
04"
1{"
0E"
0@"
1Q"
1?"
1D"
1R"
0~"
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0c
0a
0`
0_
0]
0)!
0+!
0,!
09!
0:!
0;!
0<!
05!
07!
#80000
0!
0S"
0T"
14"
#100000
1!
1S"
1T"
04"
1(#
0)#
1E"
1@"
0="
0c"
0<"
1O"
0?"
1A"
13!
04!
1>"
1="
1c"
0>"
#120000
0!
0S"
0T"
14"
#140000
1!
1S"
1T"
04"
0{"
1B"
0@"
1z"
0Q"
0A"
0R"
1v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
1i
1h
1g
1f
1e
1c
1a
1`
1_
1]
#160000
0!
0S"
0T"
14"
#180000
1!
1S"
1T"
04"
1C"
0B"
0D"
#200000
0!
0S"
0T"
14"
#220000
1!
1S"
1T"
04"
0E"
0C"
1?"
1~"
1D"
1)!
1+!
1,!
19!
1:!
1;!
1<!
15!
17!
#240000
0!
0S"
0T"
14"
#260000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
0="
0c"
1>"
#280000
0!
0S"
0T"
14"
#300000
1!
1S"
1T"
04"
1{"
0E"
0@"
1?"
1D"
#320000
0!
0S"
0T"
14"
#340000
1!
1S"
1T"
04"
0(#
0)#
1'#
1E"
1@"
1="
1c"
0<"
1O"
1F"
0>"
0?"
0D"
03!
04!
12!
0F"
1>"
0c"
1P"
0P"
#360000
0!
0S"
0T"
14"
#380000
1!
1S"
1T"
04"
1y"
0{"
0E"
0@"
0z"
1?"
1D"
#400000
0!
0S"
0T"
14"
#420000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
1c"
#440000
0!
0S"
0T"
14"
#460000
1!
1S"
1T"
04"
1{"
0E"
0@"
1?"
1D"
#480000
0!
0S"
0T"
14"
#500000
1!
1S"
1T"
04"
1(#
0)#
1E"
1@"
0="
0c"
0<"
1O"
0?"
0D"
13!
04!
1F"
0>"
1="
1c"
1P"
0F"
1>"
0P"
#520000
0!
0S"
0T"
14"
#540000
1!
1S"
1T"
04"
0{"
0E"
0@"
1z"
1?"
1D"
#560000
0!
0S"
0T"
14"
#580000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
0="
0c"
1F"
0>"
1P"
#600000
0!
0S"
0T"
14"
#620000
1!
1S"
1T"
04"
1{"
0E"
0@"
1?"
1D"
#640000
0!
0S"
0T"
14"
#660000
1!
1S"
1T"
04"
0(#
1&#
0)#
0'#
1E"
1@"
1="
1c"
0G"
0P"
0<"
1O"
0F"
1>"
0?"
0D"
03!
11!
04!
02!
0>"
1H"
0c"
1G"
1P"
0H"
#680000
0!
0S"
0T"
14"
#700000
1!
1S"
1T"
04"
1x"
0y"
0{"
0E"
0@"
0z"
1?"
1D"
#720000
0!
0S"
0T"
14"
#740000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
1c"
#760000
0!
0S"
0T"
14"
#780000
1!
1S"
1T"
04"
1{"
0E"
0@"
1?"
1D"
#800000
0!
0S"
0T"
14"
#820000
1!
1S"
1T"
04"
1(#
0)#
1E"
1@"
0="
0c"
0<"
1O"
0?"
0D"
13!
04!
1>"
1="
1c"
0>"
#840000
0!
0S"
0T"
14"
#860000
1!
1S"
1T"
04"
0{"
0E"
0@"
1z"
1?"
1D"
#880000
0!
0S"
0T"
14"
#900000
1!
1S"
1T"
04"
1)#
1E"
1@"
1<"
0O"
0?"
0D"
14!
0="
0c"
1>"
#920000
0!
0S"
0T"
14"
#940000
1!
1S"
1T"
04"
1{"
0E"
0@"
1?"
1D"
#960000
0!
0S"
0T"
14"
#980000
1!
1S"
1T"
04"
0(#
0)#
1'#
1E"
1@"
1="
1c"
0<"
1O"
1F"
0>"
0?"
0D"
03!
04!
12!
0F"
1>"
0c"
0G"
0P"
1G"
1P"
1H"
0H"
#1000000
