
5. Printing statistics.

=== scl_h_fltr ===

   Number of wires:                 52
   Number of wire bits:            480
   Number of public wires:          42
   Number of public wire bits:     364
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          116
     $dff                          132
     $dffe                         104

=== sh_reg_1 ===

   Number of wires:                  4
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           8

=== design hierarchy ===

   scl_h_fltr                        1
     sh_reg_1                        0

   Number of wires:                 52
   Number of wire bits:            480
   Number of public wires:          42
   Number of public wire bits:     364
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                          116
     $dff                          132
     $dffe                         104

