// Seed: 1574320164
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4
);
endmodule
module module_1 #(
    parameter id_1 = 32'd32
) (
    output wire id_0,
    input wire _id_1,
    output tri1 id_2,
    output uwire id_3,
    output wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11
);
  logic id_13 = id_7 & 1 ? id_8 : 1, id_14, id_15 = 1;
  wire  [1 'h0 : 1] id_16;
  logic [ 1 : id_1] id_17;
  assign id_6 = 1;
  wire id_18;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = -1;
  logic id_19;
endmodule
