{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509442010465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442010466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:26:50 2017 " "Processing started: Tue Oct 31 17:26:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442010466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442010466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDCard_SDRam -c SDCard_SDRam " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDCard_SDRam -c SDCard_SDRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442010466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509442011052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_SDRam " "Found entity 1: SDCard_SDRam" {  } { { "SDCard_SDRam.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/SDCard_SDRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system " "Found entity 1: Qsys_system" {  } { { "Qsys_system/synthesis/Qsys_system.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_irq_mapper " "Found entity 1: Qsys_system_irq_mapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0 " "Found entity 1: Qsys_system_mm_interconnect_0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018949 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_demux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_mux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018964 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_005_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018970 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_005 " "Found entity 2: Qsys_system_mm_interconnect_0_router_005" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018972 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_002 " "Found entity 2: Qsys_system_mm_interconnect_0_router_002" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018974 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_001 " "Found entity 2: Qsys_system_mm_interconnect_0_router_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442018975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018975 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router " "Found entity 2: Qsys_system_mm_interconnect_0_router" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_timer " "Found entity 1: Qsys_system_timer" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_timer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_sysid " "Found entity 1: Qsys_system_sysid" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sysid.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_sdram_input_efifo_module " "Found entity 1: Qsys_system_sdram_input_efifo_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018993 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_sdram " "Found entity 2: Qsys_system_sdram" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442018993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442018993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019326 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019329 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2 " "Found entity 1: Qsys_system_nios2_gen2" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442019335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442019335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_system_nios2_gen2_cpu_ic_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_system_nios2_gen2_cpu_ic_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_system_nios2_gen2_cpu_bht_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_system_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_system_nios2_gen2_cpu_dc_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_system_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_system_nios2_gen2_cpu_dc_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_system_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_system_nios2_gen2_cpu_dc_victim_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_system_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_system_nios2_gen2_cpu_nios2_oci" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_system_nios2_gen2_cpu " "Found entity 27: Qsys_system_nios2_gen2_cpu" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_system_nios2_gen2_cpu_mult_cell" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_system_nios2_gen2_cpu_test_bench" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_system/synthesis/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_system_jtag_uart_sim_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020196 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_jtag_uart_scfifo_w " "Found entity 2: Qsys_system_jtag_uart_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020196 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_system_jtag_uart_sim_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020196 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_jtag_uart_scfifo_r " "Found entity 4: Qsys_system_jtag_uart_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020196 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_jtag_uart " "Found entity 5: Qsys_system_jtag_uart" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file qsys_system/synthesis/submodules/qsys_system_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_altpll_dffpipe_l2c " "Found entity 1: Qsys_system_altpll_dffpipe_l2c" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020198 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_altpll_stdsync_sv6 " "Found entity 2: Qsys_system_altpll_stdsync_sv6" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020198 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_altpll_altpll_lqa2 " "Found entity 3: Qsys_system_altpll_altpll_lqa2" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020198 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_altpll " "Found entity 4: Qsys_system_altpll" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020198 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_sdram.v(316) " "Verilog HDL or VHDL warning at Qsys_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509442020238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_sdram.v(326) " "Verilog HDL or VHDL warning at Qsys_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509442020238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_sdram.v(336) " "Verilog HDL or VHDL warning at Qsys_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509442020238 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_system_sdram.v(680) " "Verilog HDL or VHDL warning at Qsys_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509442020239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDCard_SDRam " "Elaborating entity \"SDCard_SDRam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509442020354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system Qsys_system:u0 " "Elaborating entity \"Qsys_system\" for hierarchy \"Qsys_system:u0\"" {  } { { "SDCard_SDRam.v" "u0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/SDCard_SDRam.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_altpll Qsys_system:u0\|Qsys_system_altpll:altpll " "Elaborating entity \"Qsys_system_altpll\" for hierarchy \"Qsys_system:u0\|Qsys_system_altpll:altpll\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "altpll" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_altpll_stdsync_sv6 Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"Qsys_system_altpll_stdsync_sv6\" for hierarchy \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_stdsync_sv6:stdsync2\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "stdsync2" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_altpll_dffpipe_l2c Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_stdsync_sv6:stdsync2\|Qsys_system_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Qsys_system_altpll_dffpipe_l2c\" for hierarchy \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_stdsync_sv6:stdsync2\|Qsys_system_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "dffpipe3" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_altpll_altpll_lqa2 Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1 " "Elaborating entity \"Qsys_system_altpll_altpll_lqa2\" for hierarchy \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "sd1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_system_jtag_uart\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "jtag_uart" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_w Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_w\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_w" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "wfifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442020717 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442020717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442020937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442020937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_r Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_r\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_r" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442020956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "Qsys_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021210 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442021210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"Qsys_system_nios2_gen2\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "nios2_gen2" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu " "Elaborating entity \"Qsys_system_nios2_gen2_cpu\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" "cpu" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_test_bench Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_test_bench:the_Qsys_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_test_bench\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_test_bench:the_Qsys_system_nios2_gen2_cpu_test_bench\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_test_bench" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 6130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ic_data_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ic_data_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ic_data" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021806 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442021806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442021851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442021851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ic_tag_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ic_tag" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442021931 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442021931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442021977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442021977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442021977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_bht_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_bht_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_bht" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022066 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442022066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442022104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442022104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_register_bank_a_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022171 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442022171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442022216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442022216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_register_bank_b_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_b_module:Qsys_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_b_module:Qsys_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_mult_cell Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_mult_cell\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_mult_cell" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022327 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442022327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442022363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442022363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442022457 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442022457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022476 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442022975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_tag_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_tag" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023442 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442023442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442023484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442023484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_data_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_data_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_data" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023552 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442023552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442023591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442023591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_victim_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_victim" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442023693 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442023693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442023741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442023741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 10317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_debug Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442023978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442024025 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442024025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_break Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_break:the_Qsys_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_break:the_Qsys_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_itrace Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_pib Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_im Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_im:the_Qsys_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_im:the_Qsys_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_avalon_reg Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_ocimem Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442024700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025020 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442025020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442025065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442025065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_wrapper Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_tck Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_tck:the_Qsys_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_tck:the_Qsys_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_sysclk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "Qsys_system_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442025237 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442025237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sd_card" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442025995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442026037 ""}  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442026037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/altsyncram_pr92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442026076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442026076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026077 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/initial_data.mif -- setting all initial values to 0" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1509442026081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_sdram Qsys_system:u0\|Qsys_system_sdram:sdram " "Elaborating entity \"Qsys_system_sdram\" for hierarchy \"Qsys_system:u0\|Qsys_system_sdram:sdram\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sdram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_sdram_input_efifo_module Qsys_system:u0\|Qsys_system_sdram:sdram\|Qsys_system_sdram_input_efifo_module:the_Qsys_system_sdram_input_efifo_module " "Elaborating entity \"Qsys_system_sdram_input_efifo_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_sdram:sdram\|Qsys_system_sdram_input_efifo_module:the_Qsys_system_sdram_input_efifo_module\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "the_Qsys_system_sdram_input_efifo_module" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_sysid Qsys_system:u0\|Qsys_system_sysid:sysid " "Elaborating entity \"Qsys_system_sysid\" for hierarchy \"Qsys_system:u0\|Qsys_system_sysid:sysid\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sysid" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_timer Qsys_system:u0\|Qsys_system_timer:timer " "Elaborating entity \"Qsys_system_timer\" for hierarchy \"Qsys_system:u0\|Qsys_system_timer:timer\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "timer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_system_mm_interconnect_0\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "mm_interconnect_0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sd_card_avalon_sdcard_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442026985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "altpll_pll_slave_agent_rdata_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_system_mm_interconnect_0_router\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\|Qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\|Qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_001_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\|Qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\|Qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_002 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_002\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_002_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\|Qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\|Qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_005 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_005\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_005_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\|Qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\|Qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_demux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_demux_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_mux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_mux_003 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_demux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_demux_003 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_mux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_mux_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_avalon_st_adapter Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_irq_mapper Qsys_system:u0\|Qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_system_irq_mapper\" for hierarchy \"Qsys_system:u0\|Qsys_system_irq_mapper:irq_mapper\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "irq_mapper" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "rst_controller" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442027996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442028016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442028034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "rst_controller_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/Qsys_system.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442028051 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509442029521 "|SDCard_SDRam|Qsys_system:u0|Qsys_system_nios2_gen2:nios2_gen2|Qsys_system_nios2_gen2_cpu:cpu|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509442030108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.31.17:27:14 Progress: Loading sld3062de43/alt_sld_fab_wrapper_hw.tcl " "2017.10.31.17:27:14 Progress: Loading sld3062de43/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442034673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442037093 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442037392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442038755 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509442039451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3062de43/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3062de43/alt_sld_fab.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/ip/sld3062de43/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442039769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442039769 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442045564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442045564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442045564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509442045564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442045617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045617 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442045617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442045650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442045650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442045685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442045686 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442045686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442045722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442045722 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509442046323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 440 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 354 -1 0 } } { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 348 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7793 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2777 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 6054 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7802 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 4197 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_timer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_timer.v" 166 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509442046506 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509442046506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SDCard_SDRam.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/SDCard_SDRam.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509442048783 "|SDCard_SDRam|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509442048783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442049168 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509442053128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/output_files/SDCard_SDRam.map.smsg " "Generated suppressed messages file C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/output_files/SDCard_SDRam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442053550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509442055568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442055568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6897 " "Implemented 6897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6566 " "Implemented 6566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509442056185 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509442056185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509442056185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442056293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:27:36 2017 " "Processing ended: Tue Oct 31 17:27:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442056293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442056293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442056293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442056293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509442060467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442060468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:27:40 2017 " "Processing started: Tue Oct 31 17:27:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442060468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509442060468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509442060468 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509442060544 ""}
{ "Info" "0" "" "Project  = SDCard_SDRam" {  } {  } 0 0 "Project  = SDCard_SDRam" 0 0 "Fitter" 0 0 1509442060545 ""}
{ "Info" "0" "" "Revision = SDCard_SDRam" {  } {  } 0 0 "Revision = SDCard_SDRam" 0 0 "Fitter" 0 0 1509442060545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509442060710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDCard_SDRam EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SDCard_SDRam\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509442060822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509442060889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509442060889 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6379 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509442060951 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6380 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509442060951 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6379 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509442060951 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509442061270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509442061606 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509442061606 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16700 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509442061624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16702 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509442061624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16704 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509442061624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16706 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509442061624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16708 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509442061624 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509442061624 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509442061628 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509442062541 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442064405 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509442064405 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509442064471 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509442064483 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509442064489 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] CLK_50M " "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509442064543 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509442064543 "|SDCard_SDRam|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442064633 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442064633 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509442064633 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442064634 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442064634 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442064634 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1509442064634 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509442064635 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509442064635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509442064635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509442064635 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509442064635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065210 ""}  } { { "SDCard_SDRam.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/SDCard_SDRam.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16684 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065210 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6379 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065210 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6379 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065210 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 16183 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Qsys_system:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|active_rnw~4 " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|active_rnw~4" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 7606 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|active_cs_n~0 " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|active_cs_n~0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 7648 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|active_cs_n~1 " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|active_cs_n~1" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 7649 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Qsys_system:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 7660 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[0\] " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[0\]" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 1388 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[2\] " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[2\]" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 1386 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[1\] " "Destination node Qsys_system:u0\|Qsys_system_sdram:sdram\|i_refs\[1\]" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sdram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 1387 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|last_command_id\[5\]~0 " "Destination node Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|last_command_id\[5\]~0" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 360 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 8568 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg " "Destination node Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|data_in_reg" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 1804 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 3233 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065211 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1509442065211 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509442065211 ""}  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 637 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Qsys_system:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065212 ""}  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 10748 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|prev_reset  " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509442065212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_altpll:altpll\|readdata\[0\]~1 " "Destination node Qsys_system:u0\|Qsys_system_altpll:altpll\|readdata\[0\]~1" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 11604 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509442065212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509442065212 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 251 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 6410 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509442065212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509442066404 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509442066415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509442066416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509442066430 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509442066475 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509442066475 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1509442066475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509442066477 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509442066500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509442067694 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 EC " "Packed 26 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509442067706 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509442067706 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509442067706 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509442067706 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509442067706 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509442067706 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509442067706 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509442068829 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509442068847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509442071606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509442072875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509442072971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509442076190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509442076190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509442077344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509442081409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509442081409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509442082350 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509442082350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509442082350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509442082353 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509442082566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509442082718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509442083389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509442083452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509442084094 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509442085473 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509442086830 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "SDCard_SDRam.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/SDCard_SDRam.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/" { { 0 { 0 ""} 0 559 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509442086867 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1509442086867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/output_files/SDCard_SDRam.fit.smsg " "Generated suppressed messages file C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/output_files/SDCard_SDRam.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509442087305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1998 " "Peak virtual memory: 1998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442088844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:28:08 2017 " "Processing ended: Tue Oct 31 17:28:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442088844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442088844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442088844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509442088844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509442093023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442093024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:28:12 2017 " "Processing started: Tue Oct 31 17:28:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442093024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509442093024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509442093024 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509442096728 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509442096862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442098231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:28:18 2017 " "Processing ended: Tue Oct 31 17:28:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442098231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442098231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442098231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509442098231 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509442099044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509442102890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442102891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:28:22 2017 " "Processing started: Tue Oct 31 17:28:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442102891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442102891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SDCard_SDRam -c SDCard_SDRam " "Command: quartus_sta SDCard_SDRam -c SDCard_SDRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442102892 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509442102985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442103321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442103395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442103395 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509442103984 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442103984 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104050 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104071 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] CLK_50M " "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509442104140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104140 "|SDCard_SDRam|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442104439 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442104439 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104439 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442104439 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442104439 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442104439 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104439 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509442104440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509442104457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.955 " "Worst-case setup slack is 45.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.955               0.000 altera_reserved_tck  " "   45.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.424 " "Worst-case recovery slack is 47.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.424               0.000 altera_reserved_tck  " "   47.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442104530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104530 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.236 ns " "Worst Case Available Settling Time: 197.236 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442104601 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509442104608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442104640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105388 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] CLK_50M " "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509442105699 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105699 "|SDCard_SDRam|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442105708 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442105708 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105708 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442105708 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442105708 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442105708 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.388 " "Worst-case setup slack is 46.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.388               0.000 altera_reserved_tck  " "   46.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.710 " "Worst-case recovery slack is 47.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.710               0.000 altera_reserved_tck  " "   47.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442105772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.507 ns " "Worst Case Available Settling Time: 197.507 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442105851 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442105851 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509442105862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] CLK_50M " "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509442106101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106101 "|SDCard_SDRam|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442106112 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509442106112 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106112 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442106112 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442106112 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509442106112 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.207 " "Worst-case setup slack is 48.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.207               0.000 altera_reserved_tck  " "   48.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.888 " "Worst-case recovery slack is 48.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.888               0.000 altera_reserved_tck  " "   48.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 altera_reserved_tck  " "    0.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509442106183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.697 ns " "Worst Case Available Settling Time: 198.697 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509442106290 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442106853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442107069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:28:27 2017 " "Processing ended: Tue Oct 31 17:28:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442107069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442107069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442107069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442107069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509442111600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442111600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:28:31 2017 " "Processing started: Tue Oct 31 17:28:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442111600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509442111600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDCard_SDRam -c SDCard_SDRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509442111600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_7_1200mv_85c_slow.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_7_1200mv_85c_slow.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442113287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_7_1200mv_0c_slow.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_7_1200mv_0c_slow.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442113739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_min_1200mv_0c_fast.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_min_1200mv_0c_fast.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442114194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442114644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_7_1200mv_85c_v_slow.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442115421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_7_1200mv_0c_v_slow.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442116182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_min_1200mv_0c_v_fast.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442116934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_SDRam_v.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/ simulation " "Generated file SDCard_SDRam_v.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_SDRam/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509442117691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442118169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:28:38 2017 " "Processing ended: Tue Oct 31 17:28:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442118169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442118169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442118169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509442118169 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509442118832 ""}
