<div id="pf21f" class="pf w0 h0" data-page-no="21f"><div class="pc pc21f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg21f.png"/><div class="t m0 x40 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">DAC<span class="ff7">x</span><span class="ws0">_C2 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y10b6 ff2 fs4 fc0 sc0 ls0">3–1</div><div class="t m0 x91 h7 yff7 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 xb9 h7 y101d ff2 fs4 fc0 sc0 ls0">DACBFUP</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">DAC Buffer Upper Limit</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">Selects the upper limit of the DAC buffer. The buffer read pointer cannot exceed it.</div><div class="t m0 x9 hd y3016 ff1 fs7 fc0 sc0 ls0 ws0">30.5<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y3017 ff3 fs5 fc0 sc0 ls0 ws0">The 12-bit DAC module can select one of the two reference inputs—DACREF_1 and</div><div class="t m0 x9 hf y3018 ff3 fs5 fc0 sc0 ls0 ws0">DACREF_2 as the DAC reference voltage, V<span class="fs8 ws198 vc">in</span> by C0[DACRFS]. See the module</div><div class="t m0 x9 hf y3019 ff3 fs5 fc0 sc0 ls0 ws0">introduction for information on the source for DACREF_1 and DACREF_2.</div><div class="t m0 x9 hf y301a ff3 fs5 fc0 sc0 ls0 ws0">When the DAC is enabled, it converts the data in DACDAT0[11:0] or the data from the</div><div class="t m0 x9 hf y301b ff3 fs5 fc0 sc0 ls0 ws0">DAC data buffer to a stepped analog output voltage. The output voltage range is from V<span class="fs8 vc">in</span></div><div class="t m0 x9 hf y301c ff3 fs5 fc0 sc0 ls0 ws0">to V<span class="fs8 ws198 vc">in</span>∕4096, and the step is V<span class="fs8 ws198 vc">in</span>∕4096.</div><div class="t m0 x9 he y301d ff1 fs1 fc0 sc0 ls0 ws0">30.5.1<span class="_ _b"> </span>DAC data buffer operation</div><div class="t m0 x9 hf y301e ff3 fs5 fc0 sc0 ls0 ws0">When the DAC is enabled and the buffer is not enabled, the DAC module always</div><div class="t m0 x9 hf y301f ff3 fs5 fc0 sc0 ls0 ws0">converts the data in DAT0 to analog output voltage.</div><div class="t m0 x9 hf y3020 ff3 fs5 fc0 sc0 ls0 ws0">When both the DAC and the buffer are enabled, the DAC converts the data in the data</div><div class="t m0 x9 hf y3021 ff3 fs5 fc0 sc0 ls0 ws0">buffer to analog output voltage. The data buffer read pointer advances to the next word</div><div class="t m0 x9 hf y3022 ff3 fs5 fc0 sc0 ls0 ws0">whenever any hardware or software trigger event occurs. Refer to <span class="fc1 ws1a6">Introduction</span> for the</div><div class="t m0 x9 hf y3023 ff3 fs5 fc0 sc0 ls0 ws0">hardware trigger connection.</div><div class="t m0 x9 hf y3024 ff3 fs5 fc0 sc0 ls0 ws0">The data buffer can be configured to operate in Normal mode, Swing mode, or One-Time</div><div class="t m0 x9 hf y3025 ff3 fs5 fc0 sc0 ls0 ws0">Scan mode. When the buffer operation is switched from one mode to another, the read</div><div class="t m0 x9 hf y3026 ff3 fs5 fc0 sc0 ls0 ws0">pointer does not change. The read pointer can be set to any value between 0 and</div><div class="t m0 x9 hf y3027 ff3 fs5 fc0 sc0 ls0 ws0">C2[DACBFUP] by writing C2[DACBFRP].</div><div class="t m0 x9 h1b y3028 ff1 fsc fc0 sc0 ls0 ws0">30.5.1.1<span class="_ _b"> </span>DAC data buffer interrupts</div><div class="t m0 x9 hf y3029 ff3 fs5 fc0 sc0 ls0 ws0">There are several interrupts and associated flags that can be configured for the DAC</div><div class="t m0 x9 hf y302a ff3 fs5 fc0 sc0 ls0 ws0">buffer. SR[DACBFRPBF] is set when the DAC buffer read pointer reaches the DAC</div><div class="t m0 x9 hf y302b ff3 fs5 fc0 sc0 ls0 ws0">buffer upper limit, that is, C2[DACBFRP] = C2[DACBFUP]. SR[DACBFRPTF] is set</div><div class="t m0 x9 hf y302c ff3 fs5 fc0 sc0 ls0 ws0">when the DAC read pointer is equal to the start position, 0.</div><div class="t m0 x6 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 30 12-bit Digital-to-Analog Converter (DAC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>543</div><a class="l" href="#pf219" data-dest-detail='[537,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:425.252000px;bottom:292.617000px;width:69.216000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
