
---------- Begin Simulation Statistics ----------
final_tick                               371669451858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30994                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897916                       # Number of bytes of host memory used
host_op_rate                                    69348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   322.64                       # Real time elapsed on the host
host_tick_rate                               25901768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008357                       # Number of seconds simulated
sim_ticks                                  8356976000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        99631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        202422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       130177                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6679                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       148976                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69805                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       130177                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        60372                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          180210                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17954                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4365                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            718349                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611688                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6875                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1533565                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       791307                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16481781                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.357539                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.596338                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11760305     71.35%     71.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       725047      4.40%     75.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       842537      5.11%     80.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282660      1.71%     82.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554774      3.37%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259627      1.58%     87.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332058      2.01%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191208      1.16%     90.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1533565      9.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16481781                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.671393                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.671393                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12590669                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23444718                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           829791                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2532035                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13474                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        622842                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694833                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1896                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377449                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   728                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              180210                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122186                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15372456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10751544                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1361                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26948                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010782                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1201515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87759                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.643268                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16589148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.430564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.919735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13040928     78.61%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109098      0.66%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213464      1.29%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175659      1.06%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187535      1.13%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           149428      0.90%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           223268      1.35%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            86197      0.52%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2403571     14.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16589148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697604                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18490870                       # number of floating regfile writes
system.switch_cpus.idleCycles                  124782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9211                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138367                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.392188                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10223234                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377449                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          399772                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7710575                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445807                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23283670                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7845785                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18844                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23268941                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4268052                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13474                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4277549                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29474                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       558113                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       203798                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217815                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28929459                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23048289                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606265                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17538915                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.378987                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23104865                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21981008                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2041551                       # number of integer regfile writes
system.switch_cpus.ipc                       0.598303                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.598303                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55587      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3801526     16.32%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          652      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3651      0.02%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          790      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56658      0.24%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5001      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5132      0.02%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           78      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262536     22.60%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10956      0.05%     39.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855529     16.56%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       900262      3.87%     59.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131424      0.56%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6950557     29.85%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247309      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23287788                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21771711                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42633606                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740193                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028847                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1026399                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044075                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13643      1.33%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            708      0.07%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              3      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116930     11.39%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250543     24.41%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87879      8.56%     45.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14632      1.43%     47.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       485780     47.33%     94.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55917      5.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2486889                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     21561356                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2308096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3164091                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23278837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23287788                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       908969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3842                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       608786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16589148                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.403797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.358548                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11122466     67.05%     67.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       714989      4.31%     71.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       740390      4.46%     75.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       647670      3.90%     79.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       898015      5.41%     85.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       709426      4.28%     89.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       781288      4.71%     94.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477141      2.88%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497763      3.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16589148                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.393316                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122413                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   307                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23587                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       114236                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7710575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10732417                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16713930                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4758544                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         192611                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1111994                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2445922                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15090                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68447196                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23362312                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21361698                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2862409                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5173562                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13474                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7842324                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           918523                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762815                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22128118                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           66                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3800278                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38030979                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46439645                       # The number of ROB writes
system.switch_cpus.timesIdled                    1426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        97901                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240099                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          97901                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71905                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68766                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30886                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         71905                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       305213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       305213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 305213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8553792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8553792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8553792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102794                       # Request fanout histogram
system.membus.reqLayer2.occupancy           346126500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          567711250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8356976000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1788                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35651                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82865                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       261568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10497152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10758720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131802                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1975360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           252620                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.387574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154711     61.24%     61.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97909     38.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             252620                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          167338500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177766500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3450000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          849                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17173                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18022                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          849                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17173                       # number of overall hits
system.l2.overall_hits::total                   18022                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1448                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       101339                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102793                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1448                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       101339                       # number of overall misses
system.l2.overall_misses::total                102793                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    118046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10325607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10443653500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    118046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10325607500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10443653500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.630387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.855095                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.850830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.630387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.855095                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.850830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81523.480663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101891.744541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101598.878328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81523.480663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101891.744541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101598.878328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30862                       # number of writebacks
system.l2.writebacks::total                     30862                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       101339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       101339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    103566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9312237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9415803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    103566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9312237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9415803500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.630387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.855095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.850780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.630387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.855095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.850780                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71523.480663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91891.941898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91605.003551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71523.480663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91891.941898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91605.003551                       # average overall mshr miss latency
system.l2.replacements                         131799                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1786                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1786                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1786                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1786                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        65729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         65729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3041733500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3041733500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.866343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98482.597293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98482.597293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2732873500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2732873500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.866343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88482.597293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88482.597293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    118046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.630387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81523.480663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81411.034483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    103566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.630387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.629839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71523.480663                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71523.480663                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        70453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7283874000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7283874000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.850255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.850262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103386.285893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103380.416424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        70453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        70453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6579364000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6579364000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.850255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.850214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93386.569770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93386.569770                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.202110                       # Cycle average of tags in use
system.l2.tags.total_refs                      145623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     238.573352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.076216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.131834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.556785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1768.863923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.116491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.863703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988380                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1461                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2054599                       # Number of tag accesses
system.l2.tags.data_accesses                  2054599                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        92672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6485568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6578624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        92672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1975168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1975168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       101337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        30862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30862                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             30633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11089179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    776066367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             787201495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11089179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11104495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      236349608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236349608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      236349608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            30633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11089179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    776066367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023551103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     30853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    101275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164739250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1870                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1870                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30862                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30862                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3230687250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5156743500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31450.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50200.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23932                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30862                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        93322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.578663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.399414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.414599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78031     83.61%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9295      9.96%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3933      4.21%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1225      1.31%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          460      0.49%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208      0.22%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      0.09%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        93322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.913904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.890695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.373352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1366     73.05%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          474     25.35%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           20      1.07%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.37%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1870                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.458633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1468     78.50%     78.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.12%     79.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              276     14.76%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               86      4.60%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.96%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1870                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6574272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1972992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6578240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1975168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    787.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8356397000                       # Total gap between requests
system.mem_ctrls.avgGap                      62525.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        92672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6481600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1972992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11089178.669413432479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 775591553.691191673279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236089226.533616930246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       101337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        30862                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     43986250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5112757250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201448326750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30377.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50453.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6527390.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            343919520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            182767200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           388187520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           86745960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3756053760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46060320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5463243000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.734437                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     89048750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7988936250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            322492380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            171389790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           345254700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           74176200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     659508720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3726972930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         69855360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5369650080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.535061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    153555000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    278980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7924430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8356965000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119599                       # number of overall hits
system.cpu.icache.overall_hits::total         1119607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2587                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2585                       # number of overall misses
system.cpu.icache.overall_misses::total          2587                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    146067999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146067999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    146067999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146067999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56505.995745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56462.311171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56505.995745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56462.311171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          926                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1788                       # number of writebacks
system.cpu.icache.writebacks::total              1788                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    130493499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130493499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    130493499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130493499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56736.303913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56736.303913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56736.303913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56736.303913                       # average overall mshr miss latency
system.cpu.icache.replacements                   1788                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2587                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    146067999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146067999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56505.995745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56462.311171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    130493499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130493499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56736.303913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56736.303913                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.713568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008190                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2246690                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2246690                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9168873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9168877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9186786                       # number of overall hits
system.cpu.dcache.overall_hits::total         9186790                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       177593                       # number of overall misses
system.cpu.dcache.overall_misses::total        177597                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15216071864                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15216071864                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15216071864                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15216071864                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9342673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9342681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9364379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9364387                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018965                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87549.320276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87547.305378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85679.457321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85677.527571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2076542                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.907981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45504                       # number of writebacks
system.cpu.dcache.writebacks::total             45504                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56883                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118515                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10545933864                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10545933864                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10690468864                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10690468864                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012656                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90200.175030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90200.175030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90203.508957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90203.508957                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117490                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6976579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6976583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138128                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138132                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12033551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12033551500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7114707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7114715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87118.842668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87116.319897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7399278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7399278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91053.468368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91053.468368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3182520364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3182520364                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89216.202175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89216.202175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3146655864                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3146655864                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88255.339205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88255.339205                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3793                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3793                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    144535000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    144535000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073620                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90447.434293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90447.434293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669451858500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022834                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8894428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.703702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18847288                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18847288                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371692419911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898052                       # Number of bytes of host memory used
host_op_rate                                    92740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   968.37                       # Real time elapsed on the host
host_tick_rate                               23718244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022968                       # Number of seconds simulated
sim_ticks                                 22968052500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       272177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104906                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1912                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120189                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84559                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104906                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20347                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136562                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591030                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989378                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1912                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4658966                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400555                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     45729505                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.474583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.682966                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31689177     69.30%     69.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2047540      4.48%     73.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2493871      5.45%     79.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       781252      1.71%     80.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1689039      3.69%     84.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       778260      1.70%     86.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1006057      2.20%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       585343      1.28%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4658966     10.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     45729505                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.531203                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.531203                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      34374723                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308284                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2206769                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7480192                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17732                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1833231                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356628                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103359                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136562                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250748                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              42610935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409591                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002973                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3283980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99919                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.683767                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     45912647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.522336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.991969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35489163     77.30%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           308970      0.67%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           645448      1.41%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           509607      1.11%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           524968      1.14%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           427675      0.93%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           653747      1.42%     83.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219509      0.48%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7133560     15.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     45912647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107968756                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519069                       # number of floating regfile writes
system.switch_cpus.idleCycles                   23458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1913                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111117                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.510089                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30915127                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103359                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1065254                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366214                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254723                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118106                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23811768                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11945                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69367620                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11765988                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17732                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11793958                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82400                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1725604                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          717                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412814                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499998                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          717                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            2                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86698409                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763469                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606036                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52542316                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.496937                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891304                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63853562                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035880                       # number of integer regfile writes
system.switch_cpus.ipc                       0.653081                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.653081                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712173     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430961     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007067     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2281541      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283447      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21534186     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820039      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69379565                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67527530                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132228761                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334187                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005710                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3133213                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045160                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1444      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       366039     11.68%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       786147     25.09%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269696      8.61%     45.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34822      1.11%     46.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1509187     48.17%     94.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       165878      5.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4862353                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55577319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5799260                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69379565                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1090                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       785495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     45912647                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.511121                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.422265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29767849     64.84%     64.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2064180      4.50%     69.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2122678      4.62%     73.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1886461      4.11%     78.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2684254      5.85%     83.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2109660      4.59%     88.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2334226      5.08%     93.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1426738      3.11%     96.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1516601      3.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     45912647                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.510349                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250748                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        73628                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       292916                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366214                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31838222                       # number of misc regfile reads
system.switch_cpus.numCycles                 45936105                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13043547                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         492354                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3044049                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7170322                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         39504                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777535                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179429                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705583                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8452067                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13515672                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17732                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21355252                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532762                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118221                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482846                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11323847                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109703379                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848206                       # The number of ROB writes
system.switch_cpus.timesIdled                     314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       264253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666552                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         264253                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             193992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        79477                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192700                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78238                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        193992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       816637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       816637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 816637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22509248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22509248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22509248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            272230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  272230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              272230                       # Request fanout histogram
system.membus.reqLayer2.occupancy           917874000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1507374750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22968052500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       213972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          468124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29915904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29958912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          349155                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5086528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           682430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.387224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 418177     61.28%     61.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 264253     38.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             682430                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          468107000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499411999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            505497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          145                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        60902                       # number of demand (read+write) hits
system.l2.demand_hits::total                    61047                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          145                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        60902                       # number of overall hits
system.l2.overall_hits::total                   61047                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          191                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       272037                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272228                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          191                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       272037                       # number of overall misses
system.l2.overall_misses::total                272228                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     17747500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  27675915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27693662500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     17747500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  27675915000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27693662500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332939                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333275                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332939                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333275                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.568452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.817078                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.816827                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.568452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.817078                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.816827                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92918.848168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101735.848432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101729.662268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92918.848168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101735.848432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101729.662268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               79477                       # number of writebacks
system.l2.writebacks::total                     79477                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       272037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       272037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     15837500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  24955525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24971362500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     15837500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  24955525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24971362500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.568452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.817078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816827                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.568452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.817078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.816827                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82918.848168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91735.774913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91729.588801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82918.848168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91735.774913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91729.588801                       # average overall mshr miss latency
system.l2.replacements                         349155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       134495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           134495                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       134495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       134495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       187275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        187275                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        78238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7696174000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7696174000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.847879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98368.746645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98368.746645                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        78238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6913794000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6913794000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.847879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88368.746645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88368.746645                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     17747500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17747500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.568452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.568452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92918.848168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92918.848168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     15837500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15837500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.568452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82918.848168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82918.848168                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        46865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       193799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          193799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19979741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19979741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.805268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.805268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103095.170770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103095.170770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       193799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       193799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18041731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18041731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.805268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.805268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93095.067570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93095.067570                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      508016                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    351203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.446502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     289.057625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.779244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1758.163131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.858478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          949                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5681571                       # Number of tag accesses
system.l2.tags.data_accesses                  5681571                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22968052500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17410496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17422720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5086528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5086528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       272039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              272230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        79477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              79477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       532218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    758031009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             758563226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       532218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           532218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221461005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221461005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221461005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       532218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    758031009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            980024231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     79477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    271865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              550186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              74813                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      272230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      79477                       # Number of write requests accepted
system.mem_ctrls.readBursts                    272230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    79477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4870                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8590527000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1360280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13691577000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31576.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50326.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61006                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                272230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       253037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.915123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.377371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.686995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       212974     84.17%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26054     10.30%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9038      3.57%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2990      1.18%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1172      0.46%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          541      0.21%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          180      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       253037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.798539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.132273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.303765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             18      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           116      2.42%      2.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           406      8.48%     11.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           745     15.55%     26.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           777     16.22%     43.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           577     12.05%     55.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           498     10.40%     65.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           385      8.04%     73.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           375      7.83%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           294      6.14%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           245      5.11%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          193      4.03%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           90      1.88%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           39      0.81%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.19%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           16      0.33%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.592067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3557     74.26%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      1.59%     75.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              802     16.74%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              277      5.78%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      1.40%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17411584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5086464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17422720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5086528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       758.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    758.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22968263000                       # Total gap between requests
system.mem_ctrls.avgGap                      65305.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        12224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17399360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5086464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 532217.522578372736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 757546161.129682183266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221458218.976119130850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       272039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        79477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7965000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  13683612000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 559319630000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41701.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50300.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7037503.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            930127800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            494397420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1007318340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          211759740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1813188000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10301554710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144738720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14903084730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.861488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    292156000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    767000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21908896500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            876484980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            465877995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           935161500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          203104980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1813188000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10305486570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        141427680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14740731705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.792843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    283702500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    767000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21917350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31325017500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370007                       # number of overall hits
system.cpu.icache.overall_hits::total         4370015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2925                       # number of overall misses
system.cpu.icache.overall_misses::total          2927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    166551499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166551499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    166551499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166551499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56940.683419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56901.776221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56940.683419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56901.776221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          926                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2124                       # number of writebacks
system.cpu.icache.writebacks::total              2124                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          289                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150308999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150308999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57021.623293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57021.623293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57021.623293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57021.623293                       # average overall mshr miss latency
system.cpu.icache.replacements                   2124                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    166551499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166551499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56940.683419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56901.776221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150308999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150308999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57021.623293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57021.623293                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.039793                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372653                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1657.563685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.039765                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748522                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37014713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37014717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37074993                       # number of overall hits
system.cpu.dcache.overall_hits::total        37074997                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       661793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       675055                       # number of overall misses
system.cpu.dcache.overall_misses::total        675059                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56168378976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56168378976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56168378976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56168378976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37676506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37676514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37750048                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37750056                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017882                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017882                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84873.032770                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84872.519785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83205.633579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83205.140552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7755723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.848752                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       179999                       # number of writebacks
system.cpu.dcache.writebacks::total            179999                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       215780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       215780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       215780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       215780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451454                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39035254476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39035254476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39522678976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39522678976                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011838                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87520.441054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87520.441054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87545.306888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87545.306888                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450431                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28160006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28160010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       533783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        533787                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  44907379500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44907379500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28693789                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28693797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84130.404116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84129.773674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       215699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       215699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27903129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27903129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87722.516694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87722.516694                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11260999476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11260999476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87969.685775                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87969.685775                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11132125476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11132125476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87017.998077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87017.998077                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60280                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13262                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13262                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.180332                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.180332                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5441                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5441                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    487424500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    487424500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073985                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073985                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89583.624334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89583.624334                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371692419911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.086109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37526455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.123357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.086105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75951567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75951567                       # Number of data accesses

---------- End Simulation Statistics   ----------
