
---------- Begin Simulation Statistics ----------
final_tick                               1851014263203                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 502161                       # Simulator instruction rate (inst/s)
host_mem_usage                               10747272                       # Number of bytes of host memory used
host_op_rate                                   942027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3656.90                       # Real time elapsed on the host
host_tick_rate                              506170947                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1836351675                       # Number of instructions simulated
sim_ops                                    3444894174                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.851014                       # Number of seconds simulated
sim_ticks                                1851014263203                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5558601391                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5558601391                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        180196700                       # Number of branches fetched
system.cpu1.committedInsts                  836351674                       # Number of instructions committed
system.cpu1.committedOps                   1544891122                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  200452085                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          319                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  133228830                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1932                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1184759518                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5558601391                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5558601391                       # Number of busy cycles
system.cpu1.num_cc_register_reads           919023160                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          461558129                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    146787442                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              18286727                       # Number of float alu accesses
system.cpu1.num_fp_insts                     18286727                       # number of float instructions
system.cpu1.num_fp_register_reads            16355179                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           11594464                       # number of times the floating registers were written
system.cpu1.num_func_calls                   13549724                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1526978301                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1526978301                       # number of integer instructions
system.cpu1.num_int_register_reads         3031547740                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1217949723                       # number of times the integer registers were written
system.cpu1.num_load_insts                  200452039                       # Number of load instructions
system.cpu1.num_mem_refs                    333680864                       # number of memory refs
system.cpu1.num_store_insts                 133228825                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             11352609      0.73%      0.73% # Class of executed instruction
system.cpu1.op_class::IntAlu               1187786222     76.88%     77.62% # Class of executed instruction
system.cpu1.op_class::IntMult                 2106878      0.14%     77.76% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3119496      0.20%     77.96% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2827417      0.18%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.14% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  837651      0.05%     78.20% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.20% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  378778      0.02%     78.22% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2338553      0.15%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             241331      0.02%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              33862      0.00%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.39% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.40% # Class of executed instruction
system.cpu1.op_class::MemRead               196810092     12.74%     91.14% # Class of executed instruction
system.cpu1.op_class::MemWrite              126927168      8.22%     99.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3641947      0.24%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6301657      0.41%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1544891122                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  534                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5791474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11845997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     91013678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    182028297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1625                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5968330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        79462                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5712012                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86193                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5968330                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17900520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17900520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17900520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    392575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    392575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               392575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6054523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6054523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6054523                       # Request fanout histogram
system.membus.reqLayer4.occupancy         20092114363                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32404868017                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37984977                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37984977                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37984977                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37984977                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83852.046358                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83852.046358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83852.046358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83852.046358                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37683279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37683279                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37683279                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37683279                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83186.046358                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83186.046358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83186.046358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83186.046358                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37984977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37984977                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83852.046358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83852.046358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37683279                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37683279                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83186.046358                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83186.046358                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.393249                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.393249                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 593909061768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 593909061768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 593909061768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 593909061768                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47501.244841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47501.244841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47501.244841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47501.244841                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2130                       # number of writebacks
system.cpu0.dcache.writebacks::total             2130                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 585582049782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 585582049782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 585582049782                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 585582049782                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 46835.244841                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46835.244841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 46835.244841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46835.244841                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 593867763774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 593867763774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 47502.041185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47502.041185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 585541470402                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 585541470402                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 46836.041185                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46836.041185                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     41297994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41297994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38274.322521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38274.322521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     40579380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40579380                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37608.322521                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37608.322521                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1184614066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1184614066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1184614066                       # number of overall hits
system.cpu1.icache.overall_hits::total     1184614066                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       145452                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        145452                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       145452                       # number of overall misses
system.cpu1.icache.overall_misses::total       145452                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1708134822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1708134822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1708134822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1708134822                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1184759518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1184759518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1184759518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1184759518                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000123                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000123                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11743.632415                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11743.632415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11743.632415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11743.632415                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       144940                       # number of writebacks
system.cpu1.icache.writebacks::total           144940                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       145452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       145452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       145452                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       145452                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1611263790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1611263790                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1611263790                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1611263790                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 11077.632415                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11077.632415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 11077.632415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11077.632415                       # average overall mshr miss latency
system.cpu1.icache.replacements                144940                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1184614066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1184614066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       145452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       145452                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1708134822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1708134822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1184759518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1184759518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11743.632415                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11743.632415                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       145452                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       145452                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1611263790                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1611263790                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 11077.632415                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11077.632415                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.984831                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1184759518                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           145452                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8145.364230                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.984831                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       9478221596                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      9478221596                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    255315222                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       255315222                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    255315222                       # number of overall hits
system.cpu1.dcache.overall_hits::total      255315222                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     78365693                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      78365693                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     78365693                       # number of overall misses
system.cpu1.dcache.overall_misses::total     78365693                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 890313245217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 890313245217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 890313245217                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 890313245217                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    333680915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    333680915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    333680915                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    333680915                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.234852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.234852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.234852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.234852                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11361.007746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11361.007746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11361.007746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11361.007746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     48226634                       # number of writebacks
system.cpu1.dcache.writebacks::total         48226634                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     78365693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     78365693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     78365693                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     78365693                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 838121693679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 838121693679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 838121693679                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 838121693679                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.234852                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.234852                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.234852                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.234852                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10695.007746                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10695.007746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10695.007746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10695.007746                       # average overall mshr miss latency
system.cpu1.dcache.replacements              78365685                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    143322351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      143322351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     57129734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     57129734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 650479751451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 650479751451                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    200452085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    200452085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.285004                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.285004                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11386.010505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11386.010505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     57129734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     57129734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 612431348607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 612431348607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.285004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.285004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10720.010505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10720.010505                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    111992871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     111992871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21235959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21235959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 239833493766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 239833493766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    133228830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    133228830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.159395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.159395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11293.744434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11293.744434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     21235959                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     21235959                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 225690345072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 225690345072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.159395                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.159395                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 10627.744434                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10627.744434                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          333680915                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         78365693                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.257997                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2747813013                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2747813013                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6544510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              143944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            78271641                       # number of demand (read+write) hits
system.l2.demand_hits::total                 84960096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6544510                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             143944                       # number of overall hits
system.l2.overall_hits::.cpu1.data           78271641                       # number of overall hits
system.l2.overall_hits::total                84960096                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5958511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             94052                       # number of demand (read+write) misses
system.l2.demand_misses::total                6054523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5958511                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1508                       # number of overall misses
system.l2.overall_misses::.cpu1.data            94052                       # number of overall misses
system.l2.overall_misses::total               6054523                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37214082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 511904260656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    123750792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   7950726315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     520015951845                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37214082                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 511904260656                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    123750792                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   7950726315                       # number of overall miss cycles
system.l2.overall_miss_latency::total    520015951845                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          145452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        78365693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             91014619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         145452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       78365693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            91014619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.476566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.010368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.476566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.010368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82332.039823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85911.440065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82062.859416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84535.430560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85888.839112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82332.039823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85911.440065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82062.859416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84535.430560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85888.839112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               79462                       # number of writebacks
system.l2.writebacks::total                     79462                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5958511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        94052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6054523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5958511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        94052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6054523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34129203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 471230267061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113458089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7308700929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 478686555282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34129203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 471230267061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113458089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7308700929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 478686555282                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.476566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.010368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066523                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.476566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.010368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066523                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75507.086283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79085.239091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75237.459549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77709.149502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79062.637186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75507.086283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79085.239091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75237.459549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77709.149502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79062.637186                       # average overall mshr miss latency
system.l2.replacements                        5792840                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     48228764                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         48228764                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     48228764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     48228764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       144980                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           144980                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       144980                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       144980                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          259                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           259                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         21150145                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              21150845                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            379                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          85814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86193                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     32395905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7251969438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7284365343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     21235959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21237038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.351251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85477.321900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84507.999138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84512.261355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          379                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        85814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     29807067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6666168934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6695976001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.351251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004041                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78646.614776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77681.601300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77685.844570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        143944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             143945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37214082                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    123750792                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160964874                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       145452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.010368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82332.039823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82062.859416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82124.935714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34129203                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113458089                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147587292                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.010368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75507.086283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75237.459549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75299.638776                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6543810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     57121496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          63665306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5958132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8238                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5966370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 511871864751                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    698756877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 512570621628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     57129734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      69631676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.476577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85911.467680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84821.179534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85909.962277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5958132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5966370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 471200459994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    642531995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 471842991989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.476577                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79085.266992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77996.114955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79083.763157                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258652.797624                       # Cycle average of tags in use
system.l2.tags.total_refs                   182028038                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6054981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.062528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.277695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       28.235907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    254651.514495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       98.629819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     3856.139706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.971418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986682                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       230508                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2918507733                       # Number of tag accesses
system.l2.tags.data_accesses               2918507733                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     381344704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6019328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          387489472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        96512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        125440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5085568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5085568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5958511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          94052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6054523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        79462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              79462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        206019322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            52140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3251908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             209338998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        52140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            67768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2747449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2747449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2747449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       206019322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           52140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3251908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212086448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     79452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5958507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     93396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020389521752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12662419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75028                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6054523                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      79462                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6054523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    79462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            188848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            188871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            188996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            189042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            189160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            188852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            189119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            188564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            189301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           188952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           189270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           189311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           188960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           189406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           189646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           189002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           189304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           189829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           188675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           189415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           189309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           189331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           188484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           190010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           189468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           189051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           189012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           189607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             2482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             2483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             2477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             2475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             2491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             2459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             2458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             2465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             2451                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 129348925992                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20171471516                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            235243097588                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21366.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38858.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6054523                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6031629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6133256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      6133256    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6133256                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1368.303119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1014.018178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3483.466395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         4363     98.62%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           60      1.36%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::221184-225279            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.945976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.942818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.324620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              119      2.69%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.05%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4302     97.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              387447232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5081152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               387489472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5085568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       209.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    209.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1851014131335                       # Total gap between requests
system.mem_ctrls.avgGap                     301763.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    381344448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        96512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5977344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5081152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15628.188596420057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 206019183.958161711693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 52140.062839383732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3229226.332193025853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2745063.666450392921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5958511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        94052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        79462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15963559                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 231638009320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52803299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3536321410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 100669499919748                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35317.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38875.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35015.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37599.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1266888574.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4784355811.872997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8446228144.795943                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8306904604.551414                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       93449285.328001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     160678574217.695312                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     83804226513.471024                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     546316361273.790710                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       812430099851.269287                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        438.910772                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1627712559515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  83209350000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 140092353688                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4779696396.384995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8438002484.376538                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8298250747.479346                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       93843247.680001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     160678574217.695312                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     83757836998.703049                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     546348386522.560913                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       812394590614.637451                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        438.891589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1627852793919                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  83209350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 139952119284                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1851014263203                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69777581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     48308226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       144980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        48353312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21237038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21237038                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145905                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     69631676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       435844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    235097071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             273042916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800329664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     18585088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8101908928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8920855232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5792840                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5085568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         96807459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004097                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               96805834    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1625      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           96807459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        92832336405                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       78287350215                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         145306548                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12519008891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
