<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-18392</identifier><datestamp>2016-01-15T10:51:19Z</datestamp><dc:title>Enhanced Ge n(+)/p Junction Performance Using Cryogenic Phosphorus Implantation</dc:title><dc:creator>BHATT, P</dc:creator><dc:creator>SWARNKAR, P</dc:creator><dc:creator>MISRA, A</dc:creator><dc:creator>BISWAS, J</dc:creator><dc:creator>HATEM, C</dc:creator><dc:creator>NAINANI, A</dc:creator><dc:creator>LODHA, S</dc:creator><dc:subject>Cryogenic implantation</dc:subject><dc:subject>germanium</dc:subject><dc:subject>MOSFET</dc:subject><dc:subject>phosphorus</dc:subject><dc:description>In this paper, we present a detailed study of temperature-based ion implantation of phosphorus dopants in Ge for varying dose and anneal conditions through fabricated n(+)/p junctions and n-type MOSFETs (nMOSFETs). In comparison with room temperature (RT) (25 degrees C) and hot (400 degrees C) implantation, cryogenic (-100 degrees C) implantation with a dose of 2.2e15 cm(-2) followed by a (400 degrees C) rapid thermal annealing leads to 1) lower junction leakage with higher activation energy and 2) lower sheet resistance with higher dopant activation and shallower junction depth. Gate-last Ge nMOSFETs fabricated using cryogenic implanted n(+)/p source/drain junction (2.2e15 cm(-2)) exhibit lower OFF-current (upto 5x) and higher ON-current compared with RT (25 degrees C) and hot (400 degrees C) implanted nMOSFETs. This paper demonstrates that cryogenic implantation (-100 degrees C) can enable high-performance Ge nMOSFETs by alleviating the problems of lower activation and high diffusion of phosphorus in Ge.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2016-01-15T10:51:19Z</dc:date><dc:date>2016-01-15T10:51:19Z</dc:date><dc:date>2015</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 62(1)69-74</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>1557-9646</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/18392</dc:identifier><dc:language>en</dc:language></oai_dc:dc>