--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml FPGA_TOP_ML505.twx FPGA_TOP_ML505.ncd -o FPGA_TOP_ML505.twr
FPGA_TOP_ML505.pcf

Design file:              FPGA_TOP_ML505.ncd
Physical constraint file: FPGA_TOP_ML505.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4258330 paths analyzed, 2124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.610ns.
--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo17_RAMA (SLICE_X40Y86.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (3.006ns logic, 6.487ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.474ns (2.987ns logic, 6.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo17_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (1.187 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (2.691ns logic, 6.761ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo17_RAMB (SLICE_X40Y86.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (3.006ns logic, 6.487ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.474ns (2.987ns logic, 6.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo17_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (1.187 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (2.691ns logic, 6.761ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo17_RAMC (SLICE_X40Y86.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (3.006ns logic, 6.487ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.474ns (2.987ns logic, 6.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo17_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (1.187 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (2.691ns logic, 6.761ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo17_RAMD (SLICE_X40Y86.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (3.006ns logic, 6.487ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo17_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (1.187 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo17_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.474ns (2.987ns logic, 6.487ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo17_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (1.187 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo17_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X49Y80.D2      net (fanout=16)       0.857   cf/_and0000_0
    SLICE_X49Y80.D       Tilo                  0.094   cf/write_ctrl
                                                       cf/write_ctrl
    SLICE_X40Y86.CE      net (fanout=3)        1.569   cf/write_ctrl
    SLICE_X40Y86.CLK     Tceck                 0.501   cf/N119
                                                       cf/Mram_fifo17_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (2.691ns logic, 6.761ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point cf/wa_1_1 (SLICE_X42Y73.D3), 34011 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/wa_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.304ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.154 - 0.142)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/wa_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y76.A2      net (fanout=16)       0.801   cf/wa_or0000
    SLICE_X47Y76.A       Tilo                  0.094   cf/wa<7>
                                                       cf/wa_1_rstpot
    SLICE_X42Y73.D3      net (fanout=2)        0.774   cf/wa_1_rstpot
    SLICE_X42Y73.CLK     Tas                   0.020   cf/wa_1_1
                                                       cf/wa_1_rstpot_rt
                                                       cf/wa_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (2.735ns logic, 6.569ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/wa_5_1 (FF)
  Destination:          cf/wa_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.246ns (Levels of Logic = 10)
  Clock Path Skew:      -0.038ns (0.513 - 0.551)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/wa_5_1 to cf/wa_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.BQ      Tcko                  0.450   cf/wa_5_1
                                                       cf/wa_5_1
    SLICE_X38Y74.C1      net (fanout=5)        1.092   cf/wa_5_1
    SLICE_X38Y74.COUT    Topcyc                0.423   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<2>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y76.A2      net (fanout=16)       0.801   cf/wa_or0000
    SLICE_X47Y76.A       Tilo                  0.094   cf/wa<7>
                                                       cf/wa_1_rstpot
    SLICE_X42Y73.D3      net (fanout=2)        0.774   cf/wa_1_rstpot
    SLICE_X42Y73.CLK     Tas                   0.020   cf/wa_1_1
                                                       cf/wa_1_rstpot_rt
                                                       cf/wa_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.246ns (2.649ns logic, 6.597ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/wa_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.285ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.154 - 0.142)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/wa_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y76.A2      net (fanout=16)       0.801   cf/wa_or0000
    SLICE_X47Y76.A       Tilo                  0.094   cf/wa<7>
                                                       cf/wa_1_rstpot
    SLICE_X42Y73.D3      net (fanout=2)        0.774   cf/wa_1_rstpot
    SLICE_X42Y73.CLK     Tas                   0.020   cf/wa_1_1
                                                       cf/wa_1_rstpot_rt
                                                       cf/wa_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.285ns (2.716ns logic, 6.569ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point cf/wa_8_1 (SLICE_X47Y75.AX), 34018 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/wa_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.491 - 0.528)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/wa_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y78.C2      net (fanout=16)       0.799   cf/wa_or0000
    SLICE_X47Y78.C       Tilo                  0.094   cf/wa<9>
                                                       cf/wa_8_rstpot
    SLICE_X47Y75.AX      net (fanout=1)        0.626   cf/wa_8_rstpot
    SLICE_X47Y75.CLK     Tdick                -0.008   cf/wa_8_1
                                                       cf/wa_8_1
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (2.707ns logic, 6.419ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/wa_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.491 - 0.528)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/wa_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y78.C2      net (fanout=16)       0.799   cf/wa_or0000
    SLICE_X47Y78.C       Tilo                  0.094   cf/wa<9>
                                                       cf/wa_8_rstpot
    SLICE_X47Y75.AX      net (fanout=1)        0.626   cf/wa_8_rstpot
    SLICE_X47Y75.CLK     Tdick                -0.008   cf/wa_8_1
                                                       cf/wa_8_1
    -------------------------------------------------  ---------------------------
    Total                                      9.107ns (2.688ns logic, 6.419ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/wa_5_1 (FF)
  Destination:          cf/wa_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.141 - 0.174)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/wa_5_1 to cf/wa_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.BQ      Tcko                  0.450   cf/wa_5_1
                                                       cf/wa_5_1
    SLICE_X38Y74.C1      net (fanout=5)        1.092   cf/wa_5_1
    SLICE_X38Y74.COUT    Topcyc                0.423   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<2>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.BMUX    Tcinb                 0.335   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X43Y76.D1      net (fanout=1)        1.008   cf/full_addsub0001<9>
    SLICE_X43Y76.D       Tilo                  0.094   cf/wa_or0000221
                                                       cf/wa_or0000221
    SLICE_X55Y79.AX      net (fanout=3)        1.240   cf/wa_or0000221
    SLICE_X55Y79.AMUX    Taxa                  0.313   Reset
                                                       cf/wa_or0000260_SW2
    SLICE_X47Y79.A6      net (fanout=1)        0.742   N26
    SLICE_X47Y79.A       Tilo                  0.094   cf/wa<15>
                                                       cf/wa_or0000
    SLICE_X47Y78.C2      net (fanout=16)       0.799   cf/wa_or0000
    SLICE_X47Y78.C       Tilo                  0.094   cf/wa<9>
                                                       cf/wa_8_rstpot
    SLICE_X47Y75.AX      net (fanout=1)        0.626   cf/wa_8_rstpot
    SLICE_X47Y75.CLK     Tdick                -0.008   cf/wa_8_1
                                                       cf/wa_8_1
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (2.621ns logic, 6.447ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo28_RAMA (SLICE_X52Y90.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (3.006ns logic, 5.988ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (2.987ns logic, 5.988ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo28_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.179ns (1.101 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.691ns logic, 6.262ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo28_RAMB (SLICE_X52Y90.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (3.006ns logic, 5.988ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (2.987ns logic, 5.988ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo28_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.179ns (1.101 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo28_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.691ns logic, 6.262ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo28_RAMC (SLICE_X52Y90.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (3.006ns logic, 5.988ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (2.987ns logic, 5.988ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo28_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.179ns (1.101 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo28_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.691ns logic, 6.262ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point cf/Mram_fifo28_RAMD (SLICE_X52Y90.CE), 16909 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.994ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.509   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lut<0>
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (3.006ns logic, 5.988ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_0_1 (FF)
  Destination:          cf/Mram_fifo28_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.168ns (1.101 - 1.269)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_0_1 to cf/Mram_fifo28_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   cf/ra_2_1
                                                       cf/ra_0_1
    SLICE_X38Y74.A1      net (fanout=3)        1.064   cf/ra_0_1
    SLICE_X38Y74.COUT    Topcya                0.490   cf/wa_3_1
                                                       cf/Mcompar_size_cmp_ge0000_lutdi
                                                       cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   cf/Mcompar_size_cmp_ge0000_cy<3>
    SLICE_X38Y75.DMUX    Tcind                 0.330   cf/size_cmp_ge0000
                                                       cf/Mcompar_size_cmp_ge0000_cy<7>
    SLICE_X41Y74.D1      net (fanout=20)       0.940   cf/size_cmp_ge0000
    SLICE_X41Y74.COUT    Topcyd                0.392   cf/Madd_full_addsub0001_cy<3>
                                                       cf/size<3>1
                                                       cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<3>
    SLICE_X41Y75.COUT    Tbyp                  0.104   cf/ra_8_1
                                                       cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<7>
    SLICE_X41Y76.COUT    Tbyp                  0.104   cf/Madd_full_addsub0001_cy<11>
                                                       cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CIN     net (fanout=1)        0.000   cf/Madd_full_addsub0001_cy<11>
    SLICE_X41Y77.CMUX    Tcinc                 0.334   cf/full_addsub0001<15>
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (2.987ns logic, 5.988ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cf/ra_4_1 (FF)
  Destination:          cf/Mram_fifo28_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.179ns (1.101 - 1.280)
  Source Clock:         Clock rising at 0.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cf/ra_4_1 to cf/Mram_fifo28_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y74.DQ      Tcko                  0.471   cf/ra_4_1
                                                       cf/ra_4_1
    SLICE_X42Y74.A1      net (fanout=3)        0.904   cf/ra_4_1
    SLICE_X42Y74.COUT    Topcya                0.509   cf/Msub_size_addsub0000_cy<7>
                                                       cf/Msub_size_addsub0000_lut<4>
                                                       cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.CIN     net (fanout=1)        0.000   cf/Msub_size_addsub0000_cy<7>
    SLICE_X42Y75.DMUX    Tcind                 0.402   cf/Msub_size_addsub0000_cy<11>
                                                       cf/Msub_size_addsub0000_cy<11>
    SLICE_X43Y75.B5      net (fanout=5)        0.397   cf/Madd_size_addsub0001_lut<11>
    SLICE_X43Y75.B       Tilo                  0.094   cf/size<15>
                                                       cf/size<13>11_SW0
    SLICE_X41Y77.C1      net (fanout=2)        0.977   N18
    SLICE_X41Y77.CMUX    Topcc                 0.432   cf/full_addsub0001<15>
                                                       cf/size<14>11
                                                       cf/Madd_full_addsub0001_cy<15>
    SLICE_X43Y77.A1      net (fanout=1)        0.850   cf/full_addsub0001<14>
    SLICE_X43Y77.A       Tilo                  0.094   cf/empty143
                                                       cf/wa_or000025
    SLICE_X48Y79.A3      net (fanout=3)        1.207   cf/wa_or000025
    SLICE_X48Y79.A       Tilo                  0.094   cf/ra<3>
                                                       cf/_and000011
    SLICE_X52Y81.A3      net (fanout=16)       0.883   cf/_and0000_0
    SLICE_X52Y81.A       Tilo                  0.094   cf/write_ctrl10
                                                       cf/write_ctrl11
    SLICE_X52Y90.CE      net (fanout=3)        1.044   cf/write_ctrl11
    SLICE_X52Y90.CLK     Tceck                 0.501   cf/N185
                                                       cf/Mram_fifo28_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      8.953ns (2.691ns logic, 6.262ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/BitCounter_3 (SLICE_X53Y70.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uatransmit/BitCounter_2 (FF)
  Destination:          uart/uatransmit/BitCounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.443 - 0.413)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uatransmit/BitCounter_2 to uart/uatransmit/BitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.AQ      Tcko                  0.414   uart/uatransmit/BitCounter<2>
                                                       uart/uatransmit/BitCounter_2
    SLICE_X53Y70.B6      net (fanout=10)       0.287   uart/uatransmit/BitCounter<2>
    SLICE_X53Y70.CLK     Tah         (-Th)     0.196   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/Mcount_BitCounter_xor<3>11
                                                       uart/uatransmit/BitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.218ns logic, 0.287ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/uatransmit/TXShift_5 (SLICE_X50Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uatransmit/TXShift_6 (FF)
  Destination:          uart/uatransmit/TXShift_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uatransmit/TXShift_6 to uart/uatransmit/TXShift_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.414   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_6
    SLICE_X50Y83.A6      net (fanout=1)        0.267   uart/uatransmit/TXShift<6>
    SLICE_X50Y83.CLK     Tah         (-Th)     0.197   uart/uatransmit/TXShift<7>
                                                       uart/uatransmit/TXShift_mux0000<5>1
                                                       uart/uatransmit/TXShift_5
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.217ns logic, 0.267ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point cf/wa_10 (SLICE_X47Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cf/wa_10 (FF)
  Destination:          cf/wa_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cf/wa_10 to cf/wa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.AQ      Tcko                  0.414   cf/wa<9>
                                                       cf/wa_10
    SLICE_X47Y78.A6      net (fanout=8)        0.274   cf/wa<10>
    SLICE_X47Y78.CLK     Tah         (-Th)     0.197   cf/wa<9>
                                                       cf/wa_10_rstpot
                                                       cf/wa_10
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].ED.ED/Register/Out_1 (SLICE_X64Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetParse/BP[0].ED.ED/Register/Out_0 (FF)
  Destination:          resetParse/BP[0].ED.ED/Register/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetParse/BP[0].ED.ED/Register/Out_0 to resetParse/BP[0].ED.ED/Register/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y72.AQ      Tcko                  0.433   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_0
    SLICE_X64Y72.BX      net (fanout=6)        0.302   resetParse/BP[0].ED.ED/Register/Out<0>
    SLICE_X64Y72.CLK     Tckdi       (-Th)     0.242   resetParse/BP[0].ED.ED/Register/Out<2>
                                                       resetParse/BP[0].ED.ED/Register/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.191ns logic, 0.302ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point uart/txreg/Out_0 (SLICE_X49Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/uatransmit/BitCounter_3 (FF)
  Destination:          uart/txreg/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.430 - 0.412)
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart/uatransmit/BitCounter_3 to uart/txreg/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y70.BQ      Tcko                  0.414   uart/uatransmit/BitCounter<3>
                                                       uart/uatransmit/BitCounter_3
    SLICE_X49Y70.A6      net (fanout=9)        0.296   uart/uatransmit/BitCounter<3>
    SLICE_X49Y70.CLK     Tah         (-Th)     0.197   uart/txreg/Out<0>
                                                       uart/uatransmit/SOut1
                                                       uart/txreg/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.217ns logic, 0.296ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point cf/wa_14 (SLICE_X44Y78.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cf/wa_14 (FF)
  Destination:          cf/wa_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cf/wa_14 to cf/wa_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y78.CQ      Tcko                  0.433   cf/wa<14>
                                                       cf/wa_14
    SLICE_X44Y78.C6      net (fanout=8)        0.307   cf/wa<14>
    SLICE_X44Y78.CLK     Tah         (-Th)     0.217   cf/wa<14>
                                                       cf/wa_14_rstpot
                                                       cf/wa_14
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.216ns logic, 0.307ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_3 (SLICE_X90Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetParse/BP[0].D/CntReg/Out_2 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetParse/BP[0].D/CntReg/Out_2 to resetParse/BP[0].D/CntReg/Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y49.CQ      Tcko                  0.414   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/CntReg/Out_2
    SLICE_X90Y49.CX      net (fanout=4)        0.173   resetParse/BP[0].D/CntReg/Out<2>
    SLICE_X90Y49.CLK     Tckdi       (-Th)     0.045   resetParse/BP[0].D/CntReg/Out<3>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>
                                                       resetParse/BP[0].D/CntReg/Out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.369ns logic, 0.173ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_7 (SLICE_X90Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetParse/BP[0].D/CntReg/Out_6 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetParse/BP[0].D/CntReg/Out_6 to resetParse/BP[0].D/CntReg/Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.CQ      Tcko                  0.414   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/CntReg/Out_6
    SLICE_X90Y50.CX      net (fanout=4)        0.173   resetParse/BP[0].D/CntReg/Out<6>
    SLICE_X90Y50.CLK     Tckdi       (-Th)     0.045   resetParse/BP[0].D/CntReg/Out<7>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>
                                                       resetParse/BP[0].D/CntReg/Out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.369ns logic, 0.173ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_11 (SLICE_X90Y51.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetParse/BP[0].D/CntReg/Out_10 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetParse/BP[0].D/CntReg/Out_10 to resetParse/BP[0].D/CntReg/Out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y51.CQ      Tcko                  0.414   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/CntReg/Out_10
    SLICE_X90Y51.CX      net (fanout=4)        0.179   resetParse/BP[0].D/CntReg/Out<10>
    SLICE_X90Y51.CLK     Tckdi       (-Th)     0.045   resetParse/BP[0].D/CntReg/Out<11>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>
                                                       resetParse/BP[0].D/CntReg/Out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.369ns logic, 0.179ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point resetParse/BP[0].D/CntReg/Out_19 (SLICE_X90Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:          resetParse/BP[0].D/CntReg/Out_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock rising at 10.000ns
  Destination Clock:    Clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y53.CQ      Tcko                  0.414   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/CntReg/Out_18
    SLICE_X90Y53.CX      net (fanout=5)        0.180   resetParse/BP[0].D/CntReg/Out<18>
    SLICE_X90Y53.CLK     Tckdi       (-Th)     0.045   resetParse/BP[0].D/CntReg/Out<19>
                                                       resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19>
                                                       resetParse/BP[0].D/CntReg/Out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.369ns logic, 0.180ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: cf/N149/CLK
  Logical resource: cf/Mram_fifo22_RAMA/CLK
  Location pin: SLICE_X40Y80.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: cf/N149/CLK
  Logical resource: cf/Mram_fifo22_RAMA/CLK
  Location pin: SLICE_X40Y80.CLK
  Clock network: Clock
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: cf/N149/CLK
  Logical resource: cf/Mram_fifo22_RAMB/CLK
  Location pin: SLICE_X40Y80.CLK
  Clock network: Clock
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    9.610|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4258330 paths, 0 nets, and 2579 connections

Design statistics:
   Minimum period:   9.610ns{1}   (Maximum frequency: 104.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May  1 18:02:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 611 MB



