Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 24 18:42:58 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.647        0.000                      0                  976        0.168        0.000                      0                  976        4.500        0.000                       0                   450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.647        0.000                      0                  976        0.168        0.000                      0                  976        4.500        0.000                       0                   450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 L_Reception/compteur_donnees_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 3.179ns (44.362%)  route 3.987ns (55.638%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.635     5.156    L_Reception/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  L_Reception/compteur_donnees_reg[1]/Q
                         net (fo=3, routed)           0.650     6.324    L_Reception/compteur_donnees_reg[1]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.980 r  L_Reception/r_RX_DV0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.980    L_Reception/r_RX_DV0_carry_i_10_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  L_Reception/r_RX_DV0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.094    L_Reception/r_RX_DV0_carry_i_9_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  L_Reception/r_RX_DV0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.208    L_Reception/r_RX_DV0_carry__0_i_10_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  L_Reception/r_RX_DV0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.322    L_Reception/r_RX_DV0_carry__0_i_9_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  L_Reception/r_RX_DV0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.436    L_Reception/r_RX_DV0_carry__1_i_10_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  L_Reception/r_RX_DV0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.550    L_Reception/r_RX_DV0_carry__1_i_9_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 f  L_Reception/r_RX_DV0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.816     8.701    L_Reception/r_RX_DV0_carry__2_i_10_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I0_O)        0.303     9.004 r  L_Reception/r_RX_DV0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.004    L_Reception/r_RX_DV0_carry__2_i_7_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.554 r  L_Reception/r_RX_DV0_carry__2/CO[3]
                         net (fo=3, routed)           1.143    10.697    L_Reception/r_RX_DV0
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.124    10.821 r  L_Reception/r_SM_Main[2]_i_3/O
                         net (fo=3, routed)           0.809    11.630    L_Reception/r_SM_Main[2]_i_3_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124    11.754 r  L_Reception/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.568    12.322    L_Reception/r_SM_Main[2]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  L_Reception/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.448    14.789    L_Reception/clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  L_Reception/r_SM_Main_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)       -0.045    14.969    L_Reception/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.878    L_Reception/add_recep_reg[4]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.878    L_Reception/add_recep_reg[5]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.878    L_Reception/add_recep_reg[6]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_CE)      -0.205    14.878    L_Reception/add_recep_reg[7]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.646ns (39.771%)  route 4.007ns (60.229%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.759    11.742    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  L_Reception/add_recep_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.516    14.857    L_Reception/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  L_Reception/add_recep_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.877    L_Reception/add_recep_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.646ns (39.771%)  route 4.007ns (60.229%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.759    11.742    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  L_Reception/add_recep_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.516    14.857    L_Reception/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  L_Reception/add_recep_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.205    14.877    L_Reception/add_recep_reg[8]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/compteur_donnees_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.914    L_Reception/compteur_donnees_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/compteur_donnees_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.914    L_Reception/compteur_donnees_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 L_Reception/compteur_general_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/compteur_donnees_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.646ns (39.642%)  route 4.029ns (60.358%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.568     5.089    L_Reception/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  L_Reception/compteur_general_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  L_Reception/compteur_general_reg[0]/Q
                         net (fo=7, routed)           0.539     6.084    L_Reception/compteur_general_reg[0]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  L_Reception/stop_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.679    L_Reception/stop_reg[5]_i_12_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  L_Reception/stop_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.796    L_Reception/stop_reg[5]_i_14_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  L_Reception/stop_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.913    L_Reception/stop_reg[5]_i_13_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  L_Reception/stop_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.030    L_Reception/stop_reg[5]_i_16_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.345 r  L_Reception/stop_reg[5]_i_15/O[3]
                         net (fo=1, routed)           1.012     8.358    L_Reception/stop_reg[5]_i_15_n_4
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.307     8.665 r  L_Reception/stop[5]_i_9/O
                         net (fo=1, routed)           0.574     9.239    L_Reception/stop[5]_i_9_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I2_O)        0.124     9.363 f  L_Reception/stop[5]_i_4/O
                         net (fo=4, routed)           0.672    10.035    L_Reception/stop[5]_i_4_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I0_O)        0.150    10.185 r  L_Reception/add_recep[8]_i_2/O
                         net (fo=1, routed)           0.450    10.635    L_Reception/add_recep[8]_i_2_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.348    10.983 r  L_Reception/add_recep[8]_i_1/O
                         net (fo=38, routed)          0.781    11.764    L_Reception/add_recep[8]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.517    14.858    L_Reception/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.914    L_Reception/compteur_donnees_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 L_test/adresse_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/sadd_lec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.676%)  route 0.137ns (49.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.595     1.478    L_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  L_test/adresse_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  L_test/adresse_reg[8]/Q
                         net (fo=5, routed)           0.137     1.756    L_test/adresse_reg[8]
    SLICE_X5Y5           FDRE                                         r  L_test/sadd_lec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     1.991    L_test/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  L_test/sadd_lec_reg[8]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.075     1.588    L_test/sadd_lec_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 L_Reception/Sk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/Ssk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_Reception/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  L_Reception/Sk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  L_Reception/Sk_reg[3]/Q
                         net (fo=1, routed)           0.098     1.715    L_test/Ssk_reg[8]_0[3]
    SLICE_X4Y6           FDRE                                         r  L_test/Ssk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     1.991    L_test/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  L_test/Ssk_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.055     1.544    L_test/Ssk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 L_test/Ssortie_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/sortie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.595     1.478    L_test/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  L_test/Ssortie_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  L_test/Ssortie_reg[0]/Q
                         net (fo=2, routed)           0.121     1.740    L_test/Ssortie[0]
    SLICE_X1Y5           FDRE                                         r  L_test/sortie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.866     1.993    L_test/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  L_test/sortie_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.070     1.564    L_test/sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 L_Reception/Sk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/Ssk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.595     1.478    L_Reception/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  L_Reception/Sk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  L_Reception/Sk_reg[0]/Q
                         net (fo=1, routed)           0.112     1.754    L_test/Ssk_reg[8]_0[0]
    SLICE_X2Y6           FDRE                                         r  L_test/Ssk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.866     1.993    L_test/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  L_test/Ssk_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.059     1.553    L_test/Ssk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 L_Reception/Sk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/Ssk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_Reception/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  L_Reception/Sk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  L_Reception/Sk_reg[8]/Q
                         net (fo=1, routed)           0.164     1.781    L_test/Ssk_reg[8]_0[8]
    SLICE_X2Y6           FDRE                                         r  L_test/Ssk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.866     1.993    L_test/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  L_test/Ssk_reg[8]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.063     1.578    L_test/Ssk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 L_Reception/Sk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/Ssk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.700%)  route 0.137ns (49.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_Reception/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  L_Reception/Sk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  L_Reception/Sk_reg[6]/Q
                         net (fo=1, routed)           0.137     1.754    L_test/Ssk_reg[8]_0[6]
    SLICE_X4Y6           FDRE                                         r  L_test/Ssk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     1.991    L_test/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  L_test/Ssk_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.060     1.549    L_test/Ssk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 L_Reception/compteur_donnees_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_Reception/add_recep_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_Reception/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  L_Reception/compteur_donnees_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  L_Reception/compteur_donnees_reg[1]/Q
                         net (fo=3, routed)           0.128     1.768    L_Reception/compteur_donnees_reg[1]
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     1.991    L_Reception/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  L_Reception/add_recep_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.070     1.559    L_Reception/add_recep_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 L_test/Ssortie_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/sortie_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_test/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  L_test/Ssortie_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  L_test/Ssortie_reg[6]/Q
                         net (fo=2, routed)           0.123     1.763    L_test/Ssortie[6]
    SLICE_X2Y12          FDRE                                         r  L_test/sortie_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     1.989    L_test/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  L_test/sortie_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.063     1.553    L_test/sortie_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 L_test/Ssortie_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/sortie_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.593     1.476    L_test/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  L_test/Ssortie_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  L_test/Ssortie_reg[7]/Q
                         net (fo=2, routed)           0.123     1.763    L_test/Ssortie[7]
    SLICE_X2Y12          FDRE                                         r  L_test/sortie_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     1.989    L_test/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  L_test/sortie_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.063     1.553    L_test/sortie_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 L_test/adresse_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_test/sadd_lec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.183%)  route 0.171ns (54.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.595     1.478    L_test/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  L_test/adresse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  L_test/adresse_reg[5]/Q
                         net (fo=5, routed)           0.171     1.790    L_test/adresse_reg[5]
    SLICE_X5Y5           FDRE                                         r  L_test/sadd_lec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     1.991    L_test/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  L_test/sadd_lec_reg[5]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.066     1.579    L_test/sadd_lec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y1    L_RAM_recep/maRam_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     L_RAM_recep/maRam_reg[100]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y0     L_RAM_recep/maRam_reg[101]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     L_RAM_recep/maRam_reg[102]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     L_RAM_recep/maRam_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     L_RAM_recep/maRam_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     L_RAM_recep/maRam_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     L_RAM_recep/maRam_reg[106]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     L_RAM_recep/maRam_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   L_Reception/compteur_general_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   L_Reception/compteur_general_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   L_Reception/compteur_general_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   L_Reception/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   L_Reception/r_Clk_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   L_Reception/r_Clk_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   L_Reception/r_Clk_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y12   L_Reception/r_Clk_Count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X15Y11   L_Reception/r_Clk_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   L_Reception/r_RX_Data_R_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     L_RAM_recep/maRam_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     L_RAM_recep/maRam_reg[102]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     L_RAM_recep/maRam_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     L_RAM_recep/maRam_reg[105]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     L_RAM_recep/maRam_reg[106]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     L_RAM_recep/maRam_reg[107]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     L_RAM_recep/maRam_reg[160]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     L_RAM_recep/maRam_reg[161]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     L_RAM_recep/maRam_reg[162]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     L_RAM_recep/maRam_reg[163]/C



