verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module heichips25_template /home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_20-40-08/01-verilator-lint/_deps.vlt /home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_20-40-08/tmp/7703b358692f488abaa42bf59049d32b.bb.v /home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/src/heichips25_template.sv --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_ihp-sg13g2 +define+SCL_sg13g2_stdcell +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
