INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/counter6bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter6bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/mtp_Team DJ_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32bit
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/Dilan/Documents/Downloads/final/mtp_Team DJ_alu.sv:68]
INFO: [VRFC 10-311] analyzing module alu_1bit
INFO: [VRFC 10-311] analyzing module arithmetic_unit
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/Dilan/Documents/Downloads/final/mtp_Team DJ_alu.sv:134]
INFO: [VRFC 10-311] analyzing module logic_unit
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/Dilan/Documents/Downloads/final/mtp_Team DJ_alu.sv:175]
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/signext15_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext15_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/fp_Team DJ_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module mux21_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dilan/Documents/Downloads/final/processor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dilan/Finalproject/Finalproject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
