var index =
[
    [ "VHDL Generic Parameters", "generic_page.html", "generic_page" ],
    [ "RTL Verification", "verification_page.html", [
      [ "Top-level simulation", "verification_page.html#sim_tb_link", null ],
      [ "VCD-files automatic comparision", "verification_page.html#auto_compare_page", [
        [ "Generating VCD-pattern form SystemC model", "verification_page.html#gen_sysc_vcd", null ],
        [ "Compare RIVER SystemC model relative RTL", "verification_page.html#run_vcd_compare", null ]
      ] ]
    ] ],
    [ "RISC-V Processor", "riscv_core_page.html", [
      [ "Overview", "riscv_core_page.html#core_overview", null ],
      [ "Rocket CPU", "riscv_core_page.html#core_rocket", null ],
      [ "River CPU", "riscv_core_page.html#core_river", null ]
    ] ],
    [ "Peripheries", "peripheries_page.html", "peripheries_page" ],
    [ "RISC-V debugger", "debugger_page.html", "debugger_page" ]
];