 
****************************************
Report : qor
Design : mul_A_bw4
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:39:36 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.03
  Critical Path Slack:           2.43
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.44
  Total Hold Violation:        -20.33
  No. of Hold Violations:       47.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 92
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   0
  Inv Cell Count:                   7
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        40
  Sequential Cell Count:           52
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      109.790208
  Noncombinational Area:   370.033670
  Buf/Inv Area:              8.895040
  Total Buffer Area:             0.00
  Total Inverter Area:           8.90
  Macro/Black Box Area:      0.000000
  Net Area:                 73.773307
  -----------------------------------
  Cell Area:               479.823879
  Design Area:             553.597185


  Design Rules
  -----------------------------------
  Total Number of Nets:           163
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                  0.14
  Mapping Optimization:                0.22
  -----------------------------------------
  Overall Compile Time:                1.09
  Overall Compile Wall Clock Time:     1.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.44  TNS: 20.33  Number of Violating Paths: 47

  --------------------------------------------------------------------


1
