TimeQuest Timing Analyzer report for i2s
Mon Oct 16 14:35:48 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Slow Corner Signal Integrity Metrics
 50. Fast Corner Signal Integrity Metrics
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; i2s                                                 ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.695 ; 24.57 MHz ; 0.000 ; 20.347 ; 50.00      ; 234       ; 115         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 221.48 MHz ; 221.48 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.180 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.824  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.104 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.180 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.449      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.243 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.386      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.292 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.337      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.304 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.325      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.341 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.288      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.432 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.197      ;
; 36.495 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.134      ;
; 36.495 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.134      ;
; 36.495 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.134      ;
; 36.495 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.061     ; 4.134      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.378 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.561 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.566 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; cnt_sync:inst3|CNTVAL[31] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.587 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.587 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.592 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.684 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.787 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.006      ;
; 0.835 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.841 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.850 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.072      ;
; 0.858 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.902 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.121      ;
; 0.945 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.949 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.168      ;
; 0.951 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15]                                              ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]                                               ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]                                                ;
; 20.104 ; 20.320       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o                                                     ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30]                                              ;
; 20.105 ; 20.321       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31]                                              ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]                                               ;
; 20.189 ; 20.373       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]                                               ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]                                                ;
; 20.190 ; 20.374       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o                                                     ;
; 20.335 ; 20.335       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.335 ; 20.335       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[0]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[1]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[2]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[3]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[4]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[5]|clk                                                  ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_o|clk                                                       ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[0]|clk                                                    ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[10]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[11]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[12]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[13]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[14]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[15]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[16]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[17]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[18]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[19]|clk                                                   ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[1]|clk                                                    ;
; 20.344 ; 20.344       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[20]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 6.459 ; 6.535 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.848 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 4.287 ; 4.315 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.816 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 4.548 ; 4.557 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.529 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 3.821 ; 3.846 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.497 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 243.9 MHz ; 243.9 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.595 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.784  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.098 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.595 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 4.041      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.643 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.993      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.694 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.942      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.706 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.930      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.738 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.898      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.827 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.809      ;
; 36.875 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.761      ;
; 36.875 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.761      ;
; 36.875 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.761      ;
; 36.875 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.054     ; 3.761      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.337 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.503 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; cnt_sync:inst3|CNTVAL[31] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.525 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.530 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.611 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.810      ;
; 0.700 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.899      ;
; 0.748 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.753 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.807 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.006      ;
; 0.837 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.842 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]                                                ;
; 20.098 ; 20.314       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o                                                     ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31]                                              ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]                                               ;
; 20.099 ; 20.315       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]                                               ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30]                                              ;
; 20.195 ; 20.379       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15]                                              ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]                                               ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]                                                ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o                                                     ;
; 20.331 ; 20.331       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.331 ; 20.331       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[0]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[1]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[2]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[3]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[4]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[5]|clk                                                  ;
; 20.338 ; 20.338       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_o|clk                                                       ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[0]|clk                                                    ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[10]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[11]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[12]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[13]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[14]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[15]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[16]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[17]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[18]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[19]|clk                                                   ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[1]|clk                                                    ;
; 20.339 ; 20.339       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[20]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 6.160 ; 6.166 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 1.103 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 4.207 ; 4.212 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 1.069 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 4.468 ; 4.393 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.821 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 3.792 ; 3.795 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.786 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 38.152 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.584  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 20.133 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.152 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.495      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.226 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.421      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.247 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.400      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.256 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.391      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.264 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.383      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.312 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.335      ;
; 38.386 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.261      ;
; 38.386 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.261      ;
; 38.386 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.261      ;
; 38.386 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.035     ; 2.261      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.188 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.198 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.300 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.302 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.304 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_sync:inst3|CNTVAL[31] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.315 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.374 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.427 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.449 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; cnt_sync:inst3|CNTVAL[29] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; myi2s:inst1|sclk_div[1]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[5]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[17] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[21] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[1]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[13] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[19] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[27] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; cnt_sync:inst3|CNTVAL[3]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; cnt_sync:inst3|CNTVAL[7]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; cnt_sync:inst3|CNTVAL[23] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; cnt_sync:inst3|CNTVAL[11] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; cnt_sync:inst3|CNTVAL[25] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; cnt_sync:inst3|CNTVAL[9]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.460 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.463 ; myi2s:inst1|sclk_div[2]   ; myi2s:inst1|sclk_div[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; myi2s:inst1|sclk_div[0]   ; myi2s:inst1|sclk_div[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[29] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[30] ; cnt_sync:inst3|CNTVAL[31] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[25] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[27] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; myi2s:inst1|sclk_div[4]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[14] ; cnt_sync:inst3|CNTVAL[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[16] ; cnt_sync:inst3|CNTVAL[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[0]  ; cnt_sync:inst3|CNTVAL[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[18] ; cnt_sync:inst3|CNTVAL[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[6]  ; cnt_sync:inst3|CNTVAL[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; cnt_sync:inst3|CNTVAL[22] ; cnt_sync:inst3|CNTVAL[24] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; cnt_sync:inst3|CNTVAL[28] ; cnt_sync:inst3|CNTVAL[30] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_sync:inst3|CNTVAL[20] ; cnt_sync:inst3|CNTVAL[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_sync:inst3|CNTVAL[2]  ; cnt_sync:inst3|CNTVAL[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; cnt_sync:inst3|CNTVAL[24] ; cnt_sync:inst3|CNTVAL[26] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; cnt_sync:inst3|CNTVAL[8]  ; cnt_sync:inst3|CNTVAL[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; cnt_sync:inst3|CNTVAL[4]  ; cnt_sync:inst3|CNTVAL[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; cnt_sync:inst3|CNTVAL[12] ; cnt_sync:inst3|CNTVAL[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; cnt_sync:inst3|CNTVAL[26] ; cnt_sync:inst3|CNTVAL[28] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; cnt_sync:inst3|CNTVAL[10] ; cnt_sync:inst3|CNTVAL[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.497 ; myi2s:inst1|sclk_div[5]   ; myi2s:inst1|sclk_div[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.512 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_div[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; myi2s:inst1|sclk_div[3]   ; myi2s:inst1|sclk_o        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.632      ;
; 0.516 ; cnt_sync:inst3|CNTVAL[15] ; cnt_sync:inst3|CNTVAL[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
+-------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15] ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]  ;
; 20.133 ; 20.349       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]  ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31] ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]   ;
; 20.134 ; 20.350       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o        ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[0]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[1]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[2]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[3]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[4]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_div[5]   ;
; 20.158 ; 20.342       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; myi2s:inst1|sclk_o        ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[0]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[10] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[11] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[12] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[13] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[14] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[15] ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[1]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[2]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[3]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[4]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[5]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[6]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[7]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[8]  ;
; 20.159 ; 20.343       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[9]  ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[16] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[17] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[18] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[19] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[20] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[21] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[22] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[23] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[24] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[25] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[26] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[27] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[28] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[29] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[30] ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst3|CNTVAL[31] ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[0]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[1]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[2]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[3]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[4]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_div[5]|clk     ;
; 20.338 ; 20.338       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|sclk_o|clk          ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[0]|clk       ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[10]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[11]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[12]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[13]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[14]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[15]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[16]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[17]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[18]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[19]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[1]|clk       ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[20]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[21]|clk      ;
; 20.339 ; 20.339       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|CNTVAL[22]|clk      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 3.770 ; 3.845 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.570 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 2.591 ; 2.717 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.563 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 2.625 ; 2.774 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.378 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 2.312 ; 2.433 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.370 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 36.180 ; 0.188 ; N/A      ; N/A     ; 9.584               ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 36.180 ; 0.188 ; N/A      ; N/A     ; 20.098              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 6.459 ; 6.535 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 1.103 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 4.287 ; 4.315 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 1.069 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; LRCK      ; CLOCK_50   ; 2.625 ; 2.774 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ; 0.378 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50   ; 2.312 ; 2.433 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50   ;       ; 0.370 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LRCK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDATA         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pin_name3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LRCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SDATA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LRCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDATA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1585     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1585     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 16 14:35:46 2023
Info: Command: quartus_sta i2s -c i2s
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.180               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.824               0.000 CLOCK_50 
    Info (332119):    20.104               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.595               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.784               0.000 CLOCK_50 
    Info (332119):    20.098               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.152               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.584               0.000 CLOCK_50 
    Info (332119):    20.133               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Mon Oct 16 14:35:48 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


