# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project {C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:46 on Dec 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project" C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv 
# -- Compiling module tracerROM
# 
# Top level modules:
# 	tracerROM
# End time: 22:16:47 on Dec 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project {C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:16:47 on Dec 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project" C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:16:47 on Dec 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 22:16:47 on Dec 30,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.tracerROM
# ** Warning: (vsim-3015) C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'chara_direction'. The port definition is at: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1 File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv
# ** Warning: (vsim-3015) C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'moving_left'. The port definition is at: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1 File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv
# ** Warning: (vsim-3015) C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'moving_right'. The port definition is at: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1 File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv
# ** Warning: (vsim-3015) C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'moving_up'. The port definition is at: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1 File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv
# ** Warning: (vsim-3015) C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/testbench.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'moving_down'. The port definition is at: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(61).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1 File: C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-7) Failed to open readmem file "graph/tracer_Dec30.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/86182/Documents/GitHub/ECE-385-finalproject/Final_Project/rom.sv(74)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tracer_rom_instance_1
# End time: 22:19:47 on Dec 30,2021, Elapsed time: 0:03:00
# Errors: 0, Warnings: 6
