
ob1203.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd10  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800de20  0800de20  0001de20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de94  0800de94  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800de94  0800de94  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800de94  0800de94  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de94  0800de94  0001de94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de98  0800de98  0001de98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800de9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001468  200001e4  0800e080  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000164c  0800e080  0002164c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fd4  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cd2  00000000  00000000  000381e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  0003beb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001390  00000000  00000000  0003d3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d239  00000000  00000000  0003e788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6f1  00000000  00000000  0005b9c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000932f5  00000000  00000000  000770b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010a3a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bd0  00000000  00000000  0010a3f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800de08 	.word	0x0800de08

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800de08 	.word	0x0800de08

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <__aeabi_frsub>:
 800092c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000930:	e002      	b.n	8000938 <__addsf3>
 8000932:	bf00      	nop

08000934 <__aeabi_fsub>:
 8000934:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000938 <__addsf3>:
 8000938:	0042      	lsls	r2, r0, #1
 800093a:	bf1f      	itttt	ne
 800093c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000940:	ea92 0f03 	teqne	r2, r3
 8000944:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000948:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800094c:	d06a      	beq.n	8000a24 <__addsf3+0xec>
 800094e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000952:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000956:	bfc1      	itttt	gt
 8000958:	18d2      	addgt	r2, r2, r3
 800095a:	4041      	eorgt	r1, r0
 800095c:	4048      	eorgt	r0, r1
 800095e:	4041      	eorgt	r1, r0
 8000960:	bfb8      	it	lt
 8000962:	425b      	neglt	r3, r3
 8000964:	2b19      	cmp	r3, #25
 8000966:	bf88      	it	hi
 8000968:	4770      	bxhi	lr
 800096a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800096e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000972:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800097e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000982:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000986:	bf18      	it	ne
 8000988:	4249      	negne	r1, r1
 800098a:	ea92 0f03 	teq	r2, r3
 800098e:	d03f      	beq.n	8000a10 <__addsf3+0xd8>
 8000990:	f1a2 0201 	sub.w	r2, r2, #1
 8000994:	fa41 fc03 	asr.w	ip, r1, r3
 8000998:	eb10 000c 	adds.w	r0, r0, ip
 800099c:	f1c3 0320 	rsb	r3, r3, #32
 80009a0:	fa01 f103 	lsl.w	r1, r1, r3
 80009a4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009a8:	d502      	bpl.n	80009b0 <__addsf3+0x78>
 80009aa:	4249      	negs	r1, r1
 80009ac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009b0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009b4:	d313      	bcc.n	80009de <__addsf3+0xa6>
 80009b6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009ba:	d306      	bcc.n	80009ca <__addsf3+0x92>
 80009bc:	0840      	lsrs	r0, r0, #1
 80009be:	ea4f 0131 	mov.w	r1, r1, rrx
 80009c2:	f102 0201 	add.w	r2, r2, #1
 80009c6:	2afe      	cmp	r2, #254	; 0xfe
 80009c8:	d251      	bcs.n	8000a6e <__addsf3+0x136>
 80009ca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009d2:	bf08      	it	eq
 80009d4:	f020 0001 	biceq.w	r0, r0, #1
 80009d8:	ea40 0003 	orr.w	r0, r0, r3
 80009dc:	4770      	bx	lr
 80009de:	0049      	lsls	r1, r1, #1
 80009e0:	eb40 0000 	adc.w	r0, r0, r0
 80009e4:	3a01      	subs	r2, #1
 80009e6:	bf28      	it	cs
 80009e8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80009ec:	d2ed      	bcs.n	80009ca <__addsf3+0x92>
 80009ee:	fab0 fc80 	clz	ip, r0
 80009f2:	f1ac 0c08 	sub.w	ip, ip, #8
 80009f6:	ebb2 020c 	subs.w	r2, r2, ip
 80009fa:	fa00 f00c 	lsl.w	r0, r0, ip
 80009fe:	bfaa      	itet	ge
 8000a00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a04:	4252      	neglt	r2, r2
 8000a06:	4318      	orrge	r0, r3
 8000a08:	bfbc      	itt	lt
 8000a0a:	40d0      	lsrlt	r0, r2
 8000a0c:	4318      	orrlt	r0, r3
 8000a0e:	4770      	bx	lr
 8000a10:	f092 0f00 	teq	r2, #0
 8000a14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a18:	bf06      	itte	eq
 8000a1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a1e:	3201      	addeq	r2, #1
 8000a20:	3b01      	subne	r3, #1
 8000a22:	e7b5      	b.n	8000990 <__addsf3+0x58>
 8000a24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a2c:	bf18      	it	ne
 8000a2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a32:	d021      	beq.n	8000a78 <__addsf3+0x140>
 8000a34:	ea92 0f03 	teq	r2, r3
 8000a38:	d004      	beq.n	8000a44 <__addsf3+0x10c>
 8000a3a:	f092 0f00 	teq	r2, #0
 8000a3e:	bf08      	it	eq
 8000a40:	4608      	moveq	r0, r1
 8000a42:	4770      	bx	lr
 8000a44:	ea90 0f01 	teq	r0, r1
 8000a48:	bf1c      	itt	ne
 8000a4a:	2000      	movne	r0, #0
 8000a4c:	4770      	bxne	lr
 8000a4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a52:	d104      	bne.n	8000a5e <__addsf3+0x126>
 8000a54:	0040      	lsls	r0, r0, #1
 8000a56:	bf28      	it	cs
 8000a58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a5c:	4770      	bx	lr
 8000a5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a62:	bf3c      	itt	cc
 8000a64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a68:	4770      	bxcc	lr
 8000a6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a76:	4770      	bx	lr
 8000a78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a7c:	bf16      	itet	ne
 8000a7e:	4608      	movne	r0, r1
 8000a80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a84:	4601      	movne	r1, r0
 8000a86:	0242      	lsls	r2, r0, #9
 8000a88:	bf06      	itte	eq
 8000a8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a8e:	ea90 0f01 	teqeq	r0, r1
 8000a92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_ui2f>:
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	e004      	b.n	8000aa8 <__aeabi_i2f+0x8>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_i2f>:
 8000aa0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000aa4:	bf48      	it	mi
 8000aa6:	4240      	negmi	r0, r0
 8000aa8:	ea5f 0c00 	movs.w	ip, r0
 8000aac:	bf08      	it	eq
 8000aae:	4770      	bxeq	lr
 8000ab0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ab4:	4601      	mov	r1, r0
 8000ab6:	f04f 0000 	mov.w	r0, #0
 8000aba:	e01c      	b.n	8000af6 <__aeabi_l2f+0x2a>

08000abc <__aeabi_ul2f>:
 8000abc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ac0:	bf08      	it	eq
 8000ac2:	4770      	bxeq	lr
 8000ac4:	f04f 0300 	mov.w	r3, #0
 8000ac8:	e00a      	b.n	8000ae0 <__aeabi_l2f+0x14>
 8000aca:	bf00      	nop

08000acc <__aeabi_l2f>:
 8000acc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ad0:	bf08      	it	eq
 8000ad2:	4770      	bxeq	lr
 8000ad4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__aeabi_l2f+0x14>
 8000ada:	4240      	negs	r0, r0
 8000adc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae0:	ea5f 0c01 	movs.w	ip, r1
 8000ae4:	bf02      	ittt	eq
 8000ae6:	4684      	moveq	ip, r0
 8000ae8:	4601      	moveq	r1, r0
 8000aea:	2000      	moveq	r0, #0
 8000aec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000af0:	bf08      	it	eq
 8000af2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000af6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000afa:	fabc f28c 	clz	r2, ip
 8000afe:	3a08      	subs	r2, #8
 8000b00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b04:	db10      	blt.n	8000b28 <__aeabi_l2f+0x5c>
 8000b06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b0a:	4463      	add	r3, ip
 8000b0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b10:	f1c2 0220 	rsb	r2, r2, #32
 8000b14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b18:	fa20 f202 	lsr.w	r2, r0, r2
 8000b1c:	eb43 0002 	adc.w	r0, r3, r2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f102 0220 	add.w	r2, r2, #32
 8000b2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b30:	f1c2 0220 	rsb	r2, r2, #32
 8000b34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b38:	fa21 f202 	lsr.w	r2, r1, r2
 8000b3c:	eb43 0002 	adc.w	r0, r3, r2
 8000b40:	bf08      	it	eq
 8000b42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_fmul>:
 8000b48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b50:	bf1e      	ittt	ne
 8000b52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b56:	ea92 0f0c 	teqne	r2, ip
 8000b5a:	ea93 0f0c 	teqne	r3, ip
 8000b5e:	d06f      	beq.n	8000c40 <__aeabi_fmul+0xf8>
 8000b60:	441a      	add	r2, r3
 8000b62:	ea80 0c01 	eor.w	ip, r0, r1
 8000b66:	0240      	lsls	r0, r0, #9
 8000b68:	bf18      	it	ne
 8000b6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b6e:	d01e      	beq.n	8000bae <__aeabi_fmul+0x66>
 8000b70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b84:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b88:	bf3e      	ittt	cc
 8000b8a:	0049      	lslcc	r1, r1, #1
 8000b8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b90:	005b      	lslcc	r3, r3, #1
 8000b92:	ea40 0001 	orr.w	r0, r0, r1
 8000b96:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b9a:	2afd      	cmp	r2, #253	; 0xfd
 8000b9c:	d81d      	bhi.n	8000bda <__aeabi_fmul+0x92>
 8000b9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ba2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ba6:	bf08      	it	eq
 8000ba8:	f020 0001 	biceq.w	r0, r0, #1
 8000bac:	4770      	bx	lr
 8000bae:	f090 0f00 	teq	r0, #0
 8000bb2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bb6:	bf08      	it	eq
 8000bb8:	0249      	lsleq	r1, r1, #9
 8000bba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000bc2:	3a7f      	subs	r2, #127	; 0x7f
 8000bc4:	bfc2      	ittt	gt
 8000bc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000bca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bce:	4770      	bxgt	lr
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd4:	f04f 0300 	mov.w	r3, #0
 8000bd8:	3a01      	subs	r2, #1
 8000bda:	dc5d      	bgt.n	8000c98 <__aeabi_fmul+0x150>
 8000bdc:	f112 0f19 	cmn.w	r2, #25
 8000be0:	bfdc      	itt	le
 8000be2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000be6:	4770      	bxle	lr
 8000be8:	f1c2 0200 	rsb	r2, r2, #0
 8000bec:	0041      	lsls	r1, r0, #1
 8000bee:	fa21 f102 	lsr.w	r1, r1, r2
 8000bf2:	f1c2 0220 	rsb	r2, r2, #32
 8000bf6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bfe:	f140 0000 	adc.w	r0, r0, #0
 8000c02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c06:	bf08      	it	eq
 8000c08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c0c:	4770      	bx	lr
 8000c0e:	f092 0f00 	teq	r2, #0
 8000c12:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c16:	bf02      	ittt	eq
 8000c18:	0040      	lsleq	r0, r0, #1
 8000c1a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c1e:	3a01      	subeq	r2, #1
 8000c20:	d0f9      	beq.n	8000c16 <__aeabi_fmul+0xce>
 8000c22:	ea40 000c 	orr.w	r0, r0, ip
 8000c26:	f093 0f00 	teq	r3, #0
 8000c2a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c2e:	bf02      	ittt	eq
 8000c30:	0049      	lsleq	r1, r1, #1
 8000c32:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c36:	3b01      	subeq	r3, #1
 8000c38:	d0f9      	beq.n	8000c2e <__aeabi_fmul+0xe6>
 8000c3a:	ea41 010c 	orr.w	r1, r1, ip
 8000c3e:	e78f      	b.n	8000b60 <__aeabi_fmul+0x18>
 8000c40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c44:	ea92 0f0c 	teq	r2, ip
 8000c48:	bf18      	it	ne
 8000c4a:	ea93 0f0c 	teqne	r3, ip
 8000c4e:	d00a      	beq.n	8000c66 <__aeabi_fmul+0x11e>
 8000c50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c54:	bf18      	it	ne
 8000c56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c5a:	d1d8      	bne.n	8000c0e <__aeabi_fmul+0xc6>
 8000c5c:	ea80 0001 	eor.w	r0, r0, r1
 8000c60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c64:	4770      	bx	lr
 8000c66:	f090 0f00 	teq	r0, #0
 8000c6a:	bf17      	itett	ne
 8000c6c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c70:	4608      	moveq	r0, r1
 8000c72:	f091 0f00 	teqne	r1, #0
 8000c76:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c7a:	d014      	beq.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c7c:	ea92 0f0c 	teq	r2, ip
 8000c80:	d101      	bne.n	8000c86 <__aeabi_fmul+0x13e>
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	d10f      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c86:	ea93 0f0c 	teq	r3, ip
 8000c8a:	d103      	bne.n	8000c94 <__aeabi_fmul+0x14c>
 8000c8c:	024b      	lsls	r3, r1, #9
 8000c8e:	bf18      	it	ne
 8000c90:	4608      	movne	r0, r1
 8000c92:	d108      	bne.n	8000ca6 <__aeabi_fmul+0x15e>
 8000c94:	ea80 0001 	eor.w	r0, r0, r1
 8000c98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000caa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000cae:	4770      	bx	lr

08000cb0 <__aeabi_fdiv>:
 8000cb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cb8:	bf1e      	ittt	ne
 8000cba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cbe:	ea92 0f0c 	teqne	r2, ip
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d069      	beq.n	8000d9c <__aeabi_fdiv+0xec>
 8000cc8:	eba2 0203 	sub.w	r2, r2, r3
 8000ccc:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd0:	0249      	lsls	r1, r1, #9
 8000cd2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cd6:	d037      	beq.n	8000d48 <__aeabi_fdiv+0x98>
 8000cd8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cdc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ce0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ce4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	bf38      	it	cc
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000cf2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	bf24      	itt	cs
 8000cfa:	1a5b      	subcs	r3, r3, r1
 8000cfc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d04:	bf24      	itt	cs
 8000d06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d12:	bf24      	itt	cs
 8000d14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d20:	bf24      	itt	cs
 8000d22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	bf18      	it	ne
 8000d2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d32:	d1e0      	bne.n	8000cf6 <__aeabi_fdiv+0x46>
 8000d34:	2afd      	cmp	r2, #253	; 0xfd
 8000d36:	f63f af50 	bhi.w	8000bda <__aeabi_fmul+0x92>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d40:	bf08      	it	eq
 8000d42:	f020 0001 	biceq.w	r0, r0, #1
 8000d46:	4770      	bx	lr
 8000d48:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d50:	327f      	adds	r2, #127	; 0x7f
 8000d52:	bfc2      	ittt	gt
 8000d54:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5c:	4770      	bxgt	lr
 8000d5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d62:	f04f 0300 	mov.w	r3, #0
 8000d66:	3a01      	subs	r2, #1
 8000d68:	e737      	b.n	8000bda <__aeabi_fmul+0x92>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fdiv+0xc2>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fdiv+0xda>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e795      	b.n	8000cc8 <__aeabi_fdiv+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	d108      	bne.n	8000db8 <__aeabi_fdiv+0x108>
 8000da6:	0242      	lsls	r2, r0, #9
 8000da8:	f47f af7d 	bne.w	8000ca6 <__aeabi_fmul+0x15e>
 8000dac:	ea93 0f0c 	teq	r3, ip
 8000db0:	f47f af70 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e776      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000db8:	ea93 0f0c 	teq	r3, ip
 8000dbc:	d104      	bne.n	8000dc8 <__aeabi_fdiv+0x118>
 8000dbe:	024b      	lsls	r3, r1, #9
 8000dc0:	f43f af4c 	beq.w	8000c5c <__aeabi_fmul+0x114>
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e76e      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000dc8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dcc:	bf18      	it	ne
 8000dce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dd2:	d1ca      	bne.n	8000d6a <__aeabi_fdiv+0xba>
 8000dd4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000dd8:	f47f af5c 	bne.w	8000c94 <__aeabi_fmul+0x14c>
 8000ddc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000de0:	f47f af3c 	bne.w	8000c5c <__aeabi_fmul+0x114>
 8000de4:	e75f      	b.n	8000ca6 <__aeabi_fmul+0x15e>
 8000de6:	bf00      	nop

08000de8 <__gesf2>:
 8000de8:	f04f 3cff 	mov.w	ip, #4294967295
 8000dec:	e006      	b.n	8000dfc <__cmpsf2+0x4>
 8000dee:	bf00      	nop

08000df0 <__lesf2>:
 8000df0:	f04f 0c01 	mov.w	ip, #1
 8000df4:	e002      	b.n	8000dfc <__cmpsf2+0x4>
 8000df6:	bf00      	nop

08000df8 <__cmpsf2>:
 8000df8:	f04f 0c01 	mov.w	ip, #1
 8000dfc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e00:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e0c:	bf18      	it	ne
 8000e0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e12:	d011      	beq.n	8000e38 <__cmpsf2+0x40>
 8000e14:	b001      	add	sp, #4
 8000e16:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e1a:	bf18      	it	ne
 8000e1c:	ea90 0f01 	teqne	r0, r1
 8000e20:	bf58      	it	pl
 8000e22:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e26:	bf88      	it	hi
 8000e28:	17c8      	asrhi	r0, r1, #31
 8000e2a:	bf38      	it	cc
 8000e2c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e30:	bf18      	it	ne
 8000e32:	f040 0001 	orrne.w	r0, r0, #1
 8000e36:	4770      	bx	lr
 8000e38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e3c:	d102      	bne.n	8000e44 <__cmpsf2+0x4c>
 8000e3e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e42:	d105      	bne.n	8000e50 <__cmpsf2+0x58>
 8000e44:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e48:	d1e4      	bne.n	8000e14 <__cmpsf2+0x1c>
 8000e4a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e4e:	d0e1      	beq.n	8000e14 <__cmpsf2+0x1c>
 8000e50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <__aeabi_cfrcmple>:
 8000e58:	4684      	mov	ip, r0
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	4661      	mov	r1, ip
 8000e5e:	e7ff      	b.n	8000e60 <__aeabi_cfcmpeq>

08000e60 <__aeabi_cfcmpeq>:
 8000e60:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e62:	f7ff ffc9 	bl	8000df8 <__cmpsf2>
 8000e66:	2800      	cmp	r0, #0
 8000e68:	bf48      	it	mi
 8000e6a:	f110 0f00 	cmnmi.w	r0, #0
 8000e6e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e70 <__aeabi_fcmpeq>:
 8000e70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e74:	f7ff fff4 	bl	8000e60 <__aeabi_cfcmpeq>
 8000e78:	bf0c      	ite	eq
 8000e7a:	2001      	moveq	r0, #1
 8000e7c:	2000      	movne	r0, #0
 8000e7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e82:	bf00      	nop

08000e84 <__aeabi_fcmplt>:
 8000e84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e88:	f7ff ffea 	bl	8000e60 <__aeabi_cfcmpeq>
 8000e8c:	bf34      	ite	cc
 8000e8e:	2001      	movcc	r0, #1
 8000e90:	2000      	movcs	r0, #0
 8000e92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e96:	bf00      	nop

08000e98 <__aeabi_fcmple>:
 8000e98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e9c:	f7ff ffe0 	bl	8000e60 <__aeabi_cfcmpeq>
 8000ea0:	bf94      	ite	ls
 8000ea2:	2001      	movls	r0, #1
 8000ea4:	2000      	movhi	r0, #0
 8000ea6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eaa:	bf00      	nop

08000eac <__aeabi_fcmpge>:
 8000eac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb0:	f7ff ffd2 	bl	8000e58 <__aeabi_cfrcmple>
 8000eb4:	bf94      	ite	ls
 8000eb6:	2001      	movls	r0, #1
 8000eb8:	2000      	movhi	r0, #0
 8000eba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_fcmpgt>:
 8000ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec4:	f7ff ffc8 	bl	8000e58 <__aeabi_cfrcmple>
 8000ec8:	bf34      	ite	cc
 8000eca:	2001      	movcc	r0, #1
 8000ecc:	2000      	movcs	r0, #0
 8000ece:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed2:	bf00      	nop

08000ed4 <Buffer_Init>:

/* Private variables ---------------------------------------------------------*/

/* Private user code ---------------------------------------------------------*/
BUF_HandleTypeDef Buffer_Init(size_t size)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	BUF_HandleTypeDef circular_buffer = malloc(sizeof(circular_buf));
 8000edc:	2010      	movs	r0, #16
 8000ede:	f00c fec3 	bl	800dc68 <malloc>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	60fb      	str	r3, [r7, #12]
	// If size is 1024, capacity will be 1025, and indices' range is [0..1024]
	circular_buffer->buffer = (uint8_t*)malloc(size + 1);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	4618      	mov	r0, r3
 8000eec:	f00c febc 	bl	800dc68 <malloc>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	601a      	str	r2, [r3, #0]
	circular_buffer->capacity = size + 1;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	60da      	str	r2, [r3, #12]
	Buffer_Clear(circular_buffer);
 8000f00:	68f8      	ldr	r0, [r7, #12]
 8000f02:	f000 f830 	bl	8000f66 <Buffer_Clear>
	return circular_buffer;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <Buffer_Size>:

size_t Buffer_Size(BUF_HandleTypeDef buf)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	size_t size = (buf->capacity + buf->write_index - buf->read_index) % buf->capacity;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	441a      	add	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	68d2      	ldr	r2, [r2, #12]
 8000f2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f30:	fb01 f202 	mul.w	r2, r1, r2
 8000f34:	1a9b      	subs	r3, r3, r2
 8000f36:	60fb      	str	r3, [r7, #12]
	return size;
 8000f38:	68fb      	ldr	r3, [r7, #12]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr

08000f44 <Buffer_IsEmpty>:

int Buffer_IsEmpty(BUF_HandleTypeDef buf)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	return Buffer_Size(buf) == 0;
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ffdf 	bl	8000f10 <Buffer_Size>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf0c      	ite	eq
 8000f58:	2301      	moveq	r3, #1
 8000f5a:	2300      	movne	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <Buffer_Clear>:

void Buffer_Clear(BUF_HandleTypeDef buf)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
	buf->write_index = 0;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	605a      	str	r2, [r3, #4]
	buf->read_index = 0;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <Buffer_IsFull>:

int Buffer_IsFull(BUF_HandleTypeDef buf)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	return Buffer_Size(buf) == buf->capacity - 1;
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ffbf 	bl	8000f10 <Buffer_Size>
 8000f92:	4602      	mov	r2, r0
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	bf0c      	ite	eq
 8000f9e:	2301      	moveq	r3, #1
 8000fa0:	2300      	movne	r3, #0
 8000fa2:	b2db      	uxtb	r3, r3
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <Buffer_Read>:

uint8_t Buffer_Read(BUF_HandleTypeDef buf)
 {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]
	if(!Buffer_IsEmpty(buf))
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff ffc3 	bl	8000f44 <Buffer_IsEmpty>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d116      	bne.n	8000ff2 <Buffer_Read+0x46>
	{
		data = buf->buffer[buf->read_index];
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	4413      	add	r3, r2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	73fb      	strb	r3, [r7, #15]
		buf->read_index++;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	609a      	str	r2, [r3, #8]
		buf->read_index %= buf->capacity;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	68d2      	ldr	r2, [r2, #12]
 8000fe4:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fe8:	fb01 f202 	mul.w	r2, r1, r2
 8000fec:	1a9a      	subs	r2, r3, r2
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
	}
	return data;
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <Buffer_Write>:

void Buffer_Write(BUF_HandleTypeDef buf, uint8_t data)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	460b      	mov	r3, r1
 8001006:	70fb      	strb	r3, [r7, #3]
	if(Buffer_IsFull(buf))
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ffbb 	bl	8000f84 <Buffer_IsFull>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d002      	beq.n	800101a <Buffer_Write+0x1e>
	{
	    Buffer_Read(buf);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ffc9 	bl	8000fac <Buffer_Read>
	}
	buf->buffer[buf->write_index] = data;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	4413      	add	r3, r2
 8001024:	78fa      	ldrb	r2, [r7, #3]
 8001026:	701a      	strb	r2, [r3, #0]
	buf->write_index++;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	605a      	str	r2, [r3, #4]
	buf->write_index %= buf->capacity;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	68d2      	ldr	r2, [r2, #12]
 800103a:	fbb3 f1f2 	udiv	r1, r3, r2
 800103e:	fb01 f202 	mul.w	r2, r1, r2
 8001042:	1a9a      	subs	r2, r3, r2
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	605a      	str	r2, [r3, #4]
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <Command_Check>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int Command_Check()
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
	int command_count = COMMAND_FIRST_BYTE;
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
	int command_status = COMMAND_NOTRECEIVED;
 800105a:	2301      	movs	r3, #1
 800105c:	60bb      	str	r3, [r7, #8]
	while (! Buffer_IsEmpty(FIFO_buf) && command_status == COMMAND_NOTRECEIVED)
 800105e:	e037      	b.n	80010d0 <Command_Check+0x80>
	{
		uint8_t data = Buffer_Read(FIFO_buf);
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <Command_Check+0xa0>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ffa1 	bl	8000fac <Buffer_Read>
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
		switch (command_count)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2b02      	cmp	r3, #2
 8001072:	d021      	beq.n	80010b8 <Command_Check+0x68>
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b02      	cmp	r3, #2
 8001078:	dc2a      	bgt.n	80010d0 <Command_Check+0x80>
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <Command_Check+0x38>
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d00c      	beq.n	80010a0 <Command_Check+0x50>
 8001086:	e023      	b.n	80010d0 <Command_Check+0x80>
		{
		case COMMAND_FIRST_BYTE:
			if (data == 0)
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d102      	bne.n	8001094 <Command_Check+0x44>
			{
				command_count = COMMAND_SECOND_BYTE;
 800108e:	2301      	movs	r3, #1
 8001090:	60fb      	str	r3, [r7, #12]
 8001092:	e01d      	b.n	80010d0 <Command_Check+0x80>
			}
			else if(data == 255)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	2bff      	cmp	r3, #255	; 0xff
 8001098:	d11a      	bne.n	80010d0 <Command_Check+0x80>
			{
				command_count = COMMAND_SWITCH;
 800109a:	2302      	movs	r3, #2
 800109c:	60fb      	str	r3, [r7, #12]
			}
			break;
 800109e:	e017      	b.n	80010d0 <Command_Check+0x80>
		case COMMAND_SECOND_BYTE:
			if (data == 7)
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	d105      	bne.n	80010b2 <Command_Check+0x62>
			{
				command_status = COMMAND_RECEIVED;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]
				command = COMMAND_START;
 80010aa:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <Command_Check+0xa4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e00e      	b.n	80010d0 <Command_Check+0x80>
			}
			else
			{
				command_count = COMMAND_FIRST_BYTE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
			}
			break;
 80010b6:	e00b      	b.n	80010d0 <Command_Check+0x80>
		case COMMAND_SWITCH:
			if (data == 0)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d105      	bne.n	80010ca <Command_Check+0x7a>
			{
				command_status = COMMAND_RECEIVED;
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
				command = COMMAND_STOP;
 80010c2:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <Command_Check+0xa4>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	701a      	strb	r2, [r3, #0]
 80010c8:	e001      	b.n	80010ce <Command_Check+0x7e>
			}
			else
			{
				command_count = COMMAND_FIRST_BYTE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
			}
			break;
 80010ce:	bf00      	nop
	while (! Buffer_IsEmpty(FIFO_buf) && command_status == COMMAND_NOTRECEIVED)
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <Command_Check+0xa0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff35 	bl	8000f44 <Buffer_IsEmpty>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <Command_Check+0x96>
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d0bc      	beq.n	8001060 <Command_Check+0x10>
		}
	}
	return command_status;
 80010e6:	68bb      	ldr	r3, [r7, #8]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000384 	.word	0x20000384
 80010f4:	20000000 	.word	0x20000000

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  FIFO_buf = Buffer_Init(128);
 80010fe:	2080      	movs	r0, #128	; 0x80
 8001100:	f7ff fee8 	bl	8000ed4 <Buffer_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	4a70      	ldr	r2, [pc, #448]	; (80012c8 <main+0x1d0>)
 8001108:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110a:	f000 fd51 	bl	8001bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110e:	f000 f8f5 	bl	80012fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001112:	f000 fa91 	bl	8001638 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001116:	f000 f94b 	bl	80013b0 <MX_I2C1_Init>
  MX_TIM2_Init();
 800111a:	f000 f9a5 	bl	8001468 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 800111e:	f00a ffe5 	bl	800c0ec <MX_USB_DEVICE_Init>
  MX_I2C2_Init();
 8001122:	f000 f973 	bl	800140c <MX_I2C2_Init>
  MX_TIM4_Init();
 8001126:	f000 fa39 	bl	800159c <MX_TIM4_Init>
  MX_TIM3_Init();
 800112a:	f000 f9e9 	bl	8001500 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  adc_rdy = 0;
 800112e:	4b67      	ldr	r3, [pc, #412]	; (80012cc <main+0x1d4>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
  uint32_t ppg;
  uint8_t tca_data;

//  uint16_t ps;
  int setup = SETUP_NOTDONE;
 8001134:	2301      	movs	r3, #1
 8001136:	60fb      	str	r3, [r7, #12]
  command = COMMAND_NOTR;
 8001138:	4b65      	ldr	r3, [pc, #404]	; (80012d0 <main+0x1d8>)
 800113a:	2202      	movs	r2, #2
 800113c:	701a      	strb	r2, [r3, #0]
  cur_i2c = hi2c2;
 800113e:	4a65      	ldr	r2, [pc, #404]	; (80012d4 <main+0x1dc>)
 8001140:	4b65      	ldr	r3, [pc, #404]	; (80012d8 <main+0x1e0>)
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	2354      	movs	r3, #84	; 0x54
 8001148:	461a      	mov	r2, r3
 800114a:	f00c fd95 	bl	800dc78 <memcpy>
//  ChangeTimer4Period(10000-1);
  HAL_TIM_Base_Start_IT(&htim3);
 800114e:	4863      	ldr	r0, [pc, #396]	; (80012dc <main+0x1e4>)
 8001150:	f006 fadc 	bl	800770c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(Command_Check() == COMMAND_RECEIVED)
 8001154:	f7ff ff7c 	bl	8001050 <Command_Check>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d102      	bne.n	8001164 <main+0x6c>
	{
		SM_Case = ST_IDLE;
 800115e:	4b60      	ldr	r3, [pc, #384]	; (80012e0 <main+0x1e8>)
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
	}
	switch(SM_Case)
 8001164:	4b5e      	ldr	r3, [pc, #376]	; (80012e0 <main+0x1e8>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b02      	cmp	r3, #2
 800116a:	f000 80a3 	beq.w	80012b4 <main+0x1bc>
 800116e:	2b02      	cmp	r3, #2
 8001170:	dcf0      	bgt.n	8001154 <main+0x5c>
 8001172:	2b00      	cmp	r3, #0
 8001174:	d002      	beq.n	800117c <main+0x84>
 8001176:	2b01      	cmp	r3, #1
 8001178:	d010      	beq.n	800119c <main+0xa4>
 800117a:	e0a3      	b.n	80012c4 <main+0x1cc>
	{
		case ST_IDLE:
			if (command == COMMAND_START)
 800117c:	4b54      	ldr	r3, [pc, #336]	; (80012d0 <main+0x1d8>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d102      	bne.n	800118a <main+0x92>
			{
				SM_Case = ST_START;
 8001184:	4b56      	ldr	r3, [pc, #344]	; (80012e0 <main+0x1e8>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
			}
			if (command == COMMAND_STOP)
 800118a:	4b51      	ldr	r3, [pc, #324]	; (80012d0 <main+0x1d8>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	f040 8095 	bne.w	80012be <main+0x1c6>
			{
				SM_Case = ST_STOP;
 8001194:	4b52      	ldr	r3, [pc, #328]	; (80012e0 <main+0x1e8>)
 8001196:	2202      	movs	r2, #2
 8001198:	701a      	strb	r2, [r3, #0]
			}
			break;
 800119a:	e090      	b.n	80012be <main+0x1c6>
		case ST_START:

			if (setup == SETUP_NOTDONE)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d11f      	bne.n	80011e2 <main+0xea>
			{
				rate = HEARTRATE11_PPG_RATE_1MS;
 80011a2:	4b50      	ldr	r3, [pc, #320]	; (80012e4 <main+0x1ec>)
 80011a4:	2202      	movs	r2, #2
 80011a6:	701a      	strb	r2, [r3, #0]
				tca9544a_I2C_SetX(I2C_1);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f00c fa53 	bl	800d654 <tca9544a_I2C_SetX>
				OB1203_Setup();
 80011ae:	f000 faea 	bl	8001786 <OB1203_Setup>

				tca9544a_I2C_SetX(I2C_2);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f00c fa4e 	bl	800d654 <tca9544a_I2C_SetX>
				OB1203_Setup();
 80011b8:	f000 fae5 	bl	8001786 <OB1203_Setup>

				tca9544a_I2C_SetX(I2C_3);
 80011bc:	2002      	movs	r0, #2
 80011be:	f00c fa49 	bl	800d654 <tca9544a_I2C_SetX>
				OB1203_Setup();
 80011c2:	f000 fae0 	bl	8001786 <OB1203_Setup>

				setup = SETUP_DONE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
				ob1203_send_info(rate);
 80011ca:	4b46      	ldr	r3, [pc, #280]	; (80012e4 <main+0x1ec>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f00c faf2 	bl	800d7b8 <ob1203_send_info>

				BMX055_init_globals();
 80011d4:	f00b fc42 	bl	800ca5c <BMX055_init_globals>
				BMX055_setup();
 80011d8:	f00b fcaa 	bl	800cb30 <BMX055_setup>
				bmx055_send_info(100);
 80011dc:	2064      	movs	r0, #100	; 0x64
 80011de:	f00c fb14 	bl	800d80a <bmx055_send_info>
			}
			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3))
 80011e2:	2108      	movs	r1, #8
 80011e4:	4840      	ldr	r0, [pc, #256]	; (80012e8 <main+0x1f0>)
 80011e6:	f001 f87d 	bl	80022e4 <HAL_GPIO_ReadPin>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d14b      	bne.n	8001288 <main+0x190>
			{
				cur_i2c = hi2c2;
 80011f0:	4a38      	ldr	r2, [pc, #224]	; (80012d4 <main+0x1dc>)
 80011f2:	4b39      	ldr	r3, [pc, #228]	; (80012d8 <main+0x1e0>)
 80011f4:	4610      	mov	r0, r2
 80011f6:	4619      	mov	r1, r3
 80011f8:	2354      	movs	r3, #84	; 0x54
 80011fa:	461a      	mov	r2, r3
 80011fc:	f00c fd3c 	bl	800dc78 <memcpy>
				tca9544a_I2C_ReadX(&tca_data);
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	4618      	mov	r0, r3
 8001204:	f00c fa3e 	bl	800d684 <tca9544a_I2C_ReadX>
				tca_data = tca_data >> 4;
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	091b      	lsrs	r3, r3, #4
 800120c:	b2db      	uxtb	r3, r3
 800120e:	71fb      	strb	r3, [r7, #7]
				if(tca_data && I2C1_INT)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00f      	beq.n	8001236 <main+0x13e>
				{
					tca9544a_I2C_SetX(I2C_1);
 8001216:	2000      	movs	r0, #0
 8001218:	f00c fa1c 	bl	800d654 <tca9544a_I2C_SetX>
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
					memset(&ppg, 0, sizeof(ppg));
					heartrate11_read_fifo(0, &ppg);
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	4619      	mov	r1, r3
 8001226:	2000      	movs	r0, #0
 8001228:	f00c fcd0 	bl	800dbcc <heartrate11_read_fifo>
					ob1203_send_results(ppg, I2C1_INT);
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	2101      	movs	r1, #1
 8001230:	4618      	mov	r0, r3
 8001232:	f00c fa45 	bl	800d6c0 <ob1203_send_results>
				}
				if(tca_data && I2C2_INT)
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00f      	beq.n	800125c <main+0x164>
				{
					tca9544a_I2C_SetX(I2C_2);
 800123c:	2001      	movs	r0, #1
 800123e:	f00c fa09 	bl	800d654 <tca9544a_I2C_SetX>
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
					memset(&ppg, 0, sizeof(ppg));
					heartrate11_read_fifo(0, &ppg);
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	4619      	mov	r1, r3
 800124c:	2000      	movs	r0, #0
 800124e:	f00c fcbd 	bl	800dbcc <heartrate11_read_fifo>
					ob1203_send_results(ppg, I2C2_INT);
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	2102      	movs	r1, #2
 8001256:	4618      	mov	r0, r3
 8001258:	f00c fa32 	bl	800d6c0 <ob1203_send_results>
				}
				if(tca_data && I2C3_INT)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00f      	beq.n	8001282 <main+0x18a>
				{
					tca9544a_I2C_SetX(I2C_3);
 8001262:	2002      	movs	r0, #2
 8001264:	f00c f9f6 	bl	800d654 <tca9544a_I2C_SetX>
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
					memset(&ppg, 0, sizeof(ppg));
					heartrate11_read_fifo(0, &ppg);
 800126c:	f107 0308 	add.w	r3, r7, #8
 8001270:	4619      	mov	r1, r3
 8001272:	2000      	movs	r0, #0
 8001274:	f00c fcaa 	bl	800dbcc <heartrate11_read_fifo>
					ob1203_send_results(ppg, I2C3_INT);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2103      	movs	r1, #3
 800127c:	4618      	mov	r0, r3
 800127e:	f00c fa1f 	bl	800d6c0 <ob1203_send_results>
				}
				adc_rdy = 0;
 8001282:	4b12      	ldr	r3, [pc, #72]	; (80012cc <main+0x1d4>)
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
			}
			if (BMX_rdy)
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <main+0x1f4>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d018      	beq.n	80012c2 <main+0x1ca>
			{
				readAccelData(accelCount);
 8001290:	4817      	ldr	r0, [pc, #92]	; (80012f0 <main+0x1f8>)
 8001292:	f00b fd1b 	bl	800cccc <readAccelData>
				readGyroData(gyroCount);
 8001296:	4817      	ldr	r0, [pc, #92]	; (80012f4 <main+0x1fc>)
 8001298:	f00b fd59 	bl	800cd4e <readGyroData>
				readMagData(magCount);
 800129c:	4816      	ldr	r0, [pc, #88]	; (80012f8 <main+0x200>)
 800129e:	f00b fd83 	bl	800cda8 <readMagData>
				BMX_send_result(accelCount, gyroCount, magCount);
 80012a2:	4a15      	ldr	r2, [pc, #84]	; (80012f8 <main+0x200>)
 80012a4:	4913      	ldr	r1, [pc, #76]	; (80012f4 <main+0x1fc>)
 80012a6:	4812      	ldr	r0, [pc, #72]	; (80012f0 <main+0x1f8>)
 80012a8:	f00c fa30 	bl	800d70c <BMX_send_result>
				BMX_rdy = 0;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <main+0x1f4>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80012b2:	e006      	b.n	80012c2 <main+0x1ca>
		case ST_STOP:
			OB1203_RST();
 80012b4:	f000 fa5c 	bl	8001770 <OB1203_RST>
			setup = SETUP_NOTDONE;
 80012b8:	2301      	movs	r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
			break;
 80012bc:	e002      	b.n	80012c4 <main+0x1cc>
			break;
 80012be:	bf00      	nop
 80012c0:	e748      	b.n	8001154 <main+0x5c>
			break;
 80012c2:	bf00      	nop
	if(Command_Check() == COMMAND_RECEIVED)
 80012c4:	e746      	b.n	8001154 <main+0x5c>
 80012c6:	bf00      	nop
 80012c8:	20000384 	.word	0x20000384
 80012cc:	200003dd 	.word	0x200003dd
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000388 	.word	0x20000388
 80012d8:	20000254 	.word	0x20000254
 80012dc:	200002f0 	.word	0x200002f0
 80012e0:	20000380 	.word	0x20000380
 80012e4:	200003dc 	.word	0x200003dc
 80012e8:	40010c00 	.word	0x40010c00
 80012ec:	200003de 	.word	0x200003de
 80012f0:	200015fc 	.word	0x200015fc
 80012f4:	20001604 	.word	0x20001604
 80012f8:	2000160c 	.word	0x2000160c

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001306:	2228      	movs	r2, #40	; 0x28
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f00c fcc2 	bl	800dc94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800132c:	2301      	movs	r3, #1
 800132e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001330:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001334:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133a:	2301      	movs	r3, #1
 800133c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133e:	2302      	movs	r3, #2
 8001340:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001342:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001346:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001348:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800134c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800134e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001352:	4618      	mov	r0, r3
 8001354:	f005 fcce 	bl	8006cf4 <HAL_RCC_OscConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800135e:	f000 fa28 	bl	80017b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	230f      	movs	r3, #15
 8001364:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001366:	2302      	movs	r3, #2
 8001368:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001372:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	2102      	movs	r1, #2
 800137e:	4618      	mov	r0, r3
 8001380:	f005 ff3a 	bl	80071f8 <HAL_RCC_ClockConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800138a:	f000 fa12 	bl	80017b2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800138e:	2310      	movs	r3, #16
 8001390:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	4618      	mov	r0, r3
 800139a:	f006 f8b1 	bl	8007500 <HAL_RCCEx_PeriphCLKConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80013a4:	f000 fa05 	bl	80017b2 <Error_Handler>
  }
}
 80013a8:	bf00      	nop
 80013aa:	3750      	adds	r7, #80	; 0x50
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_I2C1_Init+0x50>)
 80013b6:	4a13      	ldr	r2, [pc, #76]	; (8001404 <MX_I2C1_Init+0x54>)
 80013b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_I2C1_Init+0x50>)
 80013bc:	4a12      	ldr	r2, [pc, #72]	; (8001408 <MX_I2C1_Init+0x58>)
 80013be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_I2C1_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_I2C1_Init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_I2C1_Init+0x50>)
 80013ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <MX_I2C1_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <MX_I2C1_Init+0x50>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <MX_I2C1_Init+0x50>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <MX_I2C1_Init+0x50>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <MX_I2C1_Init+0x50>)
 80013ee:	f000 ffcb 	bl	8002388 <HAL_I2C_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013f8:	f000 f9db 	bl	80017b2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20000200 	.word	0x20000200
 8001404:	40005400 	.word	0x40005400
 8001408:	00061a80 	.word	0x00061a80

0800140c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001410:	4b12      	ldr	r3, [pc, #72]	; (800145c <MX_I2C2_Init+0x50>)
 8001412:	4a13      	ldr	r2, [pc, #76]	; (8001460 <MX_I2C2_Init+0x54>)
 8001414:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001416:	4b11      	ldr	r3, [pc, #68]	; (800145c <MX_I2C2_Init+0x50>)
 8001418:	4a12      	ldr	r2, [pc, #72]	; (8001464 <MX_I2C2_Init+0x58>)
 800141a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <MX_I2C2_Init+0x50>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_I2C2_Init+0x50>)
 8001424:	2200      	movs	r2, #0
 8001426:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <MX_I2C2_Init+0x50>)
 800142a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800142e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001430:	4b0a      	ldr	r3, [pc, #40]	; (800145c <MX_I2C2_Init+0x50>)
 8001432:	2200      	movs	r2, #0
 8001434:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_I2C2_Init+0x50>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <MX_I2C2_Init+0x50>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <MX_I2C2_Init+0x50>)
 8001444:	2200      	movs	r2, #0
 8001446:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001448:	4804      	ldr	r0, [pc, #16]	; (800145c <MX_I2C2_Init+0x50>)
 800144a:	f000 ff9d 	bl	8002388 <HAL_I2C_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001454:	f000 f9ad 	bl	80017b2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000254 	.word	0x20000254
 8001460:	40005800 	.word	0x40005800
 8001464:	00061a80 	.word	0x00061a80

08001468 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146e:	f107 0308 	add.w	r3, r7, #8
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147c:	463b      	mov	r3, r7
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001484:	4b1d      	ldr	r3, [pc, #116]	; (80014fc <MX_TIM2_Init+0x94>)
 8001486:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800148a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <MX_TIM2_Init+0x94>)
 800148e:	2200      	movs	r2, #0
 8001490:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <MX_TIM2_Init+0x94>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <MX_TIM2_Init+0x94>)
 800149a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800149e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b16      	ldr	r3, [pc, #88]	; (80014fc <MX_TIM2_Init+0x94>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a6:	4b15      	ldr	r3, [pc, #84]	; (80014fc <MX_TIM2_Init+0x94>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014ac:	4813      	ldr	r0, [pc, #76]	; (80014fc <MX_TIM2_Init+0x94>)
 80014ae:	f006 f8dd 	bl	800766c <HAL_TIM_Base_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014b8:	f000 f97b 	bl	80017b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	4619      	mov	r1, r3
 80014c8:	480c      	ldr	r0, [pc, #48]	; (80014fc <MX_TIM2_Init+0x94>)
 80014ca:	f006 fa79 	bl	80079c0 <HAL_TIM_ConfigClockSource>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014d4:	f000 f96d 	bl	80017b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d8:	2300      	movs	r3, #0
 80014da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014e0:	463b      	mov	r3, r7
 80014e2:	4619      	mov	r1, r3
 80014e4:	4805      	ldr	r0, [pc, #20]	; (80014fc <MX_TIM2_Init+0x94>)
 80014e6:	f006 fc55 	bl	8007d94 <HAL_TIMEx_MasterConfigSynchronization>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014f0:	f000 f95f 	bl	80017b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	200002a8 	.word	0x200002a8

08001500 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001506:	f107 0308 	add.w	r3, r7, #8
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001514:	463b      	mov	r3, r7
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800151c:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <MX_TIM3_Init+0x94>)
 800151e:	4a1e      	ldr	r2, [pc, #120]	; (8001598 <MX_TIM3_Init+0x98>)
 8001520:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8001522:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <MX_TIM3_Init+0x94>)
 8001524:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001528:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <MX_TIM3_Init+0x94>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001530:	4b18      	ldr	r3, [pc, #96]	; (8001594 <MX_TIM3_Init+0x94>)
 8001532:	2263      	movs	r2, #99	; 0x63
 8001534:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <MX_TIM3_Init+0x94>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153c:	4b15      	ldr	r3, [pc, #84]	; (8001594 <MX_TIM3_Init+0x94>)
 800153e:	2200      	movs	r2, #0
 8001540:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001542:	4814      	ldr	r0, [pc, #80]	; (8001594 <MX_TIM3_Init+0x94>)
 8001544:	f006 f892 	bl	800766c <HAL_TIM_Base_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800154e:	f000 f930 	bl	80017b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001556:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	; (8001594 <MX_TIM3_Init+0x94>)
 8001560:	f006 fa2e 	bl	80079c0 <HAL_TIM_ConfigClockSource>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800156a:	f000 f922 	bl	80017b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	; (8001594 <MX_TIM3_Init+0x94>)
 800157c:	f006 fc0a 	bl	8007d94 <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001586:	f000 f914 	bl	80017b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200002f0 	.word	0x200002f0
 8001598:	40000400 	.word	0x40000400

0800159c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	463b      	mov	r3, r7
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <MX_TIM4_Init+0x94>)
 80015ba:	4a1e      	ldr	r2, [pc, #120]	; (8001634 <MX_TIM4_Init+0x98>)
 80015bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <MX_TIM4_Init+0x94>)
 80015c0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80015c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c6:	4b1a      	ldr	r3, [pc, #104]	; (8001630 <MX_TIM4_Init+0x94>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80015cc:	4b18      	ldr	r3, [pc, #96]	; (8001630 <MX_TIM4_Init+0x94>)
 80015ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d4:	4b16      	ldr	r3, [pc, #88]	; (8001630 <MX_TIM4_Init+0x94>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015da:	4b15      	ldr	r3, [pc, #84]	; (8001630 <MX_TIM4_Init+0x94>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015e0:	4813      	ldr	r0, [pc, #76]	; (8001630 <MX_TIM4_Init+0x94>)
 80015e2:	f006 f843 	bl	800766c <HAL_TIM_Base_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80015ec:	f000 f8e1 	bl	80017b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015f6:	f107 0308 	add.w	r3, r7, #8
 80015fa:	4619      	mov	r1, r3
 80015fc:	480c      	ldr	r0, [pc, #48]	; (8001630 <MX_TIM4_Init+0x94>)
 80015fe:	f006 f9df 	bl	80079c0 <HAL_TIM_ConfigClockSource>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001608:	f000 f8d3 	bl	80017b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001614:	463b      	mov	r3, r7
 8001616:	4619      	mov	r1, r3
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <MX_TIM4_Init+0x94>)
 800161a:	f006 fbbb 	bl	8007d94 <HAL_TIMEx_MasterConfigSynchronization>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001624:	f000 f8c5 	bl	80017b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000338 	.word	0x20000338
 8001634:	40000800 	.word	0x40000800

08001638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164c:	4b42      	ldr	r3, [pc, #264]	; (8001758 <MX_GPIO_Init+0x120>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	4a41      	ldr	r2, [pc, #260]	; (8001758 <MX_GPIO_Init+0x120>)
 8001652:	f043 0310 	orr.w	r3, r3, #16
 8001656:	6193      	str	r3, [r2, #24]
 8001658:	4b3f      	ldr	r3, [pc, #252]	; (8001758 <MX_GPIO_Init+0x120>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	f003 0310 	and.w	r3, r3, #16
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001664:	4b3c      	ldr	r3, [pc, #240]	; (8001758 <MX_GPIO_Init+0x120>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	4a3b      	ldr	r2, [pc, #236]	; (8001758 <MX_GPIO_Init+0x120>)
 800166a:	f043 0320 	orr.w	r3, r3, #32
 800166e:	6193      	str	r3, [r2, #24]
 8001670:	4b39      	ldr	r3, [pc, #228]	; (8001758 <MX_GPIO_Init+0x120>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f003 0320 	and.w	r3, r3, #32
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167c:	4b36      	ldr	r3, [pc, #216]	; (8001758 <MX_GPIO_Init+0x120>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	4a35      	ldr	r2, [pc, #212]	; (8001758 <MX_GPIO_Init+0x120>)
 8001682:	f043 0308 	orr.w	r3, r3, #8
 8001686:	6193      	str	r3, [r2, #24]
 8001688:	4b33      	ldr	r3, [pc, #204]	; (8001758 <MX_GPIO_Init+0x120>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001694:	4b30      	ldr	r3, [pc, #192]	; (8001758 <MX_GPIO_Init+0x120>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a2f      	ldr	r2, [pc, #188]	; (8001758 <MX_GPIO_Init+0x120>)
 800169a:	f043 0304 	orr.w	r3, r3, #4
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b2d      	ldr	r3, [pc, #180]	; (8001758 <MX_GPIO_Init+0x120>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	603b      	str	r3, [r7, #0]
 80016aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016b2:	482a      	ldr	r0, [pc, #168]	; (800175c <MX_GPIO_Init+0x124>)
 80016b4:	f000 fe2d 	bl	8002312 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80016b8:	2200      	movs	r2, #0
 80016ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016be:	4828      	ldr	r0, [pc, #160]	; (8001760 <MX_GPIO_Init+0x128>)
 80016c0:	f000 fe27 	bl	8002312 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ca:	2301      	movs	r3, #1
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d2:	2302      	movs	r3, #2
 80016d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d6:	f107 0310 	add.w	r3, r7, #16
 80016da:	4619      	mov	r1, r3
 80016dc:	481f      	ldr	r0, [pc, #124]	; (800175c <MX_GPIO_Init+0x124>)
 80016de:	f000 fc7d 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2302      	movs	r3, #2
 80016f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	4619      	mov	r1, r3
 80016fa:	4819      	ldr	r0, [pc, #100]	; (8001760 <MX_GPIO_Init+0x128>)
 80016fc:	f000 fc6e 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001700:	2308      	movs	r3, #8
 8001702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001704:	4b17      	ldr	r3, [pc, #92]	; (8001764 <MX_GPIO_Init+0x12c>)
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001708:	2301      	movs	r3, #1
 800170a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	4619      	mov	r1, r3
 8001712:	4815      	ldr	r0, [pc, #84]	; (8001768 <MX_GPIO_Init+0x130>)
 8001714:	f000 fc62 	bl	8001fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001718:	2320      	movs	r3, #32
 800171a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800171c:	4b13      	ldr	r3, [pc, #76]	; (800176c <MX_GPIO_Init+0x134>)
 800171e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001720:	2301      	movs	r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001724:	f107 0310 	add.w	r3, r7, #16
 8001728:	4619      	mov	r1, r3
 800172a:	480f      	ldr	r0, [pc, #60]	; (8001768 <MX_GPIO_Init+0x130>)
 800172c:	f000 fc56 	bl	8001fdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	2100      	movs	r1, #0
 8001734:	2009      	movs	r0, #9
 8001736:	f000 fb98 	bl	8001e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800173a:	2009      	movs	r0, #9
 800173c:	f000 fbb1 	bl	8001ea2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001740:	2200      	movs	r2, #0
 8001742:	2100      	movs	r1, #0
 8001744:	2017      	movs	r0, #23
 8001746:	f000 fb90 	bl	8001e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800174a:	2017      	movs	r0, #23
 800174c:	f000 fba9 	bl	8001ea2 <HAL_NVIC_EnableIRQ>

}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40021000 	.word	0x40021000
 800175c:	40011000 	.word	0x40011000
 8001760:	40010800 	.word	0x40010800
 8001764:	10110000 	.word	0x10110000
 8001768:	40010c00 	.word	0x40010c00
 800176c:	10210000 	.word	0x10210000

08001770 <OB1203_RST>:

/* USER CODE BEGIN 4 */
void OB1203_RST(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
	heartrate11_t heartrate11;
	heartrate11_reset_device(&heartrate11);
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	4618      	mov	r0, r3
 800177a:	f00c f97b 	bl	800da74 <heartrate11_reset_device>
}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <OB1203_Setup>:

void OB1203_Setup(void)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
	heartrate11_t heartrate11;
	uint8_t data = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	70fb      	strb	r3, [r7, #3]
	if(HEARTRATE11_OK == heartrate11_read_register(0, HEARTRATE11_REG_PART_ID, &data))
 8001790:	1cfb      	adds	r3, r7, #3
 8001792:	461a      	mov	r2, r3
 8001794:	213d      	movs	r1, #61	; 0x3d
 8001796:	2000      	movs	r0, #0
 8001798:	f00c f95a 	bl	800da50 <heartrate11_read_register>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d103      	bne.n	80017aa <OB1203_Setup+0x24>
	{
		heartrate11_default_cfg(&heartrate11);
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	4618      	mov	r0, r3
 80017a6:	f00c f859 	bl	800d85c <heartrate11_default_cfg>
	}
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b6:	b672      	cpsid	i
}
 80017b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017ba:	e7fe      	b.n	80017ba <Error_Handler+0x8>

080017bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017c2:	4b15      	ldr	r3, [pc, #84]	; (8001818 <HAL_MspInit+0x5c>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	4a14      	ldr	r2, [pc, #80]	; (8001818 <HAL_MspInit+0x5c>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6193      	str	r3, [r2, #24]
 80017ce:	4b12      	ldr	r3, [pc, #72]	; (8001818 <HAL_MspInit+0x5c>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <HAL_MspInit+0x5c>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <HAL_MspInit+0x5c>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <HAL_MspInit+0x5c>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017f2:	4b0a      	ldr	r3, [pc, #40]	; (800181c <HAL_MspInit+0x60>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	4a04      	ldr	r2, [pc, #16]	; (800181c <HAL_MspInit+0x60>)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr
 8001818:	40021000 	.word	0x40021000
 800181c:	40010000 	.word	0x40010000

08001820 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	; 0x28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 0318 	add.w	r3, r7, #24
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a3b      	ldr	r2, [pc, #236]	; (8001928 <HAL_I2C_MspInit+0x108>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d134      	bne.n	80018aa <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001840:	4b3a      	ldr	r3, [pc, #232]	; (800192c <HAL_I2C_MspInit+0x10c>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a39      	ldr	r2, [pc, #228]	; (800192c <HAL_I2C_MspInit+0x10c>)
 8001846:	f043 0308 	orr.w	r3, r3, #8
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b37      	ldr	r3, [pc, #220]	; (800192c <HAL_I2C_MspInit+0x10c>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f003 0308 	and.w	r3, r3, #8
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001858:	23c0      	movs	r3, #192	; 0xc0
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800185c:	2312      	movs	r3, #18
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001864:	f107 0318 	add.w	r3, r7, #24
 8001868:	4619      	mov	r1, r3
 800186a:	4831      	ldr	r0, [pc, #196]	; (8001930 <HAL_I2C_MspInit+0x110>)
 800186c:	f000 fbb6 	bl	8001fdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001870:	4b2e      	ldr	r3, [pc, #184]	; (800192c <HAL_I2C_MspInit+0x10c>)
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	4a2d      	ldr	r2, [pc, #180]	; (800192c <HAL_I2C_MspInit+0x10c>)
 8001876:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800187a:	61d3      	str	r3, [r2, #28]
 800187c:	4b2b      	ldr	r3, [pc, #172]	; (800192c <HAL_I2C_MspInit+0x10c>)
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001888:	2200      	movs	r2, #0
 800188a:	2100      	movs	r1, #0
 800188c:	201f      	movs	r0, #31
 800188e:	f000 faec 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001892:	201f      	movs	r0, #31
 8001894:	f000 fb05 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001898:	2200      	movs	r2, #0
 800189a:	2100      	movs	r1, #0
 800189c:	2020      	movs	r0, #32
 800189e:	f000 fae4 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80018a2:	2020      	movs	r0, #32
 80018a4:	f000 fafd 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80018a8:	e039      	b.n	800191e <HAL_I2C_MspInit+0xfe>
  else if(hi2c->Instance==I2C2)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a21      	ldr	r2, [pc, #132]	; (8001934 <HAL_I2C_MspInit+0x114>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d134      	bne.n	800191e <HAL_I2C_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b1d      	ldr	r3, [pc, #116]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a1c      	ldr	r2, [pc, #112]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018ba:	f043 0308 	orr.w	r3, r3, #8
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b1a      	ldr	r3, [pc, #104]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018d2:	2312      	movs	r3, #18
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018da:	f107 0318 	add.w	r3, r7, #24
 80018de:	4619      	mov	r1, r3
 80018e0:	4813      	ldr	r0, [pc, #76]	; (8001930 <HAL_I2C_MspInit+0x110>)
 80018e2:	f000 fb7b 	bl	8001fdc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018e6:	4b11      	ldr	r3, [pc, #68]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a10      	ldr	r2, [pc, #64]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <HAL_I2C_MspInit+0x10c>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	2021      	movs	r0, #33	; 0x21
 8001904:	f000 fab1 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001908:	2021      	movs	r0, #33	; 0x21
 800190a:	f000 faca 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2022      	movs	r0, #34	; 0x22
 8001914:	f000 faa9 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8001918:	2022      	movs	r0, #34	; 0x22
 800191a:	f000 fac2 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	; 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40005400 	.word	0x40005400
 800192c:	40021000 	.word	0x40021000
 8001930:	40010c00 	.word	0x40010c00
 8001934:	40005800 	.word	0x40005800

08001938 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001948:	d10c      	bne.n	8001964 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4a21      	ldr	r2, [pc, #132]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	61d3      	str	r3, [r2, #28]
 8001956:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001962:	e032      	b.n	80019ca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a1b      	ldr	r2, [pc, #108]	; (80019d8 <HAL_TIM_Base_MspInit+0xa0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d114      	bne.n	8001998 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	4a18      	ldr	r2, [pc, #96]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	61d3      	str	r3, [r2, #28]
 800197a:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	201d      	movs	r0, #29
 800198c:	f000 fa6d 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001990:	201d      	movs	r0, #29
 8001992:	f000 fa86 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
}
 8001996:	e018      	b.n	80019ca <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0f      	ldr	r2, [pc, #60]	; (80019dc <HAL_TIM_Base_MspInit+0xa4>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d113      	bne.n	80019ca <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019a2:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4a0b      	ldr	r2, [pc, #44]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 80019a8:	f043 0304 	orr.w	r3, r3, #4
 80019ac:	61d3      	str	r3, [r2, #28]
 80019ae:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <HAL_TIM_Base_MspInit+0x9c>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f003 0304 	and.w	r3, r3, #4
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2100      	movs	r1, #0
 80019be:	201e      	movs	r0, #30
 80019c0:	f000 fa53 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80019c4:	201e      	movs	r0, #30
 80019c6:	f000 fa6c 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
}
 80019ca:	bf00      	nop
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40000400 	.word	0x40000400
 80019dc:	40000800 	.word	0x40000800

080019e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e4:	e7fe      	b.n	80019e4 <NMI_Handler+0x4>

080019e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler+0x4>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <MemManage_Handler+0x4>

080019f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <BusFault_Handler+0x4>

080019f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <UsageFault_Handler+0x4>

080019fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr

08001a0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr

08001a16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr

08001a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a26:	f000 f909 	bl	8001c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  adc_rdy = 1;
 8001a34:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <EXTI3_IRQHandler+0x14>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001a3a:	2008      	movs	r0, #8
 8001a3c:	f000 fc82 	bl	8002344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200003dd 	.word	0x200003dd

08001a48 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001a4c:	4802      	ldr	r0, [pc, #8]	; (8001a58 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001a4e:	f003 fdbe 	bl	80055ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200010b0 	.word	0x200010b0

08001a5c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001a60:	2020      	movs	r0, #32
 8001a62:	f000 fc6f 	bl	8002344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	BMX_rdy = 1;
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <TIM3_IRQHandler+0x14>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a76:	4803      	ldr	r0, [pc, #12]	; (8001a84 <TIM3_IRQHandler+0x18>)
 8001a78:	f005 fe9a 	bl	80077b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	200003de 	.word	0x200003de
 8001a84:	200002f0 	.word	0x200002f0

08001a88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a8c:	4802      	ldr	r0, [pc, #8]	; (8001a98 <TIM4_IRQHandler+0x10>)
 8001a8e:	f005 fe8f 	bl	80077b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000338 	.word	0x20000338

08001a9c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001aa0:	4802      	ldr	r0, [pc, #8]	; (8001aac <I2C1_EV_IRQHandler+0x10>)
 8001aa2:	f001 fb7b 	bl	800319c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000200 	.word	0x20000200

08001ab0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <I2C1_ER_IRQHandler+0x10>)
 8001ab6:	f001 fce2 	bl	800347e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000200 	.word	0x20000200

08001ac4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001ac8:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <I2C2_EV_IRQHandler+0x10>)
 8001aca:	f001 fb67 	bl	800319c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000254 	.word	0x20000254

08001ad8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <I2C2_ER_IRQHandler+0x10>)
 8001ade:	f001 fcce 	bl	800347e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000254 	.word	0x20000254

08001aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af4:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <_sbrk+0x5c>)
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <_sbrk+0x60>)
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <_sbrk+0x64>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <_sbrk+0x68>)
 8001b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d207      	bcs.n	8001b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b1c:	f00c f87a 	bl	800dc14 <__errno>
 8001b20:	4603      	mov	r3, r0
 8001b22:	220c      	movs	r2, #12
 8001b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	e009      	b.n	8001b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <_sbrk+0x64>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <_sbrk+0x64>)
 8001b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20005000 	.word	0x20005000
 8001b4c:	00000400 	.word	0x00000400
 8001b50:	200003e0 	.word	0x200003e0
 8001b54:	20001650 	.word	0x20001650

08001b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b64:	480c      	ldr	r0, [pc, #48]	; (8001b98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b66:	490d      	ldr	r1, [pc, #52]	; (8001b9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b68:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b6c:	e002      	b.n	8001b74 <LoopCopyDataInit>

08001b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b72:	3304      	adds	r3, #4

08001b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b78:	d3f9      	bcc.n	8001b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b7c:	4c0a      	ldr	r4, [pc, #40]	; (8001ba8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b80:	e001      	b.n	8001b86 <LoopFillZerobss>

08001b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b84:	3204      	adds	r2, #4

08001b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b88:	d3fb      	bcc.n	8001b82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b8a:	f7ff ffe5 	bl	8001b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b8e:	f00c f847 	bl	800dc20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b92:	f7ff fab1 	bl	80010f8 <main>
  bx lr
 8001b96:	4770      	bx	lr
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b9c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001ba0:	0800de9c 	.word	0x0800de9c
  ldr r2, =_sbss
 8001ba4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001ba8:	2000164c 	.word	0x2000164c

08001bac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC1_2_IRQHandler>
	...

08001bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <HAL_Init+0x28>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <HAL_Init+0x28>)
 8001bba:	f043 0310 	orr.w	r3, r3, #16
 8001bbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc0:	2003      	movs	r0, #3
 8001bc2:	f000 f947 	bl	8001e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bc6:	200f      	movs	r0, #15
 8001bc8:	f000 f808 	bl	8001bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bcc:	f7ff fdf6 	bl	80017bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40022000 	.word	0x40022000

08001bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be4:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <HAL_InitTick+0x54>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_InitTick+0x58>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 f95f 	bl	8001ebe <HAL_SYSTICK_Config>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00e      	b.n	8001c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b0f      	cmp	r3, #15
 8001c0e:	d80a      	bhi.n	8001c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c10:	2200      	movs	r2, #0
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f000 f927 	bl	8001e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <HAL_InitTick+0x5c>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	e000      	b.n	8001c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000004 	.word	0x20000004
 8001c34:	2000000c 	.word	0x2000000c
 8001c38:	20000008 	.word	0x20000008

08001c3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <HAL_IncTick+0x1c>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <HAL_IncTick+0x20>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <HAL_IncTick+0x20>)
 8001c4e:	6013      	str	r3, [r2, #0]
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr
 8001c58:	2000000c 	.word	0x2000000c
 8001c5c:	200003e4 	.word	0x200003e4

08001c60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return uwTick;
 8001c64:	4b02      	ldr	r3, [pc, #8]	; (8001c70 <HAL_GetTick+0x10>)
 8001c66:	681b      	ldr	r3, [r3, #0]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr
 8001c70:	200003e4 	.word	0x200003e4

08001c74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c7c:	f7ff fff0 	bl	8001c60 <HAL_GetTick>
 8001c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8c:	d005      	beq.n	8001c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <HAL_Delay+0x44>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4413      	add	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c9a:	bf00      	nop
 8001c9c:	f7ff ffe0 	bl	8001c60 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d8f7      	bhi.n	8001c9c <HAL_Delay+0x28>
  {
  }
}
 8001cac:	bf00      	nop
 8001cae:	bf00      	nop
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	2000000c 	.word	0x2000000c

08001cbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <__NVIC_GetPriorityGrouping+0x18>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	0a1b      	lsrs	r3, r3, #8
 8001d0e:	f003 0307 	and.w	r3, r3, #7
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	db0b      	blt.n	8001d4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	f003 021f 	and.w	r2, r3, #31
 8001d38:	4906      	ldr	r1, [pc, #24]	; (8001d54 <__NVIC_EnableIRQ+0x34>)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	095b      	lsrs	r3, r3, #5
 8001d40:	2001      	movs	r0, #1
 8001d42:	fa00 f202 	lsl.w	r2, r0, r2
 8001d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	e000e100 	.word	0xe000e100

08001d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	6039      	str	r1, [r7, #0]
 8001d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	db0a      	blt.n	8001d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	490c      	ldr	r1, [pc, #48]	; (8001da4 <__NVIC_SetPriority+0x4c>)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	0112      	lsls	r2, r2, #4
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	440b      	add	r3, r1
 8001d7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d80:	e00a      	b.n	8001d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	4908      	ldr	r1, [pc, #32]	; (8001da8 <__NVIC_SetPriority+0x50>)
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	3b04      	subs	r3, #4
 8001d90:	0112      	lsls	r2, r2, #4
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	440b      	add	r3, r1
 8001d96:	761a      	strb	r2, [r3, #24]
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b089      	sub	sp, #36	; 0x24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f1c3 0307 	rsb	r3, r3, #7
 8001dc6:	2b04      	cmp	r3, #4
 8001dc8:	bf28      	it	cs
 8001dca:	2304      	movcs	r3, #4
 8001dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	2b06      	cmp	r3, #6
 8001dd4:	d902      	bls.n	8001ddc <NVIC_EncodePriority+0x30>
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3b03      	subs	r3, #3
 8001dda:	e000      	b.n	8001dde <NVIC_EncodePriority+0x32>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de0:	f04f 32ff 	mov.w	r2, #4294967295
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43da      	mvns	r2, r3
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	401a      	ands	r2, r3
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df4:	f04f 31ff 	mov.w	r1, #4294967295
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfe:	43d9      	mvns	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e04:	4313      	orrs	r3, r2
         );
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3724      	adds	r7, #36	; 0x24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr

08001e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e20:	d301      	bcc.n	8001e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e22:	2301      	movs	r3, #1
 8001e24:	e00f      	b.n	8001e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <SysTick_Config+0x40>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e2e:	210f      	movs	r1, #15
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	f7ff ff90 	bl	8001d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e38:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <SysTick_Config+0x40>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e3e:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <SysTick_Config+0x40>)
 8001e40:	2207      	movs	r2, #7
 8001e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	e000e010 	.word	0xe000e010

08001e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ff2d 	bl	8001cbc <__NVIC_SetPriorityGrouping>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	4603      	mov	r3, r0
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
 8001e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7c:	f7ff ff42 	bl	8001d04 <__NVIC_GetPriorityGrouping>
 8001e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	68b9      	ldr	r1, [r7, #8]
 8001e86:	6978      	ldr	r0, [r7, #20]
 8001e88:	f7ff ff90 	bl	8001dac <NVIC_EncodePriority>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff5f 	bl	8001d58 <__NVIC_SetPriority>
}
 8001e9a:	bf00      	nop
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff35 	bl	8001d20 <__NVIC_EnableIRQ>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ffa2 	bl	8001e10 <SysTick_Config>
 8001ecc:	4603      	mov	r3, r0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d005      	beq.n	8001efa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e051      	b.n	8001f9e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 020e 	bic.w	r2, r2, #14
 8001f08:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0201 	bic.w	r2, r2, #1
 8001f18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a22      	ldr	r2, [pc, #136]	; (8001fa8 <HAL_DMA_Abort_IT+0xd0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d029      	beq.n	8001f78 <HAL_DMA_Abort_IT+0xa0>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a20      	ldr	r2, [pc, #128]	; (8001fac <HAL_DMA_Abort_IT+0xd4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d022      	beq.n	8001f74 <HAL_DMA_Abort_IT+0x9c>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a1f      	ldr	r2, [pc, #124]	; (8001fb0 <HAL_DMA_Abort_IT+0xd8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d01a      	beq.n	8001f6e <HAL_DMA_Abort_IT+0x96>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a1d      	ldr	r2, [pc, #116]	; (8001fb4 <HAL_DMA_Abort_IT+0xdc>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d012      	beq.n	8001f68 <HAL_DMA_Abort_IT+0x90>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a1c      	ldr	r2, [pc, #112]	; (8001fb8 <HAL_DMA_Abort_IT+0xe0>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d00a      	beq.n	8001f62 <HAL_DMA_Abort_IT+0x8a>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a1a      	ldr	r2, [pc, #104]	; (8001fbc <HAL_DMA_Abort_IT+0xe4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d102      	bne.n	8001f5c <HAL_DMA_Abort_IT+0x84>
 8001f56:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f5a:	e00e      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f60:	e00b      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f66:	e008      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f6c:	e005      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f72:	e002      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f74:	2310      	movs	r3, #16
 8001f76:	e000      	b.n	8001f7a <HAL_DMA_Abort_IT+0xa2>
 8001f78:	2301      	movs	r3, #1
 8001f7a:	4a11      	ldr	r2, [pc, #68]	; (8001fc0 <HAL_DMA_Abort_IT+0xe8>)
 8001f7c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2201      	movs	r2, #1
 8001f82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	4798      	blx	r3
    } 
  }
  return status;
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40020008 	.word	0x40020008
 8001fac:	4002001c 	.word	0x4002001c
 8001fb0:	40020030 	.word	0x40020030
 8001fb4:	40020044 	.word	0x40020044
 8001fb8:	40020058 	.word	0x40020058
 8001fbc:	4002006c 	.word	0x4002006c
 8001fc0:	40020000 	.word	0x40020000

08001fc4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b08b      	sub	sp, #44	; 0x2c
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fee:	e169      	b.n	80022c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	429a      	cmp	r2, r3
 800200a:	f040 8158 	bne.w	80022be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	4a9a      	ldr	r2, [pc, #616]	; (800227c <HAL_GPIO_Init+0x2a0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d05e      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002018:	4a98      	ldr	r2, [pc, #608]	; (800227c <HAL_GPIO_Init+0x2a0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d875      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800201e:	4a98      	ldr	r2, [pc, #608]	; (8002280 <HAL_GPIO_Init+0x2a4>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d058      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002024:	4a96      	ldr	r2, [pc, #600]	; (8002280 <HAL_GPIO_Init+0x2a4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d86f      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800202a:	4a96      	ldr	r2, [pc, #600]	; (8002284 <HAL_GPIO_Init+0x2a8>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d052      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002030:	4a94      	ldr	r2, [pc, #592]	; (8002284 <HAL_GPIO_Init+0x2a8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d869      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002036:	4a94      	ldr	r2, [pc, #592]	; (8002288 <HAL_GPIO_Init+0x2ac>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d04c      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 800203c:	4a92      	ldr	r2, [pc, #584]	; (8002288 <HAL_GPIO_Init+0x2ac>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d863      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002042:	4a92      	ldr	r2, [pc, #584]	; (800228c <HAL_GPIO_Init+0x2b0>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d046      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
 8002048:	4a90      	ldr	r2, [pc, #576]	; (800228c <HAL_GPIO_Init+0x2b0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d85d      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 800204e:	2b12      	cmp	r3, #18
 8002050:	d82a      	bhi.n	80020a8 <HAL_GPIO_Init+0xcc>
 8002052:	2b12      	cmp	r3, #18
 8002054:	d859      	bhi.n	800210a <HAL_GPIO_Init+0x12e>
 8002056:	a201      	add	r2, pc, #4	; (adr r2, 800205c <HAL_GPIO_Init+0x80>)
 8002058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205c:	080020d7 	.word	0x080020d7
 8002060:	080020b1 	.word	0x080020b1
 8002064:	080020c3 	.word	0x080020c3
 8002068:	08002105 	.word	0x08002105
 800206c:	0800210b 	.word	0x0800210b
 8002070:	0800210b 	.word	0x0800210b
 8002074:	0800210b 	.word	0x0800210b
 8002078:	0800210b 	.word	0x0800210b
 800207c:	0800210b 	.word	0x0800210b
 8002080:	0800210b 	.word	0x0800210b
 8002084:	0800210b 	.word	0x0800210b
 8002088:	0800210b 	.word	0x0800210b
 800208c:	0800210b 	.word	0x0800210b
 8002090:	0800210b 	.word	0x0800210b
 8002094:	0800210b 	.word	0x0800210b
 8002098:	0800210b 	.word	0x0800210b
 800209c:	0800210b 	.word	0x0800210b
 80020a0:	080020b9 	.word	0x080020b9
 80020a4:	080020cd 	.word	0x080020cd
 80020a8:	4a79      	ldr	r2, [pc, #484]	; (8002290 <HAL_GPIO_Init+0x2b4>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d013      	beq.n	80020d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020ae:	e02c      	b.n	800210a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	623b      	str	r3, [r7, #32]
          break;
 80020b6:	e029      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	3304      	adds	r3, #4
 80020be:	623b      	str	r3, [r7, #32]
          break;
 80020c0:	e024      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	3308      	adds	r3, #8
 80020c8:	623b      	str	r3, [r7, #32]
          break;
 80020ca:	e01f      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	330c      	adds	r3, #12
 80020d2:	623b      	str	r3, [r7, #32]
          break;
 80020d4:	e01a      	b.n	800210c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d102      	bne.n	80020e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020de:	2304      	movs	r3, #4
 80020e0:	623b      	str	r3, [r7, #32]
          break;
 80020e2:	e013      	b.n	800210c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020ec:	2308      	movs	r3, #8
 80020ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	69fa      	ldr	r2, [r7, #28]
 80020f4:	611a      	str	r2, [r3, #16]
          break;
 80020f6:	e009      	b.n	800210c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020f8:	2308      	movs	r3, #8
 80020fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69fa      	ldr	r2, [r7, #28]
 8002100:	615a      	str	r2, [r3, #20]
          break;
 8002102:	e003      	b.n	800210c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002104:	2300      	movs	r3, #0
 8002106:	623b      	str	r3, [r7, #32]
          break;
 8002108:	e000      	b.n	800210c <HAL_GPIO_Init+0x130>
          break;
 800210a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	2bff      	cmp	r3, #255	; 0xff
 8002110:	d801      	bhi.n	8002116 <HAL_GPIO_Init+0x13a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	e001      	b.n	800211a <HAL_GPIO_Init+0x13e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	3304      	adds	r3, #4
 800211a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	2bff      	cmp	r3, #255	; 0xff
 8002120:	d802      	bhi.n	8002128 <HAL_GPIO_Init+0x14c>
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	e002      	b.n	800212e <HAL_GPIO_Init+0x152>
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	3b08      	subs	r3, #8
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	210f      	movs	r1, #15
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	fa01 f303 	lsl.w	r3, r1, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	401a      	ands	r2, r3
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	fa01 f303 	lsl.w	r3, r1, r3
 8002148:	431a      	orrs	r2, r3
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80b1 	beq.w	80022be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800215c:	4b4d      	ldr	r3, [pc, #308]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	4a4c      	ldr	r2, [pc, #304]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6193      	str	r3, [r2, #24]
 8002168:	4b4a      	ldr	r3, [pc, #296]	; (8002294 <HAL_GPIO_Init+0x2b8>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002174:	4a48      	ldr	r2, [pc, #288]	; (8002298 <HAL_GPIO_Init+0x2bc>)
 8002176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	3302      	adds	r3, #2
 800217c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002180:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	4013      	ands	r3, r2
 8002196:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a40      	ldr	r2, [pc, #256]	; (800229c <HAL_GPIO_Init+0x2c0>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d013      	beq.n	80021c8 <HAL_GPIO_Init+0x1ec>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4a3f      	ldr	r2, [pc, #252]	; (80022a0 <HAL_GPIO_Init+0x2c4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d00d      	beq.n	80021c4 <HAL_GPIO_Init+0x1e8>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a3e      	ldr	r2, [pc, #248]	; (80022a4 <HAL_GPIO_Init+0x2c8>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d007      	beq.n	80021c0 <HAL_GPIO_Init+0x1e4>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a3d      	ldr	r2, [pc, #244]	; (80022a8 <HAL_GPIO_Init+0x2cc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d101      	bne.n	80021bc <HAL_GPIO_Init+0x1e0>
 80021b8:	2303      	movs	r3, #3
 80021ba:	e006      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021bc:	2304      	movs	r3, #4
 80021be:	e004      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c0:	2302      	movs	r3, #2
 80021c2:	e002      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <HAL_GPIO_Init+0x1ee>
 80021c8:	2300      	movs	r3, #0
 80021ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021cc:	f002 0203 	and.w	r2, r2, #3
 80021d0:	0092      	lsls	r2, r2, #2
 80021d2:	4093      	lsls	r3, r2
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021da:	492f      	ldr	r1, [pc, #188]	; (8002298 <HAL_GPIO_Init+0x2bc>)
 80021dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d006      	beq.n	8002202 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021f4:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	492c      	ldr	r1, [pc, #176]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e006      	b.n	8002210 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002202:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	43db      	mvns	r3, r3
 800220a:	4928      	ldr	r1, [pc, #160]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800220c:	4013      	ands	r3, r2
 800220e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d006      	beq.n	800222a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800221c:	4b23      	ldr	r3, [pc, #140]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800221e:	685a      	ldr	r2, [r3, #4]
 8002220:	4922      	ldr	r1, [pc, #136]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
 8002228:	e006      	b.n	8002238 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	43db      	mvns	r3, r3
 8002232:	491e      	ldr	r1, [pc, #120]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002234:	4013      	ands	r3, r2
 8002236:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002244:	4b19      	ldr	r3, [pc, #100]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	4918      	ldr	r1, [pc, #96]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	608b      	str	r3, [r1, #8]
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002252:	4b16      	ldr	r3, [pc, #88]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	43db      	mvns	r3, r3
 800225a:	4914      	ldr	r1, [pc, #80]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800225c:	4013      	ands	r3, r2
 800225e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d021      	beq.n	80022b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	490e      	ldr	r1, [pc, #56]	; (80022ac <HAL_GPIO_Init+0x2d0>)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	4313      	orrs	r3, r2
 8002276:	60cb      	str	r3, [r1, #12]
 8002278:	e021      	b.n	80022be <HAL_GPIO_Init+0x2e2>
 800227a:	bf00      	nop
 800227c:	10320000 	.word	0x10320000
 8002280:	10310000 	.word	0x10310000
 8002284:	10220000 	.word	0x10220000
 8002288:	10210000 	.word	0x10210000
 800228c:	10120000 	.word	0x10120000
 8002290:	10110000 	.word	0x10110000
 8002294:	40021000 	.word	0x40021000
 8002298:	40010000 	.word	0x40010000
 800229c:	40010800 	.word	0x40010800
 80022a0:	40010c00 	.word	0x40010c00
 80022a4:	40011000 	.word	0x40011000
 80022a8:	40011400 	.word	0x40011400
 80022ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_GPIO_Init+0x304>)
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	4909      	ldr	r1, [pc, #36]	; (80022e0 <HAL_GPIO_Init+0x304>)
 80022ba:	4013      	ands	r3, r2
 80022bc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	3301      	adds	r3, #1
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	fa22 f303 	lsr.w	r3, r2, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f47f ae8e 	bne.w	8001ff0 <HAL_GPIO_Init+0x14>
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	372c      	adds	r7, #44	; 0x2c
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	40010400 	.word	0x40010400

080022e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	460b      	mov	r3, r1
 80022ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	887b      	ldrh	r3, [r7, #2]
 80022f6:	4013      	ands	r3, r2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	e001      	b.n	8002306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002302:	2300      	movs	r3, #0
 8002304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr

08002312 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
 800231a:	460b      	mov	r3, r1
 800231c:	807b      	strh	r3, [r7, #2]
 800231e:	4613      	mov	r3, r2
 8002320:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002322:	787b      	ldrb	r3, [r7, #1]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d003      	beq.n	8002330 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002328:	887a      	ldrh	r2, [r7, #2]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800232e:	e003      	b.n	8002338 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002330:	887b      	ldrh	r3, [r7, #2]
 8002332:	041a      	lsls	r2, r3, #16
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	611a      	str	r2, [r3, #16]
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr
	...

08002344 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800234e:	4b08      	ldr	r3, [pc, #32]	; (8002370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002350:	695a      	ldr	r2, [r3, #20]
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	4013      	ands	r3, r2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800235a:	4a05      	ldr	r2, [pc, #20]	; (8002370 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800235c:	88fb      	ldrh	r3, [r7, #6]
 800235e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002360:	88fb      	ldrh	r3, [r7, #6]
 8002362:	4618      	mov	r0, r3
 8002364:	f000 f806 	bl	8002374 <HAL_GPIO_EXTI_Callback>
  }
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40010400 	.word	0x40010400

08002374 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e12b      	b.n	80025f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d106      	bne.n	80023b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff fa36 	bl	8001820 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2224      	movs	r2, #36	; 0x24
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0201 	bic.w	r2, r2, #1
 80023ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023ec:	f005 f856 	bl	800749c <HAL_RCC_GetPCLK1Freq>
 80023f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	4a81      	ldr	r2, [pc, #516]	; (80025fc <HAL_I2C_Init+0x274>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d807      	bhi.n	800240c <HAL_I2C_Init+0x84>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4a80      	ldr	r2, [pc, #512]	; (8002600 <HAL_I2C_Init+0x278>)
 8002400:	4293      	cmp	r3, r2
 8002402:	bf94      	ite	ls
 8002404:	2301      	movls	r3, #1
 8002406:	2300      	movhi	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	e006      	b.n	800241a <HAL_I2C_Init+0x92>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4a7d      	ldr	r2, [pc, #500]	; (8002604 <HAL_I2C_Init+0x27c>)
 8002410:	4293      	cmp	r3, r2
 8002412:	bf94      	ite	ls
 8002414:	2301      	movls	r3, #1
 8002416:	2300      	movhi	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e0e7      	b.n	80025f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	4a78      	ldr	r2, [pc, #480]	; (8002608 <HAL_I2C_Init+0x280>)
 8002426:	fba2 2303 	umull	r2, r3, r2, r3
 800242a:	0c9b      	lsrs	r3, r3, #18
 800242c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	430a      	orrs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4a6a      	ldr	r2, [pc, #424]	; (80025fc <HAL_I2C_Init+0x274>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d802      	bhi.n	800245c <HAL_I2C_Init+0xd4>
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	3301      	adds	r3, #1
 800245a:	e009      	b.n	8002470 <HAL_I2C_Init+0xe8>
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	4a69      	ldr	r2, [pc, #420]	; (800260c <HAL_I2C_Init+0x284>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	099b      	lsrs	r3, r3, #6
 800246e:	3301      	adds	r3, #1
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	6812      	ldr	r2, [r2, #0]
 8002474:	430b      	orrs	r3, r1
 8002476:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002482:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	495c      	ldr	r1, [pc, #368]	; (80025fc <HAL_I2C_Init+0x274>)
 800248c:	428b      	cmp	r3, r1
 800248e:	d819      	bhi.n	80024c4 <HAL_I2C_Init+0x13c>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	1e59      	subs	r1, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	fbb1 f3f3 	udiv	r3, r1, r3
 800249e:	1c59      	adds	r1, r3, #1
 80024a0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024a4:	400b      	ands	r3, r1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <HAL_I2C_Init+0x138>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1e59      	subs	r1, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80024b8:	3301      	adds	r3, #1
 80024ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024be:	e051      	b.n	8002564 <HAL_I2C_Init+0x1dc>
 80024c0:	2304      	movs	r3, #4
 80024c2:	e04f      	b.n	8002564 <HAL_I2C_Init+0x1dc>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d111      	bne.n	80024f0 <HAL_I2C_Init+0x168>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	1e58      	subs	r0, r3, #1
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6859      	ldr	r1, [r3, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	440b      	add	r3, r1
 80024da:	fbb0 f3f3 	udiv	r3, r0, r3
 80024de:	3301      	adds	r3, #1
 80024e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	bf0c      	ite	eq
 80024e8:	2301      	moveq	r3, #1
 80024ea:	2300      	movne	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	e012      	b.n	8002516 <HAL_I2C_Init+0x18e>
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	1e58      	subs	r0, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6859      	ldr	r1, [r3, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	440b      	add	r3, r1
 80024fe:	0099      	lsls	r1, r3, #2
 8002500:	440b      	add	r3, r1
 8002502:	fbb0 f3f3 	udiv	r3, r0, r3
 8002506:	3301      	adds	r3, #1
 8002508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800250c:	2b00      	cmp	r3, #0
 800250e:	bf0c      	ite	eq
 8002510:	2301      	moveq	r3, #1
 8002512:	2300      	movne	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <HAL_I2C_Init+0x196>
 800251a:	2301      	movs	r3, #1
 800251c:	e022      	b.n	8002564 <HAL_I2C_Init+0x1dc>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10e      	bne.n	8002544 <HAL_I2C_Init+0x1bc>
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1e58      	subs	r0, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6859      	ldr	r1, [r3, #4]
 800252e:	460b      	mov	r3, r1
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	440b      	add	r3, r1
 8002534:	fbb0 f3f3 	udiv	r3, r0, r3
 8002538:	3301      	adds	r3, #1
 800253a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800253e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002542:	e00f      	b.n	8002564 <HAL_I2C_Init+0x1dc>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	1e58      	subs	r0, r3, #1
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6859      	ldr	r1, [r3, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	0099      	lsls	r1, r3, #2
 8002554:	440b      	add	r3, r1
 8002556:	fbb0 f3f3 	udiv	r3, r0, r3
 800255a:	3301      	adds	r3, #1
 800255c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002560:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	6809      	ldr	r1, [r1, #0]
 8002568:	4313      	orrs	r3, r2
 800256a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002592:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6911      	ldr	r1, [r2, #16]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	68d2      	ldr	r2, [r2, #12]
 800259e:	4311      	orrs	r1, r2
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	6812      	ldr	r2, [r2, #0]
 80025a4:	430b      	orrs	r3, r1
 80025a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695a      	ldr	r2, [r3, #20]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2220      	movs	r2, #32
 80025de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	000186a0 	.word	0x000186a0
 8002600:	001e847f 	.word	0x001e847f
 8002604:	003d08ff 	.word	0x003d08ff
 8002608:	431bde83 	.word	0x431bde83
 800260c:	10624dd3 	.word	0x10624dd3

08002610 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af02      	add	r7, sp, #8
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	607a      	str	r2, [r7, #4]
 800261a:	461a      	mov	r2, r3
 800261c:	460b      	mov	r3, r1
 800261e:	817b      	strh	r3, [r7, #10]
 8002620:	4613      	mov	r3, r2
 8002622:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002624:	f7ff fb1c 	bl	8001c60 <HAL_GetTick>
 8002628:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b20      	cmp	r3, #32
 8002634:	f040 80e0 	bne.w	80027f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	2319      	movs	r3, #25
 800263e:	2201      	movs	r2, #1
 8002640:	4970      	ldr	r1, [pc, #448]	; (8002804 <HAL_I2C_Master_Transmit+0x1f4>)
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f002 fc6a 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800264e:	2302      	movs	r3, #2
 8002650:	e0d3      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_I2C_Master_Transmit+0x50>
 800265c:	2302      	movs	r3, #2
 800265e:	e0cc      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b01      	cmp	r3, #1
 8002674:	d007      	beq.n	8002686 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f042 0201 	orr.w	r2, r2, #1
 8002684:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002694:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2221      	movs	r2, #33	; 0x21
 800269a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2210      	movs	r2, #16
 80026a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	893a      	ldrh	r2, [r7, #8]
 80026b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026bc:	b29a      	uxth	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4a50      	ldr	r2, [pc, #320]	; (8002808 <HAL_I2C_Master_Transmit+0x1f8>)
 80026c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80026c8:	8979      	ldrh	r1, [r7, #10]
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	6a3a      	ldr	r2, [r7, #32]
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f002 f944 	bl	800495c <I2C_MasterRequestWrite>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e08d      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	613b      	str	r3, [r7, #16]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80026f4:	e066      	b.n	80027c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	6a39      	ldr	r1, [r7, #32]
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f002 fce4 	bl	80050c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00d      	beq.n	8002722 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	2b04      	cmp	r3, #4
 800270c:	d107      	bne.n	800271e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e06b      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002726:	781a      	ldrb	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273c:	b29b      	uxth	r3, r3
 800273e:	3b01      	subs	r3, #1
 8002740:	b29a      	uxth	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800274a:	3b01      	subs	r3, #1
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b04      	cmp	r3, #4
 800275e:	d11b      	bne.n	8002798 <HAL_I2C_Master_Transmit+0x188>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002764:	2b00      	cmp	r3, #0
 8002766:	d017      	beq.n	8002798 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	781a      	ldrb	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	1c5a      	adds	r2, r3, #1
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002782:	b29b      	uxth	r3, r3
 8002784:	3b01      	subs	r3, #1
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002790:	3b01      	subs	r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	6a39      	ldr	r1, [r7, #32]
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f002 fcd4 	bl	800514a <I2C_WaitOnBTFFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00d      	beq.n	80027c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d107      	bne.n	80027c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e01a      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d194      	bne.n	80026f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	e000      	b.n	80027fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80027f8:	2302      	movs	r3, #2
  }
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	00100002 	.word	0x00100002
 8002808:	ffff0000 	.word	0xffff0000

0800280c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	; 0x30
 8002810:	af02      	add	r7, sp, #8
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	461a      	mov	r2, r3
 8002818:	460b      	mov	r3, r1
 800281a:	817b      	strh	r3, [r7, #10]
 800281c:	4613      	mov	r3, r2
 800281e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff fa1c 	bl	8001c60 <HAL_GetTick>
 8002828:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b20      	cmp	r3, #32
 8002834:	f040 823f 	bne.w	8002cb6 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2319      	movs	r3, #25
 800283e:	2201      	movs	r2, #1
 8002840:	497f      	ldr	r1, [pc, #508]	; (8002a40 <HAL_I2C_Master_Receive+0x234>)
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f002 fb6a 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800284e:	2302      	movs	r3, #2
 8002850:	e232      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002858:	2b01      	cmp	r3, #1
 800285a:	d101      	bne.n	8002860 <HAL_I2C_Master_Receive+0x54>
 800285c:	2302      	movs	r3, #2
 800285e:	e22b      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b01      	cmp	r3, #1
 8002874:	d007      	beq.n	8002886 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0201 	orr.w	r2, r2, #1
 8002884:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002894:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2222      	movs	r2, #34	; 0x22
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2210      	movs	r2, #16
 80028a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	893a      	ldrh	r2, [r7, #8]
 80028b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028bc:	b29a      	uxth	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4a5f      	ldr	r2, [pc, #380]	; (8002a44 <HAL_I2C_Master_Receive+0x238>)
 80028c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028c8:	8979      	ldrh	r1, [r7, #10]
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f002 f8c6 	bl	8004a60 <I2C_MasterRequestRead>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1ec      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d113      	bne.n	800290e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e6:	2300      	movs	r3, #0
 80028e8:	61fb      	str	r3, [r7, #28]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	61fb      	str	r3, [r7, #28]
 80028fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	e1c0      	b.n	8002c90 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002912:	2b01      	cmp	r3, #1
 8002914:	d11e      	bne.n	8002954 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002924:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002926:	b672      	cpsid	i
}
 8002928:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002950:	b662      	cpsie	i
}
 8002952:	e035      	b.n	80029c0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002958:	2b02      	cmp	r3, #2
 800295a:	d11e      	bne.n	800299a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800296a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800296c:	b672      	cpsid	i
}
 800296e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	617b      	str	r3, [r7, #20]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002994:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002996:	b662      	cpsie	i
}
 8002998:	e012      	b.n	80029c0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	695b      	ldr	r3, [r3, #20]
 80029b4:	613b      	str	r3, [r7, #16]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80029c0:	e166      	b.n	8002c90 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	f200 811f 	bhi.w	8002c0a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d123      	bne.n	8002a1c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f002 fc29 	bl	8005230 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e167      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691a      	ldr	r2, [r3, #16]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fa:	1c5a      	adds	r2, r3, #1
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a1a:	e139      	b.n	8002c90 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d152      	bne.n	8002aca <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	4906      	ldr	r1, [pc, #24]	; (8002a48 <HAL_I2C_Master_Receive+0x23c>)
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f002 fa74 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d008      	beq.n	8002a4c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e13c      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
 8002a3e:	bf00      	nop
 8002a40:	00100002 	.word	0x00100002
 8002a44:	ffff0000 	.word	0xffff0000
 8002a48:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002a4c:	b672      	cpsid	i
}
 8002a4e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691a      	ldr	r2, [r3, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a92:	b662      	cpsie	i
}
 8002a94:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	691a      	ldr	r2, [r3, #16]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ac8:	e0e2      	b.n	8002c90 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	497b      	ldr	r1, [pc, #492]	; (8002cc0 <HAL_I2C_Master_Receive+0x4b4>)
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f002 fa21 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e0e9      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002af4:	b672      	cpsid	i
}
 8002af6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	691a      	ldr	r2, [r3, #16]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3b01      	subs	r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002b2a:	4b66      	ldr	r3, [pc, #408]	; (8002cc4 <HAL_I2C_Master_Receive+0x4b8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	08db      	lsrs	r3, r3, #3
 8002b30:	4a65      	ldr	r2, [pc, #404]	; (8002cc8 <HAL_I2C_Master_Receive+0x4bc>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	0a1a      	lsrs	r2, r3, #8
 8002b38:	4613      	mov	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	00da      	lsls	r2, r3, #3
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002b44:	6a3b      	ldr	r3, [r7, #32]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d118      	bne.n	8002b82 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2220      	movs	r2, #32
 8002b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	f043 0220 	orr.w	r2, r3, #32
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002b72:	b662      	cpsie	i
}
 8002b74:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e09a      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b04      	cmp	r3, #4
 8002b8e:	d1d9      	bne.n	8002b44 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691a      	ldr	r2, [r3, #16]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	1c5a      	adds	r2, r3, #1
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002bd2:	b662      	cpsie	i
}
 8002bd4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be8:	1c5a      	adds	r2, r3, #1
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c08:	e042      	b.n	8002c90 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f002 fb0e 	bl	8005230 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e04c      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f003 0304 	and.w	r3, r3, #4
 8002c5a:	2b04      	cmp	r3, #4
 8002c5c:	d118      	bne.n	8002c90 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f47f ae94 	bne.w	80029c2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8002cb6:	2302      	movs	r3, #2
  }
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3728      	adds	r7, #40	; 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	00010004 	.word	0x00010004
 8002cc4:	20000004 	.word	0x20000004
 8002cc8:	14f8b589 	.word	0x14f8b589

08002ccc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08c      	sub	sp, #48	; 0x30
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	4608      	mov	r0, r1
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4603      	mov	r3, r0
 8002cdc:	817b      	strh	r3, [r7, #10]
 8002cde:	460b      	mov	r3, r1
 8002ce0:	813b      	strh	r3, [r7, #8]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cea:	f7fe ffb9 	bl	8001c60 <HAL_GetTick>
 8002cee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b20      	cmp	r3, #32
 8002cfa:	f040 8244 	bne.w	8003186 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2319      	movs	r3, #25
 8002d04:	2201      	movs	r2, #1
 8002d06:	4982      	ldr	r1, [pc, #520]	; (8002f10 <HAL_I2C_Mem_Read+0x244>)
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f002 f907 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002d14:	2302      	movs	r3, #2
 8002d16:	e237      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_I2C_Mem_Read+0x5a>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e230      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d007      	beq.n	8002d4c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2222      	movs	r2, #34	; 0x22
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2240      	movs	r2, #64	; 0x40
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4a62      	ldr	r2, [pc, #392]	; (8002f14 <HAL_I2C_Mem_Read+0x248>)
 8002d8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d8e:	88f8      	ldrh	r0, [r7, #6]
 8002d90:	893a      	ldrh	r2, [r7, #8]
 8002d92:	8979      	ldrh	r1, [r7, #10]
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f001 ff2c 	bl	8004bfc <I2C_RequestMemoryRead>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e1ec      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d113      	bne.n	8002dde <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002db6:	2300      	movs	r3, #0
 8002db8:	61fb      	str	r3, [r7, #28]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	61fb      	str	r3, [r7, #28]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e1c0      	b.n	8003160 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d11e      	bne.n	8002e24 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002df4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002df6:	b672      	cpsid	i
}
 8002df8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e20:	b662      	cpsie	i
}
 8002e22:	e035      	b.n	8002e90 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d11e      	bne.n	8002e6a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e3a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e3c:	b672      	cpsid	i
}
 8002e3e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e66:	b662      	cpsie	i
}
 8002e68:	e012      	b.n	8002e90 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e78:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e90:	e166      	b.n	8003160 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	f200 811f 	bhi.w	80030da <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d123      	bne.n	8002eec <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f002 f9c1 	bl	8005230 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e167      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002eea:	e139      	b.n	8003160 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d152      	bne.n	8002f9a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002efa:	2200      	movs	r2, #0
 8002efc:	4906      	ldr	r1, [pc, #24]	; (8002f18 <HAL_I2C_Mem_Read+0x24c>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f002 f80c 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d008      	beq.n	8002f1c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e13c      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
 8002f0e:	bf00      	nop
 8002f10:	00100002 	.word	0x00100002
 8002f14:	ffff0000 	.word	0xffff0000
 8002f18:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f1c:	b672      	cpsid	i
}
 8002f1e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	691a      	ldr	r2, [r3, #16]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f42:	1c5a      	adds	r2, r3, #1
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f62:	b662      	cpsie	i
}
 8002f64:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691a      	ldr	r2, [r3, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f98:	e0e2      	b.n	8003160 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	497b      	ldr	r1, [pc, #492]	; (8003190 <HAL_I2C_Mem_Read+0x4c4>)
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f001 ffb9 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e0e9      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc4:	b672      	cpsid	i
}
 8002fc6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ffa:	4b66      	ldr	r3, [pc, #408]	; (8003194 <HAL_I2C_Mem_Read+0x4c8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	08db      	lsrs	r3, r3, #3
 8003000:	4a65      	ldr	r2, [pc, #404]	; (8003198 <HAL_I2C_Mem_Read+0x4cc>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	0a1a      	lsrs	r2, r3, #8
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	00da      	lsls	r2, r3, #3
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	3b01      	subs	r3, #1
 8003018:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800301a:	6a3b      	ldr	r3, [r7, #32]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d118      	bne.n	8003052 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003042:	b662      	cpsie	i
}
 8003044:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e09a      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b04      	cmp	r3, #4
 800305e:	d1d9      	bne.n	8003014 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800306e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	691a      	ldr	r2, [r3, #16]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003082:	1c5a      	adds	r2, r3, #1
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003098:	b29b      	uxth	r3, r3
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030a2:	b662      	cpsie	i
}
 80030a4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	691a      	ldr	r2, [r3, #16]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b8:	1c5a      	adds	r2, r3, #1
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030d8:	e042      	b.n	8003160 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f002 f8a6 	bl	8005230 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e04c      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	1c5a      	adds	r2, r3, #1
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310a:	3b01      	subs	r3, #1
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003116:	b29b      	uxth	r3, r3
 8003118:	3b01      	subs	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f003 0304 	and.w	r3, r3, #4
 800312a:	2b04      	cmp	r3, #4
 800312c:	d118      	bne.n	8003160 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	691a      	ldr	r2, [r3, #16]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	1c5a      	adds	r2, r3, #1
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314a:	3b01      	subs	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003156:	b29b      	uxth	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	b29a      	uxth	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003164:	2b00      	cmp	r3, #0
 8003166:	f47f ae94 	bne.w	8002e92 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	e000      	b.n	8003188 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003186:	2302      	movs	r3, #2
  }
}
 8003188:	4618      	mov	r0, r3
 800318a:	3728      	adds	r7, #40	; 0x28
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	00010004 	.word	0x00010004
 8003194:	20000004 	.word	0x20000004
 8003198:	14f8b589 	.word	0x14f8b589

0800319c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b088      	sub	sp, #32
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
 80031c8:	2b10      	cmp	r3, #16
 80031ca:	d003      	beq.n	80031d4 <HAL_I2C_EV_IRQHandler+0x38>
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	2b40      	cmp	r3, #64	; 0x40
 80031d0:	f040 80c1 	bne.w	8003356 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10d      	bne.n	800320a <HAL_I2C_EV_IRQHandler+0x6e>
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80031f4:	d003      	beq.n	80031fe <HAL_I2C_EV_IRQHandler+0x62>
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80031fc:	d101      	bne.n	8003202 <HAL_I2C_EV_IRQHandler+0x66>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <HAL_I2C_EV_IRQHandler+0x68>
 8003202:	2300      	movs	r3, #0
 8003204:	2b01      	cmp	r3, #1
 8003206:	f000 8132 	beq.w	800346e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00c      	beq.n	800322e <HAL_I2C_EV_IRQHandler+0x92>
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	0a5b      	lsrs	r3, r3, #9
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f002 f889 	bl	8005338 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 fd77 	bl	8003d1a <I2C_Master_SB>
 800322c:	e092      	b.n	8003354 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	08db      	lsrs	r3, r3, #3
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	d009      	beq.n	800324e <HAL_I2C_EV_IRQHandler+0xb2>
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	0a5b      	lsrs	r3, r3, #9
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 fdec 	bl	8003e24 <I2C_Master_ADD10>
 800324c:	e082      	b.n	8003354 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	085b      	lsrs	r3, r3, #1
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d009      	beq.n	800326e <HAL_I2C_EV_IRQHandler+0xd2>
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	0a5b      	lsrs	r3, r3, #9
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fe05 	bl	8003e76 <I2C_Master_ADDR>
 800326c:	e072      	b.n	8003354 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	089b      	lsrs	r3, r3, #2
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d03b      	beq.n	80032f2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003284:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003288:	f000 80f3 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	09db      	lsrs	r3, r3, #7
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00f      	beq.n	80032b8 <HAL_I2C_EV_IRQHandler+0x11c>
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	0a9b      	lsrs	r3, r3, #10
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d009      	beq.n	80032b8 <HAL_I2C_EV_IRQHandler+0x11c>
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d103      	bne.n	80032b8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f9f1 	bl	8003698 <I2C_MasterTransmit_TXE>
 80032b6:	e04d      	b.n	8003354 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	089b      	lsrs	r3, r3, #2
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 80d6 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	0a5b      	lsrs	r3, r3, #9
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 80cf 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80032d4:	7bbb      	ldrb	r3, [r7, #14]
 80032d6:	2b21      	cmp	r3, #33	; 0x21
 80032d8:	d103      	bne.n	80032e2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 fa78 	bl	80037d0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032e0:	e0c7      	b.n	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	2b40      	cmp	r3, #64	; 0x40
 80032e6:	f040 80c4 	bne.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fae6 	bl	80038bc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032f0:	e0bf      	b.n	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003300:	f000 80b7 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	099b      	lsrs	r3, r3, #6
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00f      	beq.n	8003330 <HAL_I2C_EV_IRQHandler+0x194>
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	0a9b      	lsrs	r3, r3, #10
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d009      	beq.n	8003330 <HAL_I2C_EV_IRQHandler+0x194>
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	089b      	lsrs	r3, r3, #2
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d103      	bne.n	8003330 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fb5b 	bl	80039e4 <I2C_MasterReceive_RXNE>
 800332e:	e011      	b.n	8003354 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 809a 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	0a5b      	lsrs	r3, r3, #9
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 8093 	beq.w	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 fbfa 	bl	8003b46 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003352:	e08e      	b.n	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003354:	e08d      	b.n	8003472 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d004      	beq.n	8003368 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	61fb      	str	r3, [r7, #28]
 8003366:	e007      	b.n	8003378 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	2b00      	cmp	r3, #0
 8003382:	d012      	beq.n	80033aa <HAL_I2C_EV_IRQHandler+0x20e>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	0a5b      	lsrs	r3, r3, #9
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00c      	beq.n	80033aa <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80033a0:	69b9      	ldr	r1, [r7, #24]
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 ffbe 	bl	8004324 <I2C_Slave_ADDR>
 80033a8:	e066      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d009      	beq.n	80033ca <HAL_I2C_EV_IRQHandler+0x22e>
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	0a5b      	lsrs	r3, r3, #9
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 fff8 	bl	80043b8 <I2C_Slave_STOPF>
 80033c8:	e056      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80033ca:	7bbb      	ldrb	r3, [r7, #14]
 80033cc:	2b21      	cmp	r3, #33	; 0x21
 80033ce:	d002      	beq.n	80033d6 <HAL_I2C_EV_IRQHandler+0x23a>
 80033d0:	7bbb      	ldrb	r3, [r7, #14]
 80033d2:	2b29      	cmp	r3, #41	; 0x29
 80033d4:	d125      	bne.n	8003422 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	09db      	lsrs	r3, r3, #7
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00f      	beq.n	8003402 <HAL_I2C_EV_IRQHandler+0x266>
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	0a9b      	lsrs	r3, r3, #10
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d009      	beq.n	8003402 <HAL_I2C_EV_IRQHandler+0x266>
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	089b      	lsrs	r3, r3, #2
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 fed6 	bl	80041ac <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003400:	e039      	b.n	8003476 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	089b      	lsrs	r3, r3, #2
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d033      	beq.n	8003476 <HAL_I2C_EV_IRQHandler+0x2da>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	0a5b      	lsrs	r3, r3, #9
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d02d      	beq.n	8003476 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 ff03 	bl	8004226 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003420:	e029      	b.n	8003476 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00f      	beq.n	800344e <HAL_I2C_EV_IRQHandler+0x2b2>
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	0a9b      	lsrs	r3, r3, #10
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d009      	beq.n	800344e <HAL_I2C_EV_IRQHandler+0x2b2>
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	089b      	lsrs	r3, r3, #2
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 ff0d 	bl	8004266 <I2C_SlaveReceive_RXNE>
 800344c:	e014      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	089b      	lsrs	r3, r3, #2
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00e      	beq.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	0a5b      	lsrs	r3, r3, #9
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 ff3b 	bl	80042e2 <I2C_SlaveReceive_BTF>
 800346c:	e004      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800346e:	bf00      	nop
 8003470:	e002      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003472:	bf00      	nop
 8003474:	e000      	b.n	8003478 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003476:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003478:	3720      	adds	r7, #32
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b08a      	sub	sp, #40	; 0x28
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034a0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	0a1b      	lsrs	r3, r3, #8
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d016      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0x5e>
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	0a1b      	lsrs	r3, r3, #8
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d010      	beq.n	80034dc <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80034ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80034ca:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034da:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034dc:	6a3b      	ldr	r3, [r7, #32]
 80034de:	0a5b      	lsrs	r3, r3, #9
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00e      	beq.n	8003506 <HAL_I2C_ER_IRQHandler+0x88>
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d008      	beq.n	8003506 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80034f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f6:	f043 0302 	orr.w	r3, r3, #2
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003504:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	0a9b      	lsrs	r3, r3, #10
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d03f      	beq.n	8003592 <HAL_I2C_ER_IRQHandler+0x114>
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	0a1b      	lsrs	r3, r3, #8
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d039      	beq.n	8003592 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800351e:	7efb      	ldrb	r3, [r7, #27]
 8003520:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003526:	b29b      	uxth	r3, r3
 8003528:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003536:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003538:	7ebb      	ldrb	r3, [r7, #26]
 800353a:	2b20      	cmp	r3, #32
 800353c:	d112      	bne.n	8003564 <HAL_I2C_ER_IRQHandler+0xe6>
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10f      	bne.n	8003564 <HAL_I2C_ER_IRQHandler+0xe6>
 8003544:	7cfb      	ldrb	r3, [r7, #19]
 8003546:	2b21      	cmp	r3, #33	; 0x21
 8003548:	d008      	beq.n	800355c <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800354a:	7cfb      	ldrb	r3, [r7, #19]
 800354c:	2b29      	cmp	r3, #41	; 0x29
 800354e:	d005      	beq.n	800355c <HAL_I2C_ER_IRQHandler+0xde>
 8003550:	7cfb      	ldrb	r3, [r7, #19]
 8003552:	2b28      	cmp	r3, #40	; 0x28
 8003554:	d106      	bne.n	8003564 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2b21      	cmp	r3, #33	; 0x21
 800355a:	d103      	bne.n	8003564 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f001 f85b 	bl	8004618 <I2C_Slave_AF>
 8003562:	e016      	b.n	8003592 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800356c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800356e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003570:	f043 0304 	orr.w	r3, r3, #4
 8003574:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003576:	7efb      	ldrb	r3, [r7, #27]
 8003578:	2b10      	cmp	r3, #16
 800357a:	d002      	beq.n	8003582 <HAL_I2C_ER_IRQHandler+0x104>
 800357c:	7efb      	ldrb	r3, [r7, #27]
 800357e:	2b40      	cmp	r3, #64	; 0x40
 8003580:	d107      	bne.n	8003592 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003590:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	0adb      	lsrs	r3, r3, #11
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00e      	beq.n	80035bc <HAL_I2C_ER_IRQHandler+0x13e>
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	0a1b      	lsrs	r3, r3, #8
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80035aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ac:	f043 0308 	orr.w	r3, r3, #8
 80035b0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80035ba:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d008      	beq.n	80035d4 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f001 f892 	bl	80046f8 <I2C_ITError>
  }
}
 80035d4:	bf00      	nop
 80035d6:	3728      	adds	r7, #40	; 0x28
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bc80      	pop	{r7}
 80035ec:	4770      	bx	lr

080035ee <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035ee:	b480      	push	{r7}
 80035f0:	b083      	sub	sp, #12
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr

08003600 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr

08003612 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr

08003624 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	70fb      	strb	r3, [r7, #3]
 8003630:	4613      	mov	r3, r2
 8003632:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr

0800363e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	bc80      	pop	{r7}
 8003672:	4770      	bx	lr

08003674 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr

08003686 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036ae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d150      	bne.n	8003760 <I2C_MasterTransmit_TXE+0xc8>
 80036be:	7bfb      	ldrb	r3, [r7, #15]
 80036c0:	2b21      	cmp	r3, #33	; 0x21
 80036c2:	d14d      	bne.n	8003760 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d01d      	beq.n	8003706 <I2C_MasterTransmit_TXE+0x6e>
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	2b20      	cmp	r3, #32
 80036ce:	d01a      	beq.n	8003706 <I2C_MasterTransmit_TXE+0x6e>
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036d6:	d016      	beq.n	8003706 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036e6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2211      	movs	r2, #17
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2220      	movs	r2, #32
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff ff6c 	bl	80035dc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003704:	e060      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003714:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003724:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b40      	cmp	r3, #64	; 0x40
 800373e:	d107      	bne.n	8003750 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ff81 	bl	8003650 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800374e:	e03b      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff ff3f 	bl	80035dc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800375e:	e033      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	2b21      	cmp	r3, #33	; 0x21
 8003764:	d005      	beq.n	8003772 <I2C_MasterTransmit_TXE+0xda>
 8003766:	7bbb      	ldrb	r3, [r7, #14]
 8003768:	2b40      	cmp	r3, #64	; 0x40
 800376a:	d12d      	bne.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	2b22      	cmp	r3, #34	; 0x22
 8003770:	d12a      	bne.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d108      	bne.n	800378e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800378a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800378c:	e01c      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b40      	cmp	r3, #64	; 0x40
 8003798:	d103      	bne.n	80037a2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f88e 	bl	80038bc <I2C_MemoryTransmit_TXE_BTF>
}
 80037a0:	e012      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	781a      	ldrb	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	1c5a      	adds	r2, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037bc:	b29b      	uxth	r3, r3
 80037be:	3b01      	subs	r3, #1
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80037c6:	e7ff      	b.n	80037c8 <I2C_MasterTransmit_TXE+0x130>
 80037c8:	bf00      	nop
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b21      	cmp	r3, #33	; 0x21
 80037e8:	d164      	bne.n	80038b4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d012      	beq.n	800381a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f8:	781a      	ldrb	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800380e:	b29b      	uxth	r3, r3
 8003810:	3b01      	subs	r3, #1
 8003812:	b29a      	uxth	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003818:	e04c      	b.n	80038b4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d01d      	beq.n	800385c <I2C_MasterTransmit_BTF+0x8c>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b20      	cmp	r3, #32
 8003824:	d01a      	beq.n	800385c <I2C_MasterTransmit_BTF+0x8c>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800382c:	d016      	beq.n	800385c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800383c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2211      	movs	r2, #17
 8003842:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7ff fec1 	bl	80035dc <HAL_I2C_MasterTxCpltCallback>
}
 800385a:	e02b      	b.n	80038b4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800386a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800387a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b40      	cmp	r3, #64	; 0x40
 8003894:	d107      	bne.n	80038a6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7ff fed6 	bl	8003650 <HAL_I2C_MemTxCpltCallback>
}
 80038a4:	e006      	b.n	80038b4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7ff fe94 	bl	80035dc <HAL_I2C_MasterTxCpltCallback>
}
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d11d      	bne.n	8003910 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d10b      	bne.n	80038f4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038ec:	1c9a      	adds	r2, r3, #2
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80038f2:	e073      	b.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	121b      	asrs	r3, r3, #8
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800390e:	e065      	b.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003914:	2b01      	cmp	r3, #1
 8003916:	d10b      	bne.n	8003930 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800391c:	b2da      	uxtb	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800392e:	e055      	b.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003934:	2b02      	cmp	r3, #2
 8003936:	d151      	bne.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003938:	7bfb      	ldrb	r3, [r7, #15]
 800393a:	2b22      	cmp	r3, #34	; 0x22
 800393c:	d10d      	bne.n	800395a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800394c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003958:	e040      	b.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d015      	beq.n	8003990 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	2b21      	cmp	r3, #33	; 0x21
 8003968:	d112      	bne.n	8003990 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	781a      	ldrb	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800398e:	e025      	b.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d120      	bne.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
 800399a:	7bfb      	ldrb	r3, [r7, #15]
 800399c:	2b21      	cmp	r3, #33	; 0x21
 800399e:	d11d      	bne.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039ae:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2220      	movs	r2, #32
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7ff fe3a 	bl	8003650 <HAL_I2C_MemTxCpltCallback>
}
 80039dc:	bf00      	nop
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b22      	cmp	r3, #34	; 0x22
 80039f6:	f040 80a2 	bne.w	8003b3e <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2b03      	cmp	r3, #3
 8003a06:	d921      	bls.n	8003a4c <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	691a      	ldr	r2, [r3, #16]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	2b03      	cmp	r3, #3
 8003a36:	f040 8082 	bne.w	8003b3e <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a48:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003a4a:	e078      	b.n	8003b3e <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d074      	beq.n	8003b3e <I2C_MasterReceive_RXNE+0x15a>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d002      	beq.n	8003a60 <I2C_MasterReceive_RXNE+0x7c>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d16e      	bne.n	8003b3e <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f001 fbb3 	bl	80051cc <I2C_WaitOnSTOPRequestThroughIT>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d142      	bne.n	8003af2 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a7a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a8a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691a      	ldr	r2, [r3, #16]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b40      	cmp	r3, #64	; 0x40
 8003ac4:	d10a      	bne.n	8003adc <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f7ff fdc4 	bl	8003662 <HAL_I2C_MemRxCpltCallback>
}
 8003ada:	e030      	b.n	8003b3e <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2212      	movs	r2, #18
 8003ae8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7ff fd7f 	bl	80035ee <HAL_I2C_MasterRxCpltCallback>
}
 8003af0:	e025      	b.n	8003b3e <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b00:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	b2d2      	uxtb	r2, r2
 8003b0e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f7ff fd9b 	bl	8003674 <HAL_I2C_ErrorCallback>
}
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b52:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d11b      	bne.n	8003b96 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b6c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003b94:	e0bd      	b.n	8003d12 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	d129      	bne.n	8003bf4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bae:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d00a      	beq.n	8003bcc <I2C_MasterReceive_BTF+0x86>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d007      	beq.n	8003bcc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bca:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	691a      	ldr	r2, [r3, #16]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bde:	1c5a      	adds	r2, r3, #1
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003bf2:	e08e      	b.n	8003d12 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d176      	bne.n	8003cec <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d002      	beq.n	8003c0a <I2C_MasterReceive_BTF+0xc4>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2b10      	cmp	r3, #16
 8003c08:	d108      	bne.n	8003c1c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	e019      	b.n	8003c50 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d002      	beq.n	8003c28 <I2C_MasterReceive_BTF+0xe2>
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d108      	bne.n	8003c3a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	e00a      	b.n	8003c50 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b10      	cmp	r3, #16
 8003c3e:	d007      	beq.n	8003c50 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c4e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	b2d2      	uxtb	r2, r2
 8003c5c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	691a      	ldr	r2, [r3, #16]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	b2d2      	uxtb	r2, r2
 8003c82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	3b01      	subs	r3, #1
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003caa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b40      	cmp	r3, #64	; 0x40
 8003cbe:	d10a      	bne.n	8003cd6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7ff fcc7 	bl	8003662 <HAL_I2C_MemRxCpltCallback>
}
 8003cd4:	e01d      	b.n	8003d12 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2212      	movs	r2, #18
 8003ce2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff fc82 	bl	80035ee <HAL_I2C_MasterRxCpltCallback>
}
 8003cea:	e012      	b.n	8003d12 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	b2d2      	uxtb	r2, r2
 8003cf8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003d12:	bf00      	nop
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d117      	bne.n	8003d5e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d109      	bne.n	8003d4a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d46:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003d48:	e067      	b.n	8003e1a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	f043 0301 	orr.w	r3, r3, #1
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	611a      	str	r2, [r3, #16]
}
 8003d5c:	e05d      	b.n	8003e1a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d66:	d133      	bne.n	8003dd0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b21      	cmp	r3, #33	; 0x21
 8003d72:	d109      	bne.n	8003d88 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d84:	611a      	str	r2, [r3, #16]
 8003d86:	e008      	b.n	8003d9a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f043 0301 	orr.w	r3, r3, #1
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d004      	beq.n	8003dac <I2C_Master_SB+0x92>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d108      	bne.n	8003dbe <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d032      	beq.n	8003e1a <I2C_Master_SB+0x100>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d02d      	beq.n	8003e1a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dcc:	605a      	str	r2, [r3, #4]
}
 8003dce:	e024      	b.n	8003e1a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10e      	bne.n	8003df6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	11db      	asrs	r3, r3, #7
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	f003 0306 	and.w	r3, r3, #6
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	f063 030f 	orn	r3, r3, #15
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	611a      	str	r2, [r3, #16]
}
 8003df4:	e011      	b.n	8003e1a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d10d      	bne.n	8003e1a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	11db      	asrs	r3, r3, #7
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	f003 0306 	and.w	r3, r3, #6
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	f063 030e 	orn	r3, r3, #14
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	611a      	str	r2, [r3, #16]
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr

08003e24 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d004      	beq.n	8003e4a <I2C_Master_ADD10+0x26>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d108      	bne.n	8003e5c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00c      	beq.n	8003e6c <I2C_Master_ADD10+0x48>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d007      	beq.n	8003e6c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e6a:	605a      	str	r2, [r3, #4]
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr

08003e76 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b091      	sub	sp, #68	; 0x44
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e84:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b22      	cmp	r3, #34	; 0x22
 8003e9e:	f040 8174 	bne.w	800418a <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10f      	bne.n	8003eca <I2C_Master_ADDR+0x54>
 8003eaa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003eae:	2b40      	cmp	r3, #64	; 0x40
 8003eb0:	d10b      	bne.n	8003eca <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	633b      	str	r3, [r7, #48]	; 0x30
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec8:	e16b      	b.n	80041a2 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d11d      	bne.n	8003f0e <I2C_Master_ADDR+0x98>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003eda:	d118      	bne.n	8003f0e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003edc:	2300      	movs	r3, #0
 8003ede:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f00:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	651a      	str	r2, [r3, #80]	; 0x50
 8003f0c:	e149      	b.n	80041a2 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d113      	bne.n	8003f40 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f18:	2300      	movs	r3, #0
 8003f1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	e120      	b.n	8004182 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	f040 808a 	bne.w	8004060 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f4e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f52:	d137      	bne.n	8003fc4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f62:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f72:	d113      	bne.n	8003f9c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f82:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f84:	2300      	movs	r3, #0
 8003f86:	627b      	str	r3, [r7, #36]	; 0x24
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	627b      	str	r3, [r7, #36]	; 0x24
 8003f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9a:	e0f2      	b.n	8004182 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	623b      	str	r3, [r7, #32]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	623b      	str	r3, [r7, #32]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	623b      	str	r3, [r7, #32]
 8003fb0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e0de      	b.n	8004182 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d02e      	beq.n	8004028 <I2C_Master_ADDR+0x1b2>
 8003fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fcc:	2b20      	cmp	r3, #32
 8003fce:	d02b      	beq.n	8004028 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd2:	2b12      	cmp	r3, #18
 8003fd4:	d102      	bne.n	8003fdc <I2C_Master_ADDR+0x166>
 8003fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d125      	bne.n	8004028 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d00e      	beq.n	8004000 <I2C_Master_ADDR+0x18a>
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d00b      	beq.n	8004000 <I2C_Master_ADDR+0x18a>
 8003fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fea:	2b10      	cmp	r3, #16
 8003fec:	d008      	beq.n	8004000 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	e007      	b.n	8004010 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800400e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	61fb      	str	r3, [r7, #28]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	61fb      	str	r3, [r7, #28]
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	e0ac      	b.n	8004182 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004036:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004038:	2300      	movs	r3, #0
 800403a:	61bb      	str	r3, [r7, #24]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	61bb      	str	r3, [r7, #24]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	61bb      	str	r3, [r7, #24]
 800404c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e090      	b.n	8004182 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004064:	b29b      	uxth	r3, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d158      	bne.n	800411c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800406a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800406c:	2b04      	cmp	r3, #4
 800406e:	d021      	beq.n	80040b4 <I2C_Master_ADDR+0x23e>
 8004070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004072:	2b02      	cmp	r3, #2
 8004074:	d01e      	beq.n	80040b4 <I2C_Master_ADDR+0x23e>
 8004076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004078:	2b10      	cmp	r3, #16
 800407a:	d01b      	beq.n	80040b4 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800408a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	617b      	str	r3, [r7, #20]
 80040a0:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	e012      	b.n	80040da <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040c2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	613b      	str	r3, [r7, #16]
 80040d8:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040e8:	d14b      	bne.n	8004182 <I2C_Master_ADDR+0x30c>
 80040ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040f0:	d00b      	beq.n	800410a <I2C_Master_ADDR+0x294>
 80040f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d008      	beq.n	800410a <I2C_Master_ADDR+0x294>
 80040f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d005      	beq.n	800410a <I2C_Master_ADDR+0x294>
 80040fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004100:	2b10      	cmp	r3, #16
 8004102:	d002      	beq.n	800410a <I2C_Master_ADDR+0x294>
 8004104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004106:	2b20      	cmp	r3, #32
 8004108:	d13b      	bne.n	8004182 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004118:	605a      	str	r2, [r3, #4]
 800411a:	e032      	b.n	8004182 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800412a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800413a:	d117      	bne.n	800416c <I2C_Master_ADDR+0x2f6>
 800413c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800413e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004142:	d00b      	beq.n	800415c <I2C_Master_ADDR+0x2e6>
 8004144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004146:	2b01      	cmp	r3, #1
 8004148:	d008      	beq.n	800415c <I2C_Master_ADDR+0x2e6>
 800414a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800414c:	2b08      	cmp	r3, #8
 800414e:	d005      	beq.n	800415c <I2C_Master_ADDR+0x2e6>
 8004150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004152:	2b10      	cmp	r3, #16
 8004154:	d002      	beq.n	800415c <I2C_Master_ADDR+0x2e6>
 8004156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004158:	2b20      	cmp	r3, #32
 800415a:	d107      	bne.n	800416c <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800416a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800416c:	2300      	movs	r3, #0
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004188:	e00b      	b.n	80041a2 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418a:	2300      	movs	r3, #0
 800418c:	60bb      	str	r3, [r7, #8]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	60bb      	str	r3, [r7, #8]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	68bb      	ldr	r3, [r7, #8]
}
 80041a0:	e7ff      	b.n	80041a2 <I2C_Master_ADDR+0x32c>
 80041a2:	bf00      	nop
 80041a4:	3744      	adds	r7, #68	; 0x44
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr

080041ac <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ba:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d02b      	beq.n	800421e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	781a      	ldrb	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	3b01      	subs	r3, #1
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d114      	bne.n	800421e <I2C_SlaveTransmit_TXE+0x72>
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	2b29      	cmp	r3, #41	; 0x29
 80041f8:	d111      	bne.n	800421e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004208:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2221      	movs	r2, #33	; 0x21
 800420e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2228      	movs	r2, #40	; 0x28
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff f9f1 	bl	8003600 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800421e:	bf00      	nop
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004226:	b480      	push	{r7}
 8004228:	b083      	sub	sp, #12
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	d011      	beq.n	800425c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	781a      	ldrb	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr

08004266 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b084      	sub	sp, #16
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004274:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427a:	b29b      	uxth	r3, r3
 800427c:	2b00      	cmp	r3, #0
 800427e:	d02c      	beq.n	80042da <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691a      	ldr	r2, [r3, #16]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004292:	1c5a      	adds	r2, r3, #1
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429c:	b29b      	uxth	r3, r3
 800429e:	3b01      	subs	r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d114      	bne.n	80042da <I2C_SlaveReceive_RXNE+0x74>
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
 80042b2:	2b2a      	cmp	r3, #42	; 0x2a
 80042b4:	d111      	bne.n	80042da <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042c4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2222      	movs	r2, #34	; 0x22
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2228      	movs	r2, #40	; 0x28
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff f99c 	bl	8003612 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d012      	beq.n	800431a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004310:	b29b      	uxth	r3, r3
 8004312:	3b01      	subs	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800431a:	bf00      	nop
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr

08004324 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800432e:	2300      	movs	r3, #0
 8004330:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800433e:	2b28      	cmp	r3, #40	; 0x28
 8004340:	d127      	bne.n	8004392 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004350:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	089b      	lsrs	r3, r3, #2
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800435e:	2301      	movs	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	09db      	lsrs	r3, r3, #7
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d103      	bne.n	8004376 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	81bb      	strh	r3, [r7, #12]
 8004374:	e002      	b.n	800437c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004384:	89ba      	ldrh	r2, [r7, #12]
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	4619      	mov	r1, r3
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7ff f94a 	bl	8003624 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004390:	e00e      	b.n	80043b0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004392:	2300      	movs	r3, #0
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	60bb      	str	r3, [r7, #8]
 80043a6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80043b0:	bf00      	nop
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80043d6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80043d8:	2300      	movs	r3, #0
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	60bb      	str	r3, [r7, #8]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0201 	orr.w	r2, r2, #1
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004404:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004410:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004414:	d172      	bne.n	80044fc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004416:	7bfb      	ldrb	r3, [r7, #15]
 8004418:	2b22      	cmp	r3, #34	; 0x22
 800441a:	d002      	beq.n	8004422 <I2C_Slave_STOPF+0x6a>
 800441c:	7bfb      	ldrb	r3, [r7, #15]
 800441e:	2b2a      	cmp	r3, #42	; 0x2a
 8004420:	d135      	bne.n	800448e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	b29a      	uxth	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f043 0204 	orr.w	r2, r3, #4
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004454:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445a:	4618      	mov	r0, r3
 800445c:	f7fd fdb2 	bl	8001fc4 <HAL_DMA_GetState>
 8004460:	4603      	mov	r3, r0
 8004462:	2b01      	cmp	r3, #1
 8004464:	d049      	beq.n	80044fa <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	4a69      	ldr	r2, [pc, #420]	; (8004610 <I2C_Slave_STOPF+0x258>)
 800446c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004472:	4618      	mov	r0, r3
 8004474:	f7fd fd30 	bl	8001ed8 <HAL_DMA_Abort_IT>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d03d      	beq.n	80044fa <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004488:	4610      	mov	r0, r2
 800448a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800448c:	e035      	b.n	80044fa <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	b29a      	uxth	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d005      	beq.n	80044b2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	f043 0204 	orr.w	r2, r3, #4
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fd fd7c 	bl	8001fc4 <HAL_DMA_GetState>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d014      	beq.n	80044fc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d6:	4a4e      	ldr	r2, [pc, #312]	; (8004610 <I2C_Slave_STOPF+0x258>)
 80044d8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fd fcfa 	bl	8001ed8 <HAL_DMA_Abort_IT>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80044f4:	4610      	mov	r0, r2
 80044f6:	4798      	blx	r3
 80044f8:	e000      	b.n	80044fc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044fa:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d03e      	beq.n	8004584 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b04      	cmp	r3, #4
 8004512:	d112      	bne.n	800453a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004544:	2b40      	cmp	r3, #64	; 0x40
 8004546:	d112      	bne.n	800456e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004564:	b29b      	uxth	r3, r3
 8004566:	3b01      	subs	r3, #1
 8004568:	b29a      	uxth	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004572:	b29b      	uxth	r3, r3
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457c:	f043 0204 	orr.w	r2, r3, #4
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f8b3 	bl	80046f8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004592:	e039      	b.n	8004608 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004594:	7bfb      	ldrb	r3, [r7, #15]
 8004596:	2b2a      	cmp	r3, #42	; 0x2a
 8004598:	d109      	bne.n	80045ae <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2228      	movs	r2, #40	; 0x28
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7ff f832 	bl	8003612 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b28      	cmp	r3, #40	; 0x28
 80045b8:	d111      	bne.n	80045de <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a15      	ldr	r2, [pc, #84]	; (8004614 <I2C_Slave_STOPF+0x25c>)
 80045be:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7ff f831 	bl	800363e <HAL_I2C_ListenCpltCallback>
}
 80045dc:	e014      	b.n	8004608 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e2:	2b22      	cmp	r3, #34	; 0x22
 80045e4:	d002      	beq.n	80045ec <I2C_Slave_STOPF+0x234>
 80045e6:	7bfb      	ldrb	r3, [r7, #15]
 80045e8:	2b22      	cmp	r3, #34	; 0x22
 80045ea:	d10d      	bne.n	8004608 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2220      	movs	r2, #32
 80045f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff f805 	bl	8003612 <HAL_I2C_SlaveRxCpltCallback>
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	08004dcd 	.word	0x08004dcd
 8004614:	ffff0000 	.word	0xffff0000

08004618 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004626:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d002      	beq.n	800463a <I2C_Slave_AF+0x22>
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2b20      	cmp	r3, #32
 8004638:	d129      	bne.n	800468e <I2C_Slave_AF+0x76>
 800463a:	7bfb      	ldrb	r3, [r7, #15]
 800463c:	2b28      	cmp	r3, #40	; 0x28
 800463e:	d126      	bne.n	800468e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a2c      	ldr	r2, [pc, #176]	; (80046f4 <I2C_Slave_AF+0xdc>)
 8004644:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004654:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800465e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800466e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2220      	movs	r2, #32
 800467a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fe ffd9 	bl	800363e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800468c:	e02e      	b.n	80046ec <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	2b21      	cmp	r3, #33	; 0x21
 8004692:	d126      	bne.n	80046e2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a17      	ldr	r2, [pc, #92]	; (80046f4 <I2C_Slave_AF+0xdc>)
 8004698:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2221      	movs	r2, #33	; 0x21
 800469e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685a      	ldr	r2, [r3, #4]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046be:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046c8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046d8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fe ff90 	bl	8003600 <HAL_I2C_SlaveTxCpltCallback>
}
 80046e0:	e004      	b.n	80046ec <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046ea:	615a      	str	r2, [r3, #20]
}
 80046ec:	bf00      	nop
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	ffff0000 	.word	0xffff0000

080046f8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004706:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800470e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004710:	7bbb      	ldrb	r3, [r7, #14]
 8004712:	2b10      	cmp	r3, #16
 8004714:	d002      	beq.n	800471c <I2C_ITError+0x24>
 8004716:	7bbb      	ldrb	r3, [r7, #14]
 8004718:	2b40      	cmp	r3, #64	; 0x40
 800471a:	d10a      	bne.n	8004732 <I2C_ITError+0x3a>
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	2b22      	cmp	r3, #34	; 0x22
 8004720:	d107      	bne.n	8004732 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004730:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004738:	2b28      	cmp	r3, #40	; 0x28
 800473a:	d107      	bne.n	800474c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2228      	movs	r2, #40	; 0x28
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800474a:	e015      	b.n	8004778 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004756:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800475a:	d00a      	beq.n	8004772 <I2C_ITError+0x7a>
 800475c:	7bfb      	ldrb	r3, [r7, #15]
 800475e:	2b60      	cmp	r3, #96	; 0x60
 8004760:	d007      	beq.n	8004772 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004782:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004786:	d161      	bne.n	800484c <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004796:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d020      	beq.n	80047e6 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a8:	4a6a      	ldr	r2, [pc, #424]	; (8004954 <I2C_ITError+0x25c>)
 80047aa:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7fd fb91 	bl	8001ed8 <HAL_DMA_Abort_IT>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 8089 	beq.w	80048d0 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0201 	bic.w	r2, r2, #1
 80047cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047e0:	4610      	mov	r0, r2
 80047e2:	4798      	blx	r3
 80047e4:	e074      	b.n	80048d0 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ea:	4a5a      	ldr	r2, [pc, #360]	; (8004954 <I2C_ITError+0x25c>)
 80047ec:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fd fb70 	bl	8001ed8 <HAL_DMA_Abort_IT>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d068      	beq.n	80048d0 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004808:	2b40      	cmp	r3, #64	; 0x40
 800480a:	d10b      	bne.n	8004824 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691a      	ldr	r2, [r3, #16]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481e:	1c5a      	adds	r2, r3, #1
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 0201 	bic.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004846:	4610      	mov	r0, r2
 8004848:	4798      	blx	r3
 800484a:	e041      	b.n	80048d0 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004852:	b2db      	uxtb	r3, r3
 8004854:	2b60      	cmp	r3, #96	; 0x60
 8004856:	d125      	bne.n	80048a4 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004870:	2b40      	cmp	r3, #64	; 0x40
 8004872:	d10b      	bne.n	800488c <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	691a      	ldr	r2, [r3, #16]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	b2d2      	uxtb	r2, r2
 8004880:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 0201 	bic.w	r2, r2, #1
 800489a:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7fe fef2 	bl	8003686 <HAL_I2C_AbortCpltCallback>
 80048a2:	e015      	b.n	80048d0 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ae:	2b40      	cmp	r3, #64	; 0x40
 80048b0:	d10b      	bne.n	80048ca <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	b2d2      	uxtb	r2, r2
 80048be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7fe fed2 	bl	8003674 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10e      	bne.n	80048fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d109      	bne.n	80048fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d104      	bne.n	80048fe <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d007      	beq.n	800490e <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800490c:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004914:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491a:	f003 0304 	and.w	r3, r3, #4
 800491e:	2b04      	cmp	r3, #4
 8004920:	d113      	bne.n	800494a <I2C_ITError+0x252>
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	2b28      	cmp	r3, #40	; 0x28
 8004926:	d110      	bne.n	800494a <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a0b      	ldr	r2, [pc, #44]	; (8004958 <I2C_ITError+0x260>)
 800492c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2220      	movs	r2, #32
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f7fe fe7a 	bl	800363e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800494a:	bf00      	nop
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	08004dcd 	.word	0x08004dcd
 8004958:	ffff0000 	.word	0xffff0000

0800495c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b088      	sub	sp, #32
 8004960:	af02      	add	r7, sp, #8
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	603b      	str	r3, [r7, #0]
 8004968:	460b      	mov	r3, r1
 800496a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004970:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2b08      	cmp	r3, #8
 8004976:	d006      	beq.n	8004986 <I2C_MasterRequestWrite+0x2a>
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d003      	beq.n	8004986 <I2C_MasterRequestWrite+0x2a>
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004984:	d108      	bne.n	8004998 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e00b      	b.n	80049b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	2b12      	cmp	r3, #18
 800499e:	d107      	bne.n	80049b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f000 faad 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00d      	beq.n	80049e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d6:	d103      	bne.n	80049e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e035      	b.n	8004a50 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049ec:	d108      	bne.n	8004a00 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049ee:	897b      	ldrh	r3, [r7, #10]
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	461a      	mov	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80049fc:	611a      	str	r2, [r3, #16]
 80049fe:	e01b      	b.n	8004a38 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a00:	897b      	ldrh	r3, [r7, #10]
 8004a02:	11db      	asrs	r3, r3, #7
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	f003 0306 	and.w	r3, r3, #6
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f063 030f 	orn	r3, r3, #15
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	490e      	ldr	r1, [pc, #56]	; (8004a58 <I2C_MasterRequestWrite+0xfc>)
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 fad3 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e010      	b.n	8004a50 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a2e:	897b      	ldrh	r3, [r7, #10]
 8004a30:	b2da      	uxtb	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4907      	ldr	r1, [pc, #28]	; (8004a5c <I2C_MasterRequestWrite+0x100>)
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 fac3 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d001      	beq.n	8004a4e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	00010008 	.word	0x00010008
 8004a5c:	00010002 	.word	0x00010002

08004a60 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b088      	sub	sp, #32
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	607a      	str	r2, [r7, #4]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a74:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a84:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2b08      	cmp	r3, #8
 8004a8a:	d006      	beq.n	8004a9a <I2C_MasterRequestRead+0x3a>
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d003      	beq.n	8004a9a <I2C_MasterRequestRead+0x3a>
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a98:	d108      	bne.n	8004aac <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	e00b      	b.n	8004ac4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab0:	2b11      	cmp	r3, #17
 8004ab2:	d107      	bne.n	8004ac4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ac2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fa23 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00d      	beq.n	8004af8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004aea:	d103      	bne.n	8004af4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004af2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e079      	b.n	8004bec <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b00:	d108      	bne.n	8004b14 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004b02:	897b      	ldrh	r3, [r7, #10]
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	611a      	str	r2, [r3, #16]
 8004b12:	e05f      	b.n	8004bd4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004b14:	897b      	ldrh	r3, [r7, #10]
 8004b16:	11db      	asrs	r3, r3, #7
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	f003 0306 	and.w	r3, r3, #6
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	f063 030f 	orn	r3, r3, #15
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	4930      	ldr	r1, [pc, #192]	; (8004bf4 <I2C_MasterRequestRead+0x194>)
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fa49 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e054      	b.n	8004bec <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004b42:	897b      	ldrh	r3, [r7, #10]
 8004b44:	b2da      	uxtb	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	4929      	ldr	r1, [pc, #164]	; (8004bf8 <I2C_MasterRequestRead+0x198>)
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 fa39 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e044      	b.n	8004bec <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b86:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f9c1 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00d      	beq.n	8004bbc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bae:	d103      	bne.n	8004bb8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bb6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e017      	b.n	8004bec <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004bbc:	897b      	ldrh	r3, [r7, #10]
 8004bbe:	11db      	asrs	r3, r3, #7
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	f003 0306 	and.w	r3, r3, #6
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	f063 030e 	orn	r3, r3, #14
 8004bcc:	b2da      	uxtb	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	4907      	ldr	r1, [pc, #28]	; (8004bf8 <I2C_MasterRequestRead+0x198>)
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 f9f5 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	00010008 	.word	0x00010008
 8004bf8:	00010002 	.word	0x00010002

08004bfc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b088      	sub	sp, #32
 8004c00:	af02      	add	r7, sp, #8
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	4608      	mov	r0, r1
 8004c06:	4611      	mov	r1, r2
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	817b      	strh	r3, [r7, #10]
 8004c0e:	460b      	mov	r3, r1
 8004c10:	813b      	strh	r3, [r7, #8]
 8004c12:	4613      	mov	r3, r2
 8004c14:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c24:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 f96a 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00d      	beq.n	8004c6a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c5c:	d103      	bne.n	8004c66 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e0aa      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c6a:	897b      	ldrh	r3, [r7, #10]
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	461a      	mov	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	6a3a      	ldr	r2, [r7, #32]
 8004c7e:	4952      	ldr	r1, [pc, #328]	; (8004dc8 <I2C_RequestMemoryRead+0x1cc>)
 8004c80:	68f8      	ldr	r0, [r7, #12]
 8004c82:	f000 f9a2 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e097      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c90:	2300      	movs	r3, #0
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ca8:	6a39      	ldr	r1, [r7, #32]
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 fa0c 	bl	80050c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00d      	beq.n	8004cd2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d107      	bne.n	8004cce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ccc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e076      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cd2:	88fb      	ldrh	r3, [r7, #6]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d105      	bne.n	8004ce4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cd8:	893b      	ldrh	r3, [r7, #8]
 8004cda:	b2da      	uxtb	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	611a      	str	r2, [r3, #16]
 8004ce2:	e021      	b.n	8004d28 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ce4:	893b      	ldrh	r3, [r7, #8]
 8004ce6:	0a1b      	lsrs	r3, r3, #8
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cf4:	6a39      	ldr	r1, [r7, #32]
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f9e6 	bl	80050c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00d      	beq.n	8004d1e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d107      	bne.n	8004d1a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e050      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d1e:	893b      	ldrh	r3, [r7, #8]
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d2a:	6a39      	ldr	r1, [r7, #32]
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 f9cb 	bl	80050c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00d      	beq.n	8004d54 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3c:	2b04      	cmp	r3, #4
 8004d3e:	d107      	bne.n	8004d50 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d4e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e035      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d62:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	6a3b      	ldr	r3, [r7, #32]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	f000 f8d3 	bl	8004f1c <I2C_WaitOnFlagUntilTimeout>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00d      	beq.n	8004d98 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d8a:	d103      	bne.n	8004d94 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e013      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d98:	897b      	ldrh	r3, [r7, #10]
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	f043 0301 	orr.w	r3, r3, #1
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004daa:	6a3a      	ldr	r2, [r7, #32]
 8004dac:	4906      	ldr	r1, [pc, #24]	; (8004dc8 <I2C_RequestMemoryRead+0x1cc>)
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 f90b 	bl	8004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e000      	b.n	8004dc0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	00010002 	.word	0x00010002

08004dcc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004de6:	4b4b      	ldr	r3, [pc, #300]	; (8004f14 <I2C_DMAAbort+0x148>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	08db      	lsrs	r3, r3, #3
 8004dec:	4a4a      	ldr	r2, [pc, #296]	; (8004f18 <I2C_DMAAbort+0x14c>)
 8004dee:	fba2 2303 	umull	r2, r3, r2, r3
 8004df2:	0a1a      	lsrs	r2, r3, #8
 8004df4:	4613      	mov	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	00da      	lsls	r2, r3, #3
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d106      	bne.n	8004e14 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004e12:	e00a      	b.n	8004e2a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e28:	d0ea      	beq.n	8004e00 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e36:	2200      	movs	r2, #0
 8004e38:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e46:	2200      	movs	r2, #0
 8004e48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e58:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0201 	bic.w	r2, r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b60      	cmp	r3, #96	; 0x60
 8004e9a:	d10e      	bne.n	8004eba <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2220      	movs	r2, #32
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004eb2:	6978      	ldr	r0, [r7, #20]
 8004eb4:	f7fe fbe7 	bl	8003686 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004eb8:	e027      	b.n	8004f0a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004eba:	7cfb      	ldrb	r3, [r7, #19]
 8004ebc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ec0:	2b28      	cmp	r3, #40	; 0x28
 8004ec2:	d117      	bne.n	8004ef4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ee2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2228      	movs	r2, #40	; 0x28
 8004eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ef2:	e007      	b.n	8004f04 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004f04:	6978      	ldr	r0, [r7, #20]
 8004f06:	f7fe fbb5 	bl	8003674 <HAL_I2C_ErrorCallback>
}
 8004f0a:	bf00      	nop
 8004f0c:	3718      	adds	r7, #24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	20000004 	.word	0x20000004
 8004f18:	14f8b589 	.word	0x14f8b589

08004f1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f2c:	e025      	b.n	8004f7a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f34:	d021      	beq.n	8004f7a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f36:	f7fc fe93 	bl	8001c60 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d302      	bcc.n	8004f4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d116      	bne.n	8004f7a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2220      	movs	r2, #32
 8004f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	f043 0220 	orr.w	r2, r3, #32
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e023      	b.n	8004fc2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	0c1b      	lsrs	r3, r3, #16
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d10d      	bne.n	8004fa0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	43da      	mvns	r2, r3
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	4013      	ands	r3, r2
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bf0c      	ite	eq
 8004f96:	2301      	moveq	r3, #1
 8004f98:	2300      	movne	r3, #0
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	e00c      	b.n	8004fba <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	43da      	mvns	r2, r3
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	4013      	ands	r3, r2
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	bf0c      	ite	eq
 8004fb2:	2301      	moveq	r3, #1
 8004fb4:	2300      	movne	r3, #0
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	461a      	mov	r2, r3
 8004fba:	79fb      	ldrb	r3, [r7, #7]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d0b6      	beq.n	8004f2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b084      	sub	sp, #16
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	60f8      	str	r0, [r7, #12]
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fd8:	e051      	b.n	800507e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe8:	d123      	bne.n	8005032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005002:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	f043 0204 	orr.w	r2, r3, #4
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e046      	b.n	80050c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005038:	d021      	beq.n	800507e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800503a:	f7fc fe11 	bl	8001c60 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	d302      	bcc.n	8005050 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d116      	bne.n	800507e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	f043 0220 	orr.w	r2, r3, #32
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e020      	b.n	80050c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	0c1b      	lsrs	r3, r3, #16
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b01      	cmp	r3, #1
 8005086:	d10c      	bne.n	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	43da      	mvns	r2, r3
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	4013      	ands	r3, r2
 8005094:	b29b      	uxth	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	bf14      	ite	ne
 800509a:	2301      	movne	r3, #1
 800509c:	2300      	moveq	r3, #0
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	e00b      	b.n	80050ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	43da      	mvns	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	4013      	ands	r3, r2
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	bf14      	ite	ne
 80050b4:	2301      	movne	r3, #1
 80050b6:	2300      	moveq	r3, #0
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d18d      	bne.n	8004fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3710      	adds	r7, #16
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050d4:	e02d      	b.n	8005132 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f900 	bl	80052dc <I2C_IsAcknowledgeFailed>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e02d      	b.n	8005142 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ec:	d021      	beq.n	8005132 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ee:	f7fc fdb7 	bl	8001c60 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d302      	bcc.n	8005104 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d116      	bne.n	8005132 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2220      	movs	r2, #32
 800510e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	f043 0220 	orr.w	r2, r3, #32
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e007      	b.n	8005142 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513c:	2b80      	cmp	r3, #128	; 0x80
 800513e:	d1ca      	bne.n	80050d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b084      	sub	sp, #16
 800514e:	af00      	add	r7, sp, #0
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	60b9      	str	r1, [r7, #8]
 8005154:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005156:	e02d      	b.n	80051b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f8bf 	bl	80052dc <I2C_IsAcknowledgeFailed>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e02d      	b.n	80051c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516e:	d021      	beq.n	80051b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005170:	f7fc fd76 	bl	8001c60 <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	429a      	cmp	r2, r3
 800517e:	d302      	bcc.n	8005186 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d116      	bne.n	80051b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	f043 0220 	orr.w	r2, r3, #32
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e007      	b.n	80051c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d1ca      	bne.n	8005158 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80051d8:	4b13      	ldr	r3, [pc, #76]	; (8005228 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	08db      	lsrs	r3, r3, #3
 80051de:	4a13      	ldr	r2, [pc, #76]	; (800522c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80051e0:	fba2 2303 	umull	r2, r3, r2, r3
 80051e4:	0a1a      	lsrs	r2, r3, #8
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3b01      	subs	r3, #1
 80051f2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d107      	bne.n	800520a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fe:	f043 0220 	orr.w	r2, r3, #32
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e008      	b.n	800521c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005218:	d0e9      	beq.n	80051ee <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	bc80      	pop	{r7}
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	20000004 	.word	0x20000004
 800522c:	14f8b589 	.word	0x14f8b589

08005230 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800523c:	e042      	b.n	80052c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	2b10      	cmp	r3, #16
 800524a:	d119      	bne.n	8005280 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f06f 0210 	mvn.w	r2, #16
 8005254:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e029      	b.n	80052d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005280:	f7fc fcee 	bl	8001c60 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	68ba      	ldr	r2, [r7, #8]
 800528c:	429a      	cmp	r2, r3
 800528e:	d302      	bcc.n	8005296 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d116      	bne.n	80052c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2220      	movs	r2, #32
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b0:	f043 0220 	orr.w	r2, r3, #32
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e007      	b.n	80052d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ce:	2b40      	cmp	r3, #64	; 0x40
 80052d0:	d1b5      	bne.n	800523e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052f2:	d11b      	bne.n	800532c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052fc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	f043 0204 	orr.w	r2, r3, #4
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e000      	b.n	800532e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005344:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005348:	d103      	bne.n	8005352 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005350:	e007      	b.n	8005362 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005356:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800535a:	d102      	bne.n	8005362 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2208      	movs	r2, #8
 8005360:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005362:	bf00      	nop
 8005364:	370c      	adds	r7, #12
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr

0800536c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800536c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800536e:	b08b      	sub	sp, #44	; 0x2c
 8005370:	af06      	add	r7, sp, #24
 8005372:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e0fd      	b.n	800557a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f007 f8b8 	bl	800c508 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2203      	movs	r2, #3
 800539c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f002 fd8b 	bl	8007ec0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	687e      	ldr	r6, [r7, #4]
 80053b2:	466d      	mov	r5, sp
 80053b4:	f106 0410 	add.w	r4, r6, #16
 80053b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	602b      	str	r3, [r5, #0]
 80053c0:	1d33      	adds	r3, r6, #4
 80053c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053c4:	6838      	ldr	r0, [r7, #0]
 80053c6:	f002 fd55 	bl	8007e74 <USB_CoreInit>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d005      	beq.n	80053dc <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e0ce      	b.n	800557a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2100      	movs	r1, #0
 80053e2:	4618      	mov	r0, r3
 80053e4:	f002 fd86 	bl	8007ef4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053e8:	2300      	movs	r3, #0
 80053ea:	73fb      	strb	r3, [r7, #15]
 80053ec:	e04c      	b.n	8005488 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80053ee:	7bfb      	ldrb	r3, [r7, #15]
 80053f0:	6879      	ldr	r1, [r7, #4]
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	440b      	add	r3, r1
 80053fe:	3301      	adds	r3, #1
 8005400:	2201      	movs	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	1c5a      	adds	r2, r3, #1
 800540a:	4613      	mov	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4413      	add	r3, r2
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	440b      	add	r3, r1
 8005414:	7bfa      	ldrb	r2, [r7, #15]
 8005416:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005418:	7bfa      	ldrb	r2, [r7, #15]
 800541a:	7bfb      	ldrb	r3, [r7, #15]
 800541c:	b298      	uxth	r0, r3
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	4613      	mov	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	3336      	adds	r3, #54	; 0x36
 800542c:	4602      	mov	r2, r0
 800542e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005430:	7bfb      	ldrb	r3, [r7, #15]
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	4613      	mov	r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4413      	add	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	440b      	add	r3, r1
 8005440:	3303      	adds	r3, #3
 8005442:	2200      	movs	r2, #0
 8005444:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005446:	7bfa      	ldrb	r2, [r7, #15]
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	4613      	mov	r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	00db      	lsls	r3, r3, #3
 8005452:	440b      	add	r3, r1
 8005454:	3338      	adds	r3, #56	; 0x38
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800545a:	7bfa      	ldrb	r2, [r7, #15]
 800545c:	6879      	ldr	r1, [r7, #4]
 800545e:	4613      	mov	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4413      	add	r3, r2
 8005464:	00db      	lsls	r3, r3, #3
 8005466:	440b      	add	r3, r1
 8005468:	333c      	adds	r3, #60	; 0x3c
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800546e:	7bfa      	ldrb	r2, [r7, #15]
 8005470:	6879      	ldr	r1, [r7, #4]
 8005472:	4613      	mov	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	00db      	lsls	r3, r3, #3
 800547a:	440b      	add	r3, r1
 800547c:	3340      	adds	r3, #64	; 0x40
 800547e:	2200      	movs	r2, #0
 8005480:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	3301      	adds	r3, #1
 8005486:	73fb      	strb	r3, [r7, #15]
 8005488:	7bfa      	ldrb	r2, [r7, #15]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	429a      	cmp	r2, r3
 8005490:	d3ad      	bcc.n	80053ee <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005492:	2300      	movs	r3, #0
 8005494:	73fb      	strb	r3, [r7, #15]
 8005496:	e044      	b.n	8005522 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005498:	7bfa      	ldrb	r2, [r7, #15]
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	4613      	mov	r3, r2
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	440b      	add	r3, r1
 80054a6:	f203 1369 	addw	r3, r3, #361	; 0x169
 80054aa:	2200      	movs	r2, #0
 80054ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80054ae:	7bfa      	ldrb	r2, [r7, #15]
 80054b0:	6879      	ldr	r1, [r7, #4]
 80054b2:	4613      	mov	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	00db      	lsls	r3, r3, #3
 80054ba:	440b      	add	r3, r1
 80054bc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80054c0:	7bfa      	ldrb	r2, [r7, #15]
 80054c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80054c4:	7bfa      	ldrb	r2, [r7, #15]
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	00db      	lsls	r3, r3, #3
 80054d0:	440b      	add	r3, r1
 80054d2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80054d6:	2200      	movs	r2, #0
 80054d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80054da:	7bfa      	ldrb	r2, [r7, #15]
 80054dc:	6879      	ldr	r1, [r7, #4]
 80054de:	4613      	mov	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	4413      	add	r3, r2
 80054e4:	00db      	lsls	r3, r3, #3
 80054e6:	440b      	add	r3, r1
 80054e8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80054f0:	7bfa      	ldrb	r2, [r7, #15]
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	440b      	add	r3, r1
 80054fe:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005506:	7bfa      	ldrb	r2, [r7, #15]
 8005508:	6879      	ldr	r1, [r7, #4]
 800550a:	4613      	mov	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	4413      	add	r3, r2
 8005510:	00db      	lsls	r3, r3, #3
 8005512:	440b      	add	r3, r1
 8005514:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	3301      	adds	r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
 8005522:	7bfa      	ldrb	r2, [r7, #15]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	429a      	cmp	r2, r3
 800552a:	d3b5      	bcc.n	8005498 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	603b      	str	r3, [r7, #0]
 8005532:	687e      	ldr	r6, [r7, #4]
 8005534:	466d      	mov	r5, sp
 8005536:	f106 0410 	add.w	r4, r6, #16
 800553a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800553c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	602b      	str	r3, [r5, #0]
 8005542:	1d33      	adds	r3, r6, #4
 8005544:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005546:	6838      	ldr	r0, [r7, #0]
 8005548:	f002 fce0 	bl	8007f0c <USB_DevInit>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2202      	movs	r2, #2
 8005556:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e00d      	b.n	800557a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f005 f992 	bl	800a89c <USB_DevDisconnect>

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005582 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b082      	sub	sp, #8
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_PCD_Start+0x16>
 8005594:	2302      	movs	r3, #2
 8005596:	e016      	b.n	80055c6 <HAL_PCD_Start+0x44>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f002 fc75 	bl	8007e94 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80055aa:	2101      	movs	r1, #1
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f007 fa1e 	bl	800c9ee <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f005 f966 	bl	800a888 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b088      	sub	sp, #32
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f005 f968 	bl	800a8b0 <USB_ReadInterrupts>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ea:	d102      	bne.n	80055f2 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fb5f 	bl	8005cb0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f005 f95a 	bl	800a8b0 <USB_ReadInterrupts>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005606:	d112      	bne.n	800562e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005610:	b29a      	uxth	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800561a:	b292      	uxth	r2, r2
 800561c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f006 ffec 	bl	800c5fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005626:	2100      	movs	r1, #0
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f923 	bl	8005874 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4618      	mov	r0, r3
 8005634:	f005 f93c 	bl	800a8b0 <USB_ReadInterrupts>
 8005638:	4603      	mov	r3, r0
 800563a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800563e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005642:	d10b      	bne.n	800565c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800564c:	b29a      	uxth	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005656:	b292      	uxth	r2, r2
 8005658:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4618      	mov	r0, r3
 8005662:	f005 f925 	bl	800a8b0 <USB_ReadInterrupts>
 8005666:	4603      	mov	r3, r0
 8005668:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800566c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005670:	d10b      	bne.n	800568a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800567a:	b29a      	uxth	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005684:	b292      	uxth	r2, r2
 8005686:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f005 f90e 	bl	800a8b0 <USB_ReadInterrupts>
 8005694:	4603      	mov	r3, r0
 8005696:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800569a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800569e:	d126      	bne.n	80056ee <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0204 	bic.w	r2, r2, #4
 80056b2:	b292      	uxth	r2, r2
 80056b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0208 	bic.w	r2, r2, #8
 80056ca:	b292      	uxth	r2, r2
 80056cc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f006 ffcd 	bl	800c670 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80056de:	b29a      	uxth	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80056e8:	b292      	uxth	r2, r2
 80056ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f005 f8dc 	bl	800a8b0 <USB_ReadInterrupts>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005702:	f040 8082 	bne.w	800580a <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8005706:	2300      	movs	r3, #0
 8005708:	77fb      	strb	r3, [r7, #31]
 800570a:	e010      	b.n	800572e <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	7ffb      	ldrb	r3, [r7, #31]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	441a      	add	r2, r3
 8005718:	7ffb      	ldrb	r3, [r7, #31]
 800571a:	8812      	ldrh	r2, [r2, #0]
 800571c:	b292      	uxth	r2, r2
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	3320      	adds	r3, #32
 8005722:	443b      	add	r3, r7
 8005724:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8005728:	7ffb      	ldrb	r3, [r7, #31]
 800572a:	3301      	adds	r3, #1
 800572c:	77fb      	strb	r3, [r7, #31]
 800572e:	7ffb      	ldrb	r3, [r7, #31]
 8005730:	2b07      	cmp	r3, #7
 8005732:	d9eb      	bls.n	800570c <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800573c:	b29a      	uxth	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0201 	orr.w	r2, r2, #1
 8005746:	b292      	uxth	r2, r2
 8005748:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005754:	b29a      	uxth	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0201 	bic.w	r2, r2, #1
 800575e:	b292      	uxth	r2, r2
 8005760:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8005764:	bf00      	nop
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800576e:	b29b      	uxth	r3, r3
 8005770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0f6      	beq.n	8005766 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005780:	b29a      	uxth	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800578a:	b292      	uxth	r2, r2
 800578c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8005790:	2300      	movs	r3, #0
 8005792:	77fb      	strb	r3, [r7, #31]
 8005794:	e00f      	b.n	80057b6 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005796:	7ffb      	ldrb	r3, [r7, #31]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6812      	ldr	r2, [r2, #0]
 800579c:	4611      	mov	r1, r2
 800579e:	7ffa      	ldrb	r2, [r7, #31]
 80057a0:	0092      	lsls	r2, r2, #2
 80057a2:	440a      	add	r2, r1
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	3320      	adds	r3, #32
 80057a8:	443b      	add	r3, r7
 80057aa:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80057ae:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80057b0:	7ffb      	ldrb	r3, [r7, #31]
 80057b2:	3301      	adds	r3, #1
 80057b4:	77fb      	strb	r3, [r7, #31]
 80057b6:	7ffb      	ldrb	r3, [r7, #31]
 80057b8:	2b07      	cmp	r3, #7
 80057ba:	d9ec      	bls.n	8005796 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0208 	orr.w	r2, r2, #8
 80057ce:	b292      	uxth	r2, r2
 80057d0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80057dc:	b29a      	uxth	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057e6:	b292      	uxth	r2, r2
 80057e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0204 	orr.w	r2, r2, #4
 80057fe:	b292      	uxth	r2, r2
 8005800:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f006 ff19 	bl	800c63c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f005 f84e 	bl	800a8b0 <USB_ReadInterrupts>
 8005814:	4603      	mov	r3, r0
 8005816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800581a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800581e:	d10e      	bne.n	800583e <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005828:	b29a      	uxth	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005832:	b292      	uxth	r2, r2
 8005834:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f006 fed2 	bl	800c5e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4618      	mov	r0, r3
 8005844:	f005 f834 	bl	800a8b0 <USB_ReadInterrupts>
 8005848:	4603      	mov	r3, r0
 800584a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800584e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005852:	d10b      	bne.n	800586c <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800585c:	b29a      	uxth	r2, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005866:	b292      	uxth	r2, r2
 8005868:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800586c:	bf00      	nop
 800586e:	3720      	adds	r7, #32
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	460b      	mov	r3, r1
 800587e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005886:	2b01      	cmp	r3, #1
 8005888:	d101      	bne.n	800588e <HAL_PCD_SetAddress+0x1a>
 800588a:	2302      	movs	r3, #2
 800588c:	e013      	b.n	80058b6 <HAL_PCD_SetAddress+0x42>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	78fa      	ldrb	r2, [r7, #3]
 800589a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	78fa      	ldrb	r2, [r7, #3]
 80058a4:	4611      	mov	r1, r2
 80058a6:	4618      	mov	r0, r3
 80058a8:	f004 ffdb 	bl	800a862 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b084      	sub	sp, #16
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
 80058c6:	4608      	mov	r0, r1
 80058c8:	4611      	mov	r1, r2
 80058ca:	461a      	mov	r2, r3
 80058cc:	4603      	mov	r3, r0
 80058ce:	70fb      	strb	r3, [r7, #3]
 80058d0:	460b      	mov	r3, r1
 80058d2:	803b      	strh	r3, [r7, #0]
 80058d4:	4613      	mov	r3, r2
 80058d6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80058d8:	2300      	movs	r3, #0
 80058da:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80058dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	da0e      	bge.n	8005902 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058e4:	78fb      	ldrb	r3, [r7, #3]
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	1c5a      	adds	r2, r3, #1
 80058ec:	4613      	mov	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	4413      	add	r3, r2
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	4413      	add	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2201      	movs	r2, #1
 80058fe:	705a      	strb	r2, [r3, #1]
 8005900:	e00e      	b.n	8005920 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005902:	78fb      	ldrb	r3, [r7, #3]
 8005904:	f003 0207 	and.w	r2, r3, #7
 8005908:	4613      	mov	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	00db      	lsls	r3, r3, #3
 8005910:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	4413      	add	r3, r2
 8005918:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	f003 0307 	and.w	r3, r3, #7
 8005926:	b2da      	uxtb	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800592c:	883a      	ldrh	r2, [r7, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	78ba      	ldrb	r2, [r7, #2]
 8005936:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d004      	beq.n	800594a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	b29a      	uxth	r2, r3
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800594a:	78bb      	ldrb	r3, [r7, #2]
 800594c:	2b02      	cmp	r3, #2
 800594e:	d102      	bne.n	8005956 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_PCD_EP_Open+0xa6>
 8005960:	2302      	movs	r3, #2
 8005962:	e00e      	b.n	8005982 <HAL_PCD_EP_Open+0xc4>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68f9      	ldr	r1, [r7, #12]
 8005972:	4618      	mov	r0, r3
 8005974:	f002 faea 	bl	8007f4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8005980:	7afb      	ldrb	r3, [r7, #11]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	460b      	mov	r3, r1
 8005994:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005996:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800599a:	2b00      	cmp	r3, #0
 800599c:	da0e      	bge.n	80059bc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800599e:	78fb      	ldrb	r3, [r7, #3]
 80059a0:	f003 0307 	and.w	r3, r3, #7
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	4613      	mov	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	00db      	lsls	r3, r3, #3
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	4413      	add	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2201      	movs	r2, #1
 80059b8:	705a      	strb	r2, [r3, #1]
 80059ba:	e00e      	b.n	80059da <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059bc:	78fb      	ldrb	r3, [r7, #3]
 80059be:	f003 0207 	and.w	r2, r3, #7
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	00db      	lsls	r3, r3, #3
 80059ca:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	4413      	add	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80059da:	78fb      	ldrb	r3, [r7, #3]
 80059dc:	f003 0307 	and.w	r3, r3, #7
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <HAL_PCD_EP_Close+0x6a>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e00e      	b.n	8005a12 <HAL_PCD_EP_Close+0x88>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68f9      	ldr	r1, [r7, #12]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f002 fe0c 	bl	8008620 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b086      	sub	sp, #24
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	607a      	str	r2, [r7, #4]
 8005a24:	603b      	str	r3, [r7, #0]
 8005a26:	460b      	mov	r3, r1
 8005a28:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a2a:	7afb      	ldrb	r3, [r7, #11]
 8005a2c:	f003 0207 	and.w	r2, r3, #7
 8005a30:	4613      	mov	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4413      	add	r3, r2
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4413      	add	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2200      	movs	r2, #0
 8005a52:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	2200      	movs	r2, #0
 8005a58:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a5a:	7afb      	ldrb	r3, [r7, #11]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	b2da      	uxtb	r2, r3
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005a66:	7afb      	ldrb	r3, [r7, #11]
 8005a68:	f003 0307 	and.w	r3, r3, #7
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d106      	bne.n	8005a7e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6979      	ldr	r1, [r7, #20]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f002 ffbe 	bl	80089f8 <USB_EPStartXfer>
 8005a7c:	e005      	b.n	8005a8a <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6979      	ldr	r1, [r7, #20]
 8005a84:	4618      	mov	r0, r3
 8005a86:	f002 ffb7 	bl	80089f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005aa0:	78fb      	ldrb	r3, [r7, #3]
 8005aa2:	f003 0207 	and.w	r2, r3, #7
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	440b      	add	r3, r1
 8005ab2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005ab6:	681b      	ldr	r3, [r3, #0]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bc80      	pop	{r7}
 8005ac0:	4770      	bx	lr

08005ac2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b086      	sub	sp, #24
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ad2:	7afb      	ldrb	r3, [r7, #11]
 8005ad4:	f003 0307 	and.w	r3, r3, #7
 8005ad8:	1c5a      	adds	r2, r3, #1
 8005ada:	4613      	mov	r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	4413      	add	r3, r2
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2200      	movs	r2, #0
 8005b06:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b0e:	7afb      	ldrb	r3, [r7, #11]
 8005b10:	f003 0307 	and.w	r3, r3, #7
 8005b14:	b2da      	uxtb	r2, r3
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005b1a:	7afb      	ldrb	r3, [r7, #11]
 8005b1c:	f003 0307 	and.w	r3, r3, #7
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d106      	bne.n	8005b32 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6979      	ldr	r1, [r7, #20]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f002 ff64 	bl	80089f8 <USB_EPStartXfer>
 8005b30:	e005      	b.n	8005b3e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6979      	ldr	r1, [r7, #20]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f002 ff5d 	bl	80089f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005b54:	78fb      	ldrb	r3, [r7, #3]
 8005b56:	f003 0207 	and.w	r2, r3, #7
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d901      	bls.n	8005b66 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e04c      	b.n	8005c00 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005b66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	da0e      	bge.n	8005b8c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b6e:	78fb      	ldrb	r3, [r7, #3]
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	1c5a      	adds	r2, r3, #1
 8005b76:	4613      	mov	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	00db      	lsls	r3, r3, #3
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	4413      	add	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	705a      	strb	r2, [r3, #1]
 8005b8a:	e00c      	b.n	8005ba6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005b8c:	78fa      	ldrb	r2, [r7, #3]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	00db      	lsls	r3, r3, #3
 8005b96:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d101      	bne.n	8005bc6 <HAL_PCD_EP_SetStall+0x7e>
 8005bc2:	2302      	movs	r3, #2
 8005bc4:	e01c      	b.n	8005c00 <HAL_PCD_EP_SetStall+0xb8>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68f9      	ldr	r1, [r7, #12]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f004 fd47 	bl	800a668 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005bda:	78fb      	ldrb	r3, [r7, #3]
 8005bdc:	f003 0307 	and.w	r3, r3, #7
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d108      	bne.n	8005bf6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005bee:	4619      	mov	r1, r3
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	f004 fe6c 	bl	800a8ce <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	460b      	mov	r3, r1
 8005c12:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005c14:	78fb      	ldrb	r3, [r7, #3]
 8005c16:	f003 020f 	and.w	r2, r3, #15
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d901      	bls.n	8005c26 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e040      	b.n	8005ca8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	da0e      	bge.n	8005c4c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c2e:	78fb      	ldrb	r3, [r7, #3]
 8005c30:	f003 0307 	and.w	r3, r3, #7
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	4613      	mov	r3, r2
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	4413      	add	r3, r2
 8005c3c:	00db      	lsls	r3, r3, #3
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	4413      	add	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2201      	movs	r2, #1
 8005c48:	705a      	strb	r2, [r3, #1]
 8005c4a:	e00e      	b.n	8005c6a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	f003 0207 	and.w	r2, r3, #7
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	4413      	add	r3, r2
 8005c62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c70:	78fb      	ldrb	r3, [r7, #3]
 8005c72:	f003 0307 	and.w	r3, r3, #7
 8005c76:	b2da      	uxtb	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d101      	bne.n	8005c8a <HAL_PCD_EP_ClrStall+0x82>
 8005c86:	2302      	movs	r3, #2
 8005c88:	e00e      	b.n	8005ca8 <HAL_PCD_EP_ClrStall+0xa0>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68f9      	ldr	r1, [r7, #12]
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f004 fd35 	bl	800a708 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3710      	adds	r7, #16
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08e      	sub	sp, #56	; 0x38
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005cb8:	e2ec      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005cc2:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005cc4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8005cd0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f040 8161 	bne.w	8005f9c <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005cda:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005cdc:	f003 0310 	and.w	r3, r3, #16
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d152      	bne.n	8005d8a <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf4:	81fb      	strh	r3, [r7, #14]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	89fb      	ldrh	r3, [r7, #14]
 8005cfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3328      	adds	r3, #40	; 0x28
 8005d0c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	4413      	add	r3, r2
 8005d22:	3302      	adds	r3, #2
 8005d24:	005b      	lsls	r3, r3, #1
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6812      	ldr	r2, [r2, #0]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d30:	881b      	ldrh	r3, [r3, #0]
 8005d32:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d38:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	695a      	ldr	r2, [r3, #20]
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	441a      	add	r2, r3
 8005d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d46:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005d48:	2100      	movs	r1, #0
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f006 fc2f 	bl	800c5ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 829b 	beq.w	8006294 <PCD_EP_ISR_Handler+0x5e4>
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f040 8296 	bne.w	8006294 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	b292      	uxth	r2, r2
 8005d7c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005d88:	e284      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005d90:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	881b      	ldrh	r3, [r3, #0]
 8005d98:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005d9a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005d9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d034      	beq.n	8005e0e <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	461a      	mov	r2, r3
 8005db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	00db      	lsls	r3, r3, #3
 8005db6:	4413      	add	r3, r2
 8005db8:	3306      	adds	r3, #6
 8005dba:	005b      	lsls	r3, r3, #1
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6812      	ldr	r2, [r2, #0]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dc6:	881b      	ldrh	r3, [r3, #0]
 8005dc8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dce:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ddc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	f004 fdc3 	bl	800a96e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	881b      	ldrh	r3, [r3, #0]
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005df4:	4013      	ands	r3, r2
 8005df6:	823b      	strh	r3, [r7, #16]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	8a3a      	ldrh	r2, [r7, #16]
 8005dfe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e02:	b292      	uxth	r2, r2
 8005e04:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f006 fba4 	bl	800c554 <HAL_PCD_SetupStageCallback>
 8005e0c:	e242      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005e0e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f280 823e 	bge.w	8006294 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	881b      	ldrh	r3, [r3, #0]
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005e24:	4013      	ands	r3, r2
 8005e26:	83bb      	strh	r3, [r7, #28]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	8bba      	ldrh	r2, [r7, #28]
 8005e2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e32:	b292      	uxth	r2, r2
 8005e34:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	461a      	mov	r2, r3
 8005e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	4413      	add	r3, r2
 8005e4a:	3306      	adds	r3, #6
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e58:	881b      	ldrh	r3, [r3, #0]
 8005e5a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d019      	beq.n	8005e9e <PCD_EP_ISR_Handler+0x1ee>
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d015      	beq.n	8005e9e <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6818      	ldr	r0, [r3, #0]
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	6959      	ldr	r1, [r3, #20]
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e80:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	f004 fd73 	bl	800a96e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8a:	695a      	ldr	r2, [r3, #20]
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	441a      	add	r2, r3
 8005e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e94:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005e96:	2100      	movs	r1, #0
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f006 fb6d 	bl	800c578 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	881b      	ldrh	r3, [r3, #0]
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f040 81f2 	bne.w	8006294 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	61bb      	str	r3, [r7, #24]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	61bb      	str	r3, [r7, #24]
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d112      	bne.n	8005efe <PCD_EP_ISR_Handler+0x24e>
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	801a      	strh	r2, [r3, #0]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	881b      	ldrh	r3, [r3, #0]
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	801a      	strh	r2, [r3, #0]
 8005efc:	e02f      	b.n	8005f5e <PCD_EP_ISR_Handler+0x2ae>
 8005efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	2b3e      	cmp	r3, #62	; 0x3e
 8005f04:	d813      	bhi.n	8005f2e <PCD_EP_ISR_Handler+0x27e>
 8005f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	085b      	lsrs	r3, r3, #1
 8005f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <PCD_EP_ISR_Handler+0x270>
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	633b      	str	r3, [r7, #48]	; 0x30
 8005f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	029b      	lsls	r3, r3, #10
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	801a      	strh	r2, [r3, #0]
 8005f2c:	e017      	b.n	8005f5e <PCD_EP_ISR_Handler+0x2ae>
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	633b      	str	r3, [r7, #48]	; 0x30
 8005f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	f003 031f 	and.w	r3, r3, #31
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d102      	bne.n	8005f48 <PCD_EP_ISR_Handler+0x298>
 8005f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f44:	3b01      	subs	r3, #1
 8005f46:	633b      	str	r3, [r7, #48]	; 0x30
 8005f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	029b      	lsls	r3, r3, #10
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	881b      	ldrh	r3, [r3, #0]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6e:	827b      	strh	r3, [r7, #18]
 8005f70:	8a7b      	ldrh	r3, [r7, #18]
 8005f72:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005f76:	827b      	strh	r3, [r7, #18]
 8005f78:	8a7b      	ldrh	r3, [r7, #18]
 8005f7a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005f7e:	827b      	strh	r3, [r7, #18]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	8a7b      	ldrh	r3, [r7, #18]
 8005f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	8013      	strh	r3, [r2, #0]
 8005f9a:	e17b      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4413      	add	r3, r2
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005fae:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f280 80ea 	bge.w	800618c <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4413      	add	r3, r2
 8005fc6:	881b      	ldrh	r3, [r3, #0]
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005fce:	4013      	ands	r3, r2
 8005fd0:	853b      	strh	r3, [r7, #40]	; 0x28
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005fe2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005fe6:	b292      	uxth	r2, r2
 8005fe8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005fea:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005fee:	4613      	mov	r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006002:	7b1b      	ldrb	r3, [r3, #12]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d122      	bne.n	800604e <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006010:	b29b      	uxth	r3, r3
 8006012:	461a      	mov	r2, r3
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	00db      	lsls	r3, r3, #3
 800601a:	4413      	add	r3, r2
 800601c:	3306      	adds	r3, #6
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	4413      	add	r3, r2
 8006026:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800602a:	881b      	ldrh	r3, [r3, #0]
 800602c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006030:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8006032:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8087 	beq.w	8006148 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006040:	6959      	ldr	r1, [r3, #20]
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	88da      	ldrh	r2, [r3, #6]
 8006046:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006048:	f004 fc91 	bl	800a96e <USB_ReadPMA>
 800604c:	e07c      	b.n	8006148 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800604e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006050:	78db      	ldrb	r3, [r3, #3]
 8006052:	2b02      	cmp	r3, #2
 8006054:	d108      	bne.n	8006068 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006056:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006058:	461a      	mov	r2, r3
 800605a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 f927 	bl	80062b0 <HAL_PCD_EP_DB_Receive>
 8006062:	4603      	mov	r3, r0
 8006064:	86fb      	strh	r3, [r7, #54]	; 0x36
 8006066:	e06f      	b.n	8006148 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	881b      	ldrh	r3, [r3, #0]
 8006078:	b29b      	uxth	r3, r3
 800607a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800607e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006082:	847b      	strh	r3, [r7, #34]	; 0x22
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	441a      	add	r2, r3
 8006092:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006094:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006098:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800609c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	461a      	mov	r2, r3
 80060ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4413      	add	r3, r2
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d021      	beq.n	8006106 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	461a      	mov	r2, r3
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	00db      	lsls	r3, r3, #3
 80060d4:	4413      	add	r3, r2
 80060d6:	3302      	adds	r3, #2
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060ea:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80060ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d02a      	beq.n	8006148 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6818      	ldr	r0, [r3, #0]
 80060f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f8:	6959      	ldr	r1, [r3, #20]
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	891a      	ldrh	r2, [r3, #8]
 80060fe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006100:	f004 fc35 	bl	800a96e <USB_ReadPMA>
 8006104:	e020      	b.n	8006148 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800610e:	b29b      	uxth	r3, r3
 8006110:	461a      	mov	r2, r3
 8006112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	4413      	add	r3, r2
 800611a:	3306      	adds	r3, #6
 800611c:	005b      	lsls	r3, r3, #1
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006128:	881b      	ldrh	r3, [r3, #0]
 800612a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800612e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8006130:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006132:	2b00      	cmp	r3, #0
 8006134:	d008      	beq.n	8006148 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6818      	ldr	r0, [r3, #0]
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	6959      	ldr	r1, [r3, #20]
 800613e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006140:	895a      	ldrh	r2, [r3, #10]
 8006142:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006144:	f004 fc13 	bl	800a96e <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	69da      	ldr	r2, [r3, #28]
 800614c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800614e:	441a      	add	r2, r3
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	695a      	ldr	r2, [r3, #20]
 8006158:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800615a:	441a      	add	r2, r3
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d004      	beq.n	8006172 <PCD_EP_ISR_Handler+0x4c2>
 8006168:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800616a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	429a      	cmp	r2, r3
 8006170:	d206      	bcs.n	8006180 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f006 f9fd 	bl	800c578 <HAL_PCD_DataOutStageCallback>
 800617e:	e005      	b.n	800618c <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006186:	4618      	mov	r0, r3
 8006188:	f002 fc36 	bl	80089f8 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800618c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800618e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006192:	2b00      	cmp	r3, #0
 8006194:	d07e      	beq.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8006196:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	4613      	mov	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	4413      	add	r3, r2
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	4413      	add	r3, r2
 80061a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	461a      	mov	r2, r3
 80061b0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80061b4:	009b      	lsls	r3, r3, #2
 80061b6:	4413      	add	r3, r2
 80061b8:	881b      	ldrh	r3, [r3, #0]
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80061c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c4:	843b      	strh	r3, [r7, #32]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	461a      	mov	r2, r3
 80061cc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	441a      	add	r2, r3
 80061d4:	8c3b      	ldrh	r3, [r7, #32]
 80061d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061de:	b29b      	uxth	r3, r3
 80061e0:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80061e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e4:	78db      	ldrb	r3, [r3, #3]
 80061e6:	2b03      	cmp	r3, #3
 80061e8:	d00c      	beq.n	8006204 <PCD_EP_ISR_Handler+0x554>
 80061ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ec:	78db      	ldrb	r3, [r3, #3]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d008      	beq.n	8006204 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80061f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f4:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d146      	bne.n	8006288 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80061fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80061fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006200:	2b00      	cmp	r3, #0
 8006202:	d141      	bne.n	8006288 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800620c:	b29b      	uxth	r3, r3
 800620e:	461a      	mov	r2, r3
 8006210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	00db      	lsls	r3, r3, #3
 8006216:	4413      	add	r3, r2
 8006218:	3302      	adds	r3, #2
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	4413      	add	r3, r2
 8006222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800622c:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800622e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006230:	699a      	ldr	r2, [r3, #24]
 8006232:	8bfb      	ldrh	r3, [r7, #30]
 8006234:	429a      	cmp	r2, r3
 8006236:	d906      	bls.n	8006246 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8006238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623a:	699a      	ldr	r2, [r3, #24]
 800623c:	8bfb      	ldrh	r3, [r7, #30]
 800623e:	1ad2      	subs	r2, r2, r3
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	619a      	str	r2, [r3, #24]
 8006244:	e002      	b.n	800624c <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8006246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006248:	2200      	movs	r2, #0
 800624a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800624c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624e:	699b      	ldr	r3, [r3, #24]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d106      	bne.n	8006262 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f006 f9a7 	bl	800c5ae <HAL_PCD_DataInStageCallback>
 8006260:	e018      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	695a      	ldr	r2, [r3, #20]
 8006266:	8bfb      	ldrh	r3, [r7, #30]
 8006268:	441a      	add	r2, r3
 800626a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800626e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006270:	69da      	ldr	r2, [r3, #28]
 8006272:	8bfb      	ldrh	r3, [r7, #30]
 8006274:	441a      	add	r2, r3
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006280:	4618      	mov	r0, r3
 8006282:	f002 fbb9 	bl	80089f8 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8006286:	e005      	b.n	8006294 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006288:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800628a:	461a      	mov	r2, r3
 800628c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f91b 	bl	80064ca <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800629c:	b29b      	uxth	r3, r3
 800629e:	b21b      	sxth	r3, r3
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f6ff ad0a 	blt.w	8005cba <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3738      	adds	r7, #56	; 0x38
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b088      	sub	sp, #32
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	4613      	mov	r3, r2
 80062bc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80062be:	88fb      	ldrh	r3, [r7, #6]
 80062c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d07e      	beq.n	80063c6 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	461a      	mov	r2, r3
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	4413      	add	r3, r2
 80062dc:	3302      	adds	r3, #2
 80062de:	005b      	lsls	r3, r3, #1
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	6812      	ldr	r2, [r2, #0]
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062ea:	881b      	ldrh	r3, [r3, #0]
 80062ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062f0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	699a      	ldr	r2, [r3, #24]
 80062f6:	8b7b      	ldrh	r3, [r7, #26]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d306      	bcc.n	800630a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	699a      	ldr	r2, [r3, #24]
 8006300:	8b7b      	ldrh	r3, [r7, #26]
 8006302:	1ad2      	subs	r2, r2, r3
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	619a      	str	r2, [r3, #24]
 8006308:	e002      	b.n	8006310 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	2200      	movs	r2, #0
 800630e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	699b      	ldr	r3, [r3, #24]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d123      	bne.n	8006360 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	461a      	mov	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	881b      	ldrh	r3, [r3, #0]
 8006328:	b29b      	uxth	r3, r3
 800632a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800632e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006332:	833b      	strh	r3, [r7, #24]
 8006334:	8b3b      	ldrh	r3, [r7, #24]
 8006336:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800633a:	833b      	strh	r3, [r7, #24]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	461a      	mov	r2, r3
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	441a      	add	r2, r3
 800634a:	8b3b      	ldrh	r3, [r7, #24]
 800634c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006350:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006354:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800635c:	b29b      	uxth	r3, r3
 800635e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006360:	88fb      	ldrh	r3, [r7, #6]
 8006362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006366:	2b00      	cmp	r3, #0
 8006368:	d01f      	beq.n	80063aa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	461a      	mov	r2, r3
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	4413      	add	r3, r2
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	b29b      	uxth	r3, r3
 800637c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006384:	82fb      	strh	r3, [r7, #22]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	461a      	mov	r2, r3
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	441a      	add	r2, r3
 8006394:	8afb      	ldrh	r3, [r7, #22]
 8006396:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800639a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800639e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063a2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80063aa:	8b7b      	ldrh	r3, [r7, #26]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f000 8087 	beq.w	80064c0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6818      	ldr	r0, [r3, #0]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	6959      	ldr	r1, [r3, #20]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	891a      	ldrh	r2, [r3, #8]
 80063be:	8b7b      	ldrh	r3, [r7, #26]
 80063c0:	f004 fad5 	bl	800a96e <USB_ReadPMA>
 80063c4:	e07c      	b.n	80064c0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	4413      	add	r3, r2
 80063da:	3306      	adds	r3, #6
 80063dc:	005b      	lsls	r3, r3, #1
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	6812      	ldr	r2, [r2, #0]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063ee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	699a      	ldr	r2, [r3, #24]
 80063f4:	8b7b      	ldrh	r3, [r7, #26]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d306      	bcc.n	8006408 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	699a      	ldr	r2, [r3, #24]
 80063fe:	8b7b      	ldrh	r3, [r7, #26]
 8006400:	1ad2      	subs	r2, r2, r3
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	619a      	str	r2, [r3, #24]
 8006406:	e002      	b.n	800640e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2200      	movs	r2, #0
 800640c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d123      	bne.n	800645e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	461a      	mov	r2, r3
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	b29b      	uxth	r3, r3
 8006428:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800642c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006430:	83fb      	strh	r3, [r7, #30]
 8006432:	8bfb      	ldrh	r3, [r7, #30]
 8006434:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006438:	83fb      	strh	r3, [r7, #30]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	781b      	ldrb	r3, [r3, #0]
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	441a      	add	r2, r3
 8006448:	8bfb      	ldrh	r3, [r7, #30]
 800644a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800644e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006452:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800645a:	b29b      	uxth	r3, r3
 800645c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800645e:	88fb      	ldrh	r3, [r7, #6]
 8006460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006464:	2b00      	cmp	r3, #0
 8006466:	d11f      	bne.n	80064a8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	461a      	mov	r2, r3
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	b29b      	uxth	r3, r3
 800647a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800647e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006482:	83bb      	strh	r3, [r7, #28]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	461a      	mov	r2, r3
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	441a      	add	r2, r3
 8006492:	8bbb      	ldrh	r3, [r7, #28]
 8006494:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006498:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800649c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80064a8:	8b7b      	ldrh	r3, [r7, #26]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d008      	beq.n	80064c0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6818      	ldr	r0, [r3, #0]
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	6959      	ldr	r1, [r3, #20]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	895a      	ldrh	r2, [r3, #10]
 80064ba:	8b7b      	ldrh	r3, [r7, #26]
 80064bc:	f004 fa57 	bl	800a96e <USB_ReadPMA>
    }
  }

  return count;
 80064c0:	8b7b      	ldrh	r3, [r7, #26]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3720      	adds	r7, #32
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}

080064ca <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b0a2      	sub	sp, #136	; 0x88
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	60f8      	str	r0, [r7, #12]
 80064d2:	60b9      	str	r1, [r7, #8]
 80064d4:	4613      	mov	r3, r2
 80064d6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80064d8:	88fb      	ldrh	r3, [r7, #6]
 80064da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f000 81c7 	beq.w	8006872 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	461a      	mov	r2, r3
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	00db      	lsls	r3, r3, #3
 80064f6:	4413      	add	r3, r2
 80064f8:	3302      	adds	r3, #2
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	6812      	ldr	r2, [r2, #0]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800650c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006518:	429a      	cmp	r2, r3
 800651a:	d907      	bls.n	800652c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	699a      	ldr	r2, [r3, #24]
 8006520:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006524:	1ad2      	subs	r2, r2, r3
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	619a      	str	r2, [r3, #24]
 800652a:	e002      	b.n	8006532 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	2200      	movs	r2, #0
 8006530:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	2b00      	cmp	r3, #0
 8006538:	f040 80b9 	bne.w	80066ae <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	785b      	ldrb	r3, [r3, #1]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d126      	bne.n	8006592 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	62bb      	str	r3, [r7, #40]	; 0x28
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006552:	b29b      	uxth	r3, r3
 8006554:	461a      	mov	r2, r3
 8006556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006558:	4413      	add	r3, r2
 800655a:	62bb      	str	r3, [r7, #40]	; 0x28
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	011a      	lsls	r2, r3, #4
 8006562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006564:	4413      	add	r3, r2
 8006566:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800656a:	627b      	str	r3, [r7, #36]	; 0x24
 800656c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656e:	881b      	ldrh	r3, [r3, #0]
 8006570:	b29b      	uxth	r3, r3
 8006572:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006576:	b29a      	uxth	r2, r3
 8006578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657a:	801a      	strh	r2, [r3, #0]
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	b29b      	uxth	r3, r3
 8006582:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006586:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800658a:	b29a      	uxth	r2, r3
 800658c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658e:	801a      	strh	r2, [r3, #0]
 8006590:	e01a      	b.n	80065c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	785b      	ldrb	r3, [r3, #1]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d116      	bne.n	80065c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	633b      	str	r3, [r7, #48]	; 0x30
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	461a      	mov	r2, r3
 80065ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ae:	4413      	add	r3, r2
 80065b0:	633b      	str	r3, [r7, #48]	; 0x30
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	011a      	lsls	r2, r3, #4
 80065b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ba:	4413      	add	r3, r2
 80065bc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80065c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c4:	2200      	movs	r2, #0
 80065c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	623b      	str	r3, [r7, #32]
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	785b      	ldrb	r3, [r3, #1]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d126      	bne.n	8006624 <HAL_PCD_EP_DB_Transmit+0x15a>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	61bb      	str	r3, [r7, #24]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	461a      	mov	r2, r3
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	4413      	add	r3, r2
 80065ec:	61bb      	str	r3, [r7, #24]
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	011a      	lsls	r2, r3, #4
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	4413      	add	r3, r2
 80065f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	b29b      	uxth	r3, r3
 8006604:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006608:	b29a      	uxth	r2, r3
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	801a      	strh	r2, [r3, #0]
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	881b      	ldrh	r3, [r3, #0]
 8006612:	b29b      	uxth	r3, r3
 8006614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800661c:	b29a      	uxth	r2, r3
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	e017      	b.n	8006654 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	785b      	ldrb	r3, [r3, #1]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d113      	bne.n	8006654 <HAL_PCD_EP_DB_Transmit+0x18a>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006634:	b29b      	uxth	r3, r3
 8006636:	461a      	mov	r2, r3
 8006638:	6a3b      	ldr	r3, [r7, #32]
 800663a:	4413      	add	r3, r2
 800663c:	623b      	str	r3, [r7, #32]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	011a      	lsls	r2, r3, #4
 8006644:	6a3b      	ldr	r3, [r7, #32]
 8006646:	4413      	add	r3, r2
 8006648:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800664c:	61fb      	str	r3, [r7, #28]
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	2200      	movs	r2, #0
 8006652:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	4619      	mov	r1, r3
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f005 ffa7 	bl	800c5ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006660:	88fb      	ldrh	r3, [r7, #6]
 8006662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006666:	2b00      	cmp	r3, #0
 8006668:	f000 82d4 	beq.w	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	461a      	mov	r2, r3
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4413      	add	r3, r2
 800667a:	881b      	ldrh	r3, [r3, #0]
 800667c:	b29b      	uxth	r3, r3
 800667e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006686:	827b      	strh	r3, [r7, #18]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	461a      	mov	r2, r3
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	441a      	add	r2, r3
 8006696:	8a7b      	ldrh	r3, [r7, #18]
 8006698:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800669c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	8013      	strh	r3, [r2, #0]
 80066ac:	e2b2      	b.n	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d021      	beq.n	80066fc <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	461a      	mov	r2, r3
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4413      	add	r3, r2
 80066c6:	881b      	ldrh	r3, [r3, #0]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	461a      	mov	r2, r3
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	441a      	add	r2, r3
 80066e4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80066e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006702:	2b01      	cmp	r3, #1
 8006704:	f040 8286 	bne.w	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	695a      	ldr	r2, [r3, #20]
 800670c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006710:	441a      	add	r2, r3
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	69da      	ldr	r2, [r3, #28]
 800671a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800671e:	441a      	add	r2, r3
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	6a1a      	ldr	r2, [r3, #32]
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	691b      	ldr	r3, [r3, #16]
 800672c:	429a      	cmp	r2, r3
 800672e:	d309      	bcc.n	8006744 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	6a1a      	ldr	r2, [r3, #32]
 800673a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800673c:	1ad2      	subs	r2, r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	621a      	str	r2, [r3, #32]
 8006742:	e015      	b.n	8006770 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	6a1b      	ldr	r3, [r3, #32]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d107      	bne.n	800675c <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 800674c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006750:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800675a:	e009      	b.n	8006770 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	6a1b      	ldr	r3, [r3, #32]
 8006768:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	2200      	movs	r2, #0
 800676e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	785b      	ldrb	r3, [r3, #1]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d155      	bne.n	8006824 <HAL_PCD_EP_DB_Transmit+0x35a>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	63bb      	str	r3, [r7, #56]	; 0x38
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006786:	b29b      	uxth	r3, r3
 8006788:	461a      	mov	r2, r3
 800678a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678c:	4413      	add	r3, r2
 800678e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	011a      	lsls	r2, r3, #4
 8006796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006798:	4413      	add	r3, r2
 800679a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800679e:	637b      	str	r3, [r7, #52]	; 0x34
 80067a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d112      	bne.n	80067cc <HAL_PCD_EP_DB_Transmit+0x302>
 80067a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a8:	881b      	ldrh	r3, [r3, #0]
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067b4:	801a      	strh	r2, [r3, #0]
 80067b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067c8:	801a      	strh	r2, [r3, #0]
 80067ca:	e047      	b.n	800685c <HAL_PCD_EP_DB_Transmit+0x392>
 80067cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067ce:	2b3e      	cmp	r3, #62	; 0x3e
 80067d0:	d811      	bhi.n	80067f6 <HAL_PCD_EP_DB_Transmit+0x32c>
 80067d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067d4:	085b      	lsrs	r3, r3, #1
 80067d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80067d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <HAL_PCD_EP_DB_Transmit+0x31e>
 80067e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067e4:	3301      	adds	r3, #1
 80067e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80067e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	029b      	lsls	r3, r3, #10
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067f2:	801a      	strh	r2, [r3, #0]
 80067f4:	e032      	b.n	800685c <HAL_PCD_EP_DB_Transmit+0x392>
 80067f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067f8:	095b      	lsrs	r3, r3, #5
 80067fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80067fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067fe:	f003 031f 	and.w	r3, r3, #31
 8006802:	2b00      	cmp	r3, #0
 8006804:	d102      	bne.n	800680c <HAL_PCD_EP_DB_Transmit+0x342>
 8006806:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006808:	3b01      	subs	r3, #1
 800680a:	64bb      	str	r3, [r7, #72]	; 0x48
 800680c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800680e:	b29b      	uxth	r3, r3
 8006810:	029b      	lsls	r3, r3, #10
 8006812:	b29b      	uxth	r3, r3
 8006814:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006818:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800681c:	b29a      	uxth	r2, r3
 800681e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006820:	801a      	strh	r2, [r3, #0]
 8006822:	e01b      	b.n	800685c <HAL_PCD_EP_DB_Transmit+0x392>
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	785b      	ldrb	r3, [r3, #1]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d117      	bne.n	800685c <HAL_PCD_EP_DB_Transmit+0x392>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	643b      	str	r3, [r7, #64]	; 0x40
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800683a:	b29b      	uxth	r3, r3
 800683c:	461a      	mov	r2, r3
 800683e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006840:	4413      	add	r3, r2
 8006842:	643b      	str	r3, [r7, #64]	; 0x40
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	011a      	lsls	r2, r3, #4
 800684a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800684c:	4413      	add	r3, r2
 800684e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006854:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006856:	b29a      	uxth	r2, r3
 8006858:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800685a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6818      	ldr	r0, [r3, #0]
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	6959      	ldr	r1, [r3, #20]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	891a      	ldrh	r2, [r3, #8]
 8006868:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800686a:	b29b      	uxth	r3, r3
 800686c:	f004 f83a 	bl	800a8e4 <USB_WritePMA>
 8006870:	e1d0      	b.n	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800687a:	b29b      	uxth	r3, r3
 800687c:	461a      	mov	r2, r3
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	00db      	lsls	r3, r3, #3
 8006884:	4413      	add	r3, r2
 8006886:	3306      	adds	r3, #6
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	6812      	ldr	r2, [r2, #0]
 800688e:	4413      	add	r3, r2
 8006890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800689a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d307      	bcc.n	80068ba <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	699a      	ldr	r2, [r3, #24]
 80068ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80068b2:	1ad2      	subs	r2, r2, r3
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	619a      	str	r2, [r3, #24]
 80068b8:	e002      	b.n	80068c0 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	2200      	movs	r2, #0
 80068be:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f040 80c4 	bne.w	8006a52 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	785b      	ldrb	r3, [r3, #1]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d126      	bne.n	8006920 <HAL_PCD_EP_DB_Transmit+0x456>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	461a      	mov	r2, r3
 80068e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068e6:	4413      	add	r3, r2
 80068e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	011a      	lsls	r2, r3, #4
 80068f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068f2:	4413      	add	r3, r2
 80068f4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80068f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80068fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	b29b      	uxth	r3, r3
 8006900:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006904:	b29a      	uxth	r2, r3
 8006906:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006908:	801a      	strh	r2, [r3, #0]
 800690a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006918:	b29a      	uxth	r2, r3
 800691a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800691c:	801a      	strh	r2, [r3, #0]
 800691e:	e01a      	b.n	8006956 <HAL_PCD_EP_DB_Transmit+0x48c>
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	785b      	ldrb	r3, [r3, #1]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d116      	bne.n	8006956 <HAL_PCD_EP_DB_Transmit+0x48c>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	677b      	str	r3, [r7, #116]	; 0x74
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006936:	b29b      	uxth	r3, r3
 8006938:	461a      	mov	r2, r3
 800693a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800693c:	4413      	add	r3, r2
 800693e:	677b      	str	r3, [r7, #116]	; 0x74
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	011a      	lsls	r2, r3, #4
 8006946:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006948:	4413      	add	r3, r2
 800694a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800694e:	673b      	str	r3, [r7, #112]	; 0x70
 8006950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006952:	2200      	movs	r2, #0
 8006954:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	67bb      	str	r3, [r7, #120]	; 0x78
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	785b      	ldrb	r3, [r3, #1]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d12f      	bne.n	80069c4 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006974:	b29b      	uxth	r3, r3
 8006976:	461a      	mov	r2, r3
 8006978:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800697c:	4413      	add	r3, r2
 800697e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	011a      	lsls	r2, r3, #4
 8006988:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800698c:	4413      	add	r3, r2
 800698e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006992:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006996:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800699a:	881b      	ldrh	r3, [r3, #0]
 800699c:	b29b      	uxth	r3, r3
 800699e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069a8:	801a      	strh	r2, [r3, #0]
 80069aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069ae:	881b      	ldrh	r3, [r3, #0]
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069c0:	801a      	strh	r2, [r3, #0]
 80069c2:	e017      	b.n	80069f4 <HAL_PCD_EP_DB_Transmit+0x52a>
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	785b      	ldrb	r3, [r3, #1]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d113      	bne.n	80069f4 <HAL_PCD_EP_DB_Transmit+0x52a>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	461a      	mov	r2, r3
 80069d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069da:	4413      	add	r3, r2
 80069dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	011a      	lsls	r2, r3, #4
 80069e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069e6:	4413      	add	r3, r2
 80069e8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80069ec:	67fb      	str	r3, [r7, #124]	; 0x7c
 80069ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80069f0:	2200      	movs	r2, #0
 80069f2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	4619      	mov	r1, r3
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f005 fdd7 	bl	800c5ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006a00:	88fb      	ldrh	r3, [r7, #6]
 8006a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f040 8104 	bne.w	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	461a      	mov	r2, r3
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	4413      	add	r3, r2
 8006a1a:	881b      	ldrh	r3, [r3, #0]
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a26:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	441a      	add	r2, r3
 8006a38:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006a3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	8013      	strh	r3, [r2, #0]
 8006a50:	e0e0      	b.n	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006a52:	88fb      	ldrh	r3, [r7, #6]
 8006a54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d121      	bne.n	8006aa0 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	461a      	mov	r2, r3
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	4413      	add	r3, r2
 8006a6a:	881b      	ldrh	r3, [r3, #0]
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a76:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	441a      	add	r2, r3
 8006a88:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006a8c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a90:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	f040 80b4 	bne.w	8006c14 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	695a      	ldr	r2, [r3, #20]
 8006ab0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006ab4:	441a      	add	r2, r3
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	69da      	ldr	r2, [r3, #28]
 8006abe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006ac2:	441a      	add	r2, r3
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6a1a      	ldr	r2, [r3, #32]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d309      	bcc.n	8006ae8 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	6a1a      	ldr	r2, [r3, #32]
 8006ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ae0:	1ad2      	subs	r2, r2, r3
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	621a      	str	r2, [r3, #32]
 8006ae6:	e015      	b.n	8006b14 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	6a1b      	ldr	r3, [r3, #32]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d107      	bne.n	8006b00 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8006af0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006af4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006afe:	e009      	b.n	8006b14 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	667b      	str	r3, [r7, #100]	; 0x64
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	785b      	ldrb	r3, [r3, #1]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d155      	bne.n	8006bce <HAL_PCD_EP_DB_Transmit+0x704>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	461a      	mov	r2, r3
 8006b34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b36:	4413      	add	r3, r2
 8006b38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	011a      	lsls	r2, r3, #4
 8006b40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b42:	4413      	add	r3, r2
 8006b44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b48:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d112      	bne.n	8006b76 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8006b50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b5e:	801a      	strh	r2, [r3, #0]
 8006b60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b62:	881b      	ldrh	r3, [r3, #0]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b72:	801a      	strh	r2, [r3, #0]
 8006b74:	e044      	b.n	8006c00 <HAL_PCD_EP_DB_Transmit+0x736>
 8006b76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b78:	2b3e      	cmp	r3, #62	; 0x3e
 8006b7a:	d811      	bhi.n	8006ba0 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8006b7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b7e:	085b      	lsrs	r3, r3, #1
 8006b80:	657b      	str	r3, [r7, #84]	; 0x54
 8006b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8006b8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b8e:	3301      	adds	r3, #1
 8006b90:	657b      	str	r3, [r7, #84]	; 0x54
 8006b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	029b      	lsls	r3, r3, #10
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b9c:	801a      	strh	r2, [r3, #0]
 8006b9e:	e02f      	b.n	8006c00 <HAL_PCD_EP_DB_Transmit+0x736>
 8006ba0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ba2:	095b      	lsrs	r3, r3, #5
 8006ba4:	657b      	str	r3, [r7, #84]	; 0x54
 8006ba6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ba8:	f003 031f 	and.w	r3, r3, #31
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d102      	bne.n	8006bb6 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8006bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	657b      	str	r3, [r7, #84]	; 0x54
 8006bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	029b      	lsls	r3, r3, #10
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bca:	801a      	strh	r2, [r3, #0]
 8006bcc:	e018      	b.n	8006c00 <HAL_PCD_EP_DB_Transmit+0x736>
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	785b      	ldrb	r3, [r3, #1]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d114      	bne.n	8006c00 <HAL_PCD_EP_DB_Transmit+0x736>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006be4:	4413      	add	r3, r2
 8006be6:	667b      	str	r3, [r7, #100]	; 0x64
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	011a      	lsls	r2, r3, #4
 8006bee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bf0:	4413      	add	r3, r2
 8006bf2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006bf6:	663b      	str	r3, [r7, #96]	; 0x60
 8006bf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bfe:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6818      	ldr	r0, [r3, #0]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	6959      	ldr	r1, [r3, #20]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	895a      	ldrh	r2, [r3, #10]
 8006c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	f003 fe68 	bl	800a8e4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	4413      	add	r3, r2
 8006c22:	881b      	ldrh	r3, [r3, #0]
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c2e:	823b      	strh	r3, [r7, #16]
 8006c30:	8a3b      	ldrh	r3, [r7, #16]
 8006c32:	f083 0310 	eor.w	r3, r3, #16
 8006c36:	823b      	strh	r3, [r7, #16]
 8006c38:	8a3b      	ldrh	r3, [r7, #16]
 8006c3a:	f083 0320 	eor.w	r3, r3, #32
 8006c3e:	823b      	strh	r3, [r7, #16]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	461a      	mov	r2, r3
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	441a      	add	r2, r3
 8006c4e:	8a3b      	ldrh	r3, [r7, #16]
 8006c50:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c54:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3788      	adds	r7, #136	; 0x88
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006c6e:	b480      	push	{r7}
 8006c70:	b087      	sub	sp, #28
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	607b      	str	r3, [r7, #4]
 8006c78:	460b      	mov	r3, r1
 8006c7a:	817b      	strh	r3, [r7, #10]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006c80:	897b      	ldrh	r3, [r7, #10]
 8006c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00b      	beq.n	8006ca4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c8c:	897b      	ldrh	r3, [r7, #10]
 8006c8e:	f003 0307 	and.w	r3, r3, #7
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	4613      	mov	r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	00db      	lsls	r3, r3, #3
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	e009      	b.n	8006cb8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006ca4:	897a      	ldrh	r2, [r7, #10]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	4413      	add	r3, r2
 8006cac:	00db      	lsls	r3, r3, #3
 8006cae:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006cb8:	893b      	ldrh	r3, [r7, #8]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d107      	bne.n	8006cce <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	80da      	strh	r2, [r3, #6]
 8006ccc:	e00b      	b.n	8006ce6 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	0c1b      	lsrs	r3, r3, #16
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr
	...

08006cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e272      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 8087 	beq.w	8006e22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d14:	4b92      	ldr	r3, [pc, #584]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f003 030c 	and.w	r3, r3, #12
 8006d1c:	2b04      	cmp	r3, #4
 8006d1e:	d00c      	beq.n	8006d3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006d20:	4b8f      	ldr	r3, [pc, #572]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f003 030c 	and.w	r3, r3, #12
 8006d28:	2b08      	cmp	r3, #8
 8006d2a:	d112      	bne.n	8006d52 <HAL_RCC_OscConfig+0x5e>
 8006d2c:	4b8c      	ldr	r3, [pc, #560]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d38:	d10b      	bne.n	8006d52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d3a:	4b89      	ldr	r3, [pc, #548]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d06c      	beq.n	8006e20 <HAL_RCC_OscConfig+0x12c>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d168      	bne.n	8006e20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e24c      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d5a:	d106      	bne.n	8006d6a <HAL_RCC_OscConfig+0x76>
 8006d5c:	4b80      	ldr	r3, [pc, #512]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a7f      	ldr	r2, [pc, #508]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d66:	6013      	str	r3, [r2, #0]
 8006d68:	e02e      	b.n	8006dc8 <HAL_RCC_OscConfig+0xd4>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10c      	bne.n	8006d8c <HAL_RCC_OscConfig+0x98>
 8006d72:	4b7b      	ldr	r3, [pc, #492]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a7a      	ldr	r2, [pc, #488]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	4b78      	ldr	r3, [pc, #480]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a77      	ldr	r2, [pc, #476]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	e01d      	b.n	8006dc8 <HAL_RCC_OscConfig+0xd4>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d94:	d10c      	bne.n	8006db0 <HAL_RCC_OscConfig+0xbc>
 8006d96:	4b72      	ldr	r3, [pc, #456]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a71      	ldr	r2, [pc, #452]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006d9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	4b6f      	ldr	r3, [pc, #444]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a6e      	ldr	r2, [pc, #440]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dac:	6013      	str	r3, [r2, #0]
 8006dae:	e00b      	b.n	8006dc8 <HAL_RCC_OscConfig+0xd4>
 8006db0:	4b6b      	ldr	r3, [pc, #428]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a6a      	ldr	r2, [pc, #424]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dba:	6013      	str	r3, [r2, #0]
 8006dbc:	4b68      	ldr	r3, [pc, #416]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a67      	ldr	r2, [pc, #412]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006dc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d013      	beq.n	8006df8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dd0:	f7fa ff46 	bl	8001c60 <HAL_GetTick>
 8006dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dd6:	e008      	b.n	8006dea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006dd8:	f7fa ff42 	bl	8001c60 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	2b64      	cmp	r3, #100	; 0x64
 8006de4:	d901      	bls.n	8006dea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e200      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dea:	4b5d      	ldr	r3, [pc, #372]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d0f0      	beq.n	8006dd8 <HAL_RCC_OscConfig+0xe4>
 8006df6:	e014      	b.n	8006e22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006df8:	f7fa ff32 	bl	8001c60 <HAL_GetTick>
 8006dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dfe:	e008      	b.n	8006e12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e00:	f7fa ff2e 	bl	8001c60 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b64      	cmp	r3, #100	; 0x64
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e1ec      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e12:	4b53      	ldr	r3, [pc, #332]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1f0      	bne.n	8006e00 <HAL_RCC_OscConfig+0x10c>
 8006e1e:	e000      	b.n	8006e22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0302 	and.w	r3, r3, #2
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d063      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e2e:	4b4c      	ldr	r3, [pc, #304]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f003 030c 	and.w	r3, r3, #12
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006e3a:	4b49      	ldr	r3, [pc, #292]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	f003 030c 	and.w	r3, r3, #12
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	d11c      	bne.n	8006e80 <HAL_RCC_OscConfig+0x18c>
 8006e46:	4b46      	ldr	r3, [pc, #280]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d116      	bne.n	8006e80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e52:	4b43      	ldr	r3, [pc, #268]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d005      	beq.n	8006e6a <HAL_RCC_OscConfig+0x176>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d001      	beq.n	8006e6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e1c0      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e6a:	4b3d      	ldr	r3, [pc, #244]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	00db      	lsls	r3, r3, #3
 8006e78:	4939      	ldr	r1, [pc, #228]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e7e:	e03a      	b.n	8006ef6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d020      	beq.n	8006eca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e88:	4b36      	ldr	r3, [pc, #216]	; (8006f64 <HAL_RCC_OscConfig+0x270>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e8e:	f7fa fee7 	bl	8001c60 <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e96:	f7fa fee3 	bl	8001c60 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e1a1      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ea8:	4b2d      	ldr	r3, [pc, #180]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb4:	4b2a      	ldr	r3, [pc, #168]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	695b      	ldr	r3, [r3, #20]
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	4927      	ldr	r1, [pc, #156]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	600b      	str	r3, [r1, #0]
 8006ec8:	e015      	b.n	8006ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006eca:	4b26      	ldr	r3, [pc, #152]	; (8006f64 <HAL_RCC_OscConfig+0x270>)
 8006ecc:	2200      	movs	r2, #0
 8006ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ed0:	f7fa fec6 	bl	8001c60 <HAL_GetTick>
 8006ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ed8:	f7fa fec2 	bl	8001c60 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e180      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eea:	4b1d      	ldr	r3, [pc, #116]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d03a      	beq.n	8006f78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d019      	beq.n	8006f3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f0a:	4b17      	ldr	r3, [pc, #92]	; (8006f68 <HAL_RCC_OscConfig+0x274>)
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f10:	f7fa fea6 	bl	8001c60 <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f16:	e008      	b.n	8006f2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f18:	f7fa fea2 	bl	8001c60 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d901      	bls.n	8006f2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e160      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f2a:	4b0d      	ldr	r3, [pc, #52]	; (8006f60 <HAL_RCC_OscConfig+0x26c>)
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0f0      	beq.n	8006f18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006f36:	2001      	movs	r0, #1
 8006f38:	f000 fac4 	bl	80074c4 <RCC_Delay>
 8006f3c:	e01c      	b.n	8006f78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	; (8006f68 <HAL_RCC_OscConfig+0x274>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f44:	f7fa fe8c 	bl	8001c60 <HAL_GetTick>
 8006f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f4a:	e00f      	b.n	8006f6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f4c:	f7fa fe88 	bl	8001c60 <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d908      	bls.n	8006f6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006f5a:	2303      	movs	r3, #3
 8006f5c:	e146      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
 8006f5e:	bf00      	nop
 8006f60:	40021000 	.word	0x40021000
 8006f64:	42420000 	.word	0x42420000
 8006f68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f6c:	4b92      	ldr	r3, [pc, #584]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e9      	bne.n	8006f4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0304 	and.w	r3, r3, #4
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 80a6 	beq.w	80070d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f86:	2300      	movs	r3, #0
 8006f88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f8a:	4b8b      	ldr	r3, [pc, #556]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006f8c:	69db      	ldr	r3, [r3, #28]
 8006f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10d      	bne.n	8006fb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f96:	4b88      	ldr	r3, [pc, #544]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006f98:	69db      	ldr	r3, [r3, #28]
 8006f9a:	4a87      	ldr	r2, [pc, #540]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fa0:	61d3      	str	r3, [r2, #28]
 8006fa2:	4b85      	ldr	r3, [pc, #532]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006faa:	60bb      	str	r3, [r7, #8]
 8006fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fb2:	4b82      	ldr	r3, [pc, #520]	; (80071bc <HAL_RCC_OscConfig+0x4c8>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d118      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fbe:	4b7f      	ldr	r3, [pc, #508]	; (80071bc <HAL_RCC_OscConfig+0x4c8>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a7e      	ldr	r2, [pc, #504]	; (80071bc <HAL_RCC_OscConfig+0x4c8>)
 8006fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fca:	f7fa fe49 	bl	8001c60 <HAL_GetTick>
 8006fce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd0:	e008      	b.n	8006fe4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fd2:	f7fa fe45 	bl	8001c60 <HAL_GetTick>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	2b64      	cmp	r3, #100	; 0x64
 8006fde:	d901      	bls.n	8006fe4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e103      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fe4:	4b75      	ldr	r3, [pc, #468]	; (80071bc <HAL_RCC_OscConfig+0x4c8>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d0f0      	beq.n	8006fd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d106      	bne.n	8007006 <HAL_RCC_OscConfig+0x312>
 8006ff8:	4b6f      	ldr	r3, [pc, #444]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006ffa:	6a1b      	ldr	r3, [r3, #32]
 8006ffc:	4a6e      	ldr	r2, [pc, #440]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8006ffe:	f043 0301 	orr.w	r3, r3, #1
 8007002:	6213      	str	r3, [r2, #32]
 8007004:	e02d      	b.n	8007062 <HAL_RCC_OscConfig+0x36e>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10c      	bne.n	8007028 <HAL_RCC_OscConfig+0x334>
 800700e:	4b6a      	ldr	r3, [pc, #424]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	4a69      	ldr	r2, [pc, #420]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007014:	f023 0301 	bic.w	r3, r3, #1
 8007018:	6213      	str	r3, [r2, #32]
 800701a:	4b67      	ldr	r3, [pc, #412]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	4a66      	ldr	r2, [pc, #408]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007020:	f023 0304 	bic.w	r3, r3, #4
 8007024:	6213      	str	r3, [r2, #32]
 8007026:	e01c      	b.n	8007062 <HAL_RCC_OscConfig+0x36e>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	2b05      	cmp	r3, #5
 800702e:	d10c      	bne.n	800704a <HAL_RCC_OscConfig+0x356>
 8007030:	4b61      	ldr	r3, [pc, #388]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	4a60      	ldr	r2, [pc, #384]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007036:	f043 0304 	orr.w	r3, r3, #4
 800703a:	6213      	str	r3, [r2, #32]
 800703c:	4b5e      	ldr	r3, [pc, #376]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	4a5d      	ldr	r2, [pc, #372]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007042:	f043 0301 	orr.w	r3, r3, #1
 8007046:	6213      	str	r3, [r2, #32]
 8007048:	e00b      	b.n	8007062 <HAL_RCC_OscConfig+0x36e>
 800704a:	4b5b      	ldr	r3, [pc, #364]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	4a5a      	ldr	r2, [pc, #360]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007050:	f023 0301 	bic.w	r3, r3, #1
 8007054:	6213      	str	r3, [r2, #32]
 8007056:	4b58      	ldr	r3, [pc, #352]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	4a57      	ldr	r2, [pc, #348]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800705c:	f023 0304 	bic.w	r3, r3, #4
 8007060:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d015      	beq.n	8007096 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800706a:	f7fa fdf9 	bl	8001c60 <HAL_GetTick>
 800706e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007070:	e00a      	b.n	8007088 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007072:	f7fa fdf5 	bl	8001c60 <HAL_GetTick>
 8007076:	4602      	mov	r2, r0
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	1ad3      	subs	r3, r2, r3
 800707c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007080:	4293      	cmp	r3, r2
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e0b1      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007088:	4b4b      	ldr	r3, [pc, #300]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800708a:	6a1b      	ldr	r3, [r3, #32]
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0ee      	beq.n	8007072 <HAL_RCC_OscConfig+0x37e>
 8007094:	e014      	b.n	80070c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007096:	f7fa fde3 	bl	8001c60 <HAL_GetTick>
 800709a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800709c:	e00a      	b.n	80070b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800709e:	f7fa fddf 	bl	8001c60 <HAL_GetTick>
 80070a2:	4602      	mov	r2, r0
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d901      	bls.n	80070b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e09b      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070b4:	4b40      	ldr	r3, [pc, #256]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1ee      	bne.n	800709e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80070c0:	7dfb      	ldrb	r3, [r7, #23]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d105      	bne.n	80070d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070c6:	4b3c      	ldr	r3, [pc, #240]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	4a3b      	ldr	r2, [pc, #236]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 80070cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	f000 8087 	beq.w	80071ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070dc:	4b36      	ldr	r3, [pc, #216]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f003 030c 	and.w	r3, r3, #12
 80070e4:	2b08      	cmp	r3, #8
 80070e6:	d061      	beq.n	80071ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	69db      	ldr	r3, [r3, #28]
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d146      	bne.n	800717e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070f0:	4b33      	ldr	r3, [pc, #204]	; (80071c0 <HAL_RCC_OscConfig+0x4cc>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070f6:	f7fa fdb3 	bl	8001c60 <HAL_GetTick>
 80070fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80070fc:	e008      	b.n	8007110 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070fe:	f7fa fdaf 	bl	8001c60 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	2b02      	cmp	r3, #2
 800710a:	d901      	bls.n	8007110 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e06d      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007110:	4b29      	ldr	r3, [pc, #164]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1f0      	bne.n	80070fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007124:	d108      	bne.n	8007138 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007126:	4b24      	ldr	r3, [pc, #144]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	4921      	ldr	r1, [pc, #132]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007134:	4313      	orrs	r3, r2
 8007136:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007138:	4b1f      	ldr	r3, [pc, #124]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a19      	ldr	r1, [r3, #32]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007148:	430b      	orrs	r3, r1
 800714a:	491b      	ldr	r1, [pc, #108]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 800714c:	4313      	orrs	r3, r2
 800714e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007150:	4b1b      	ldr	r3, [pc, #108]	; (80071c0 <HAL_RCC_OscConfig+0x4cc>)
 8007152:	2201      	movs	r2, #1
 8007154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007156:	f7fa fd83 	bl	8001c60 <HAL_GetTick>
 800715a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800715c:	e008      	b.n	8007170 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800715e:	f7fa fd7f 	bl	8001c60 <HAL_GetTick>
 8007162:	4602      	mov	r2, r0
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	2b02      	cmp	r3, #2
 800716a:	d901      	bls.n	8007170 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e03d      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007170:	4b11      	ldr	r3, [pc, #68]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d0f0      	beq.n	800715e <HAL_RCC_OscConfig+0x46a>
 800717c:	e035      	b.n	80071ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800717e:	4b10      	ldr	r3, [pc, #64]	; (80071c0 <HAL_RCC_OscConfig+0x4cc>)
 8007180:	2200      	movs	r2, #0
 8007182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007184:	f7fa fd6c 	bl	8001c60 <HAL_GetTick>
 8007188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800718a:	e008      	b.n	800719e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800718c:	f7fa fd68 	bl	8001c60 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b02      	cmp	r3, #2
 8007198:	d901      	bls.n	800719e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e026      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800719e:	4b06      	ldr	r3, [pc, #24]	; (80071b8 <HAL_RCC_OscConfig+0x4c4>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1f0      	bne.n	800718c <HAL_RCC_OscConfig+0x498>
 80071aa:	e01e      	b.n	80071ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	69db      	ldr	r3, [r3, #28]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d107      	bne.n	80071c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e019      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
 80071b8:	40021000 	.word	0x40021000
 80071bc:	40007000 	.word	0x40007000
 80071c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071c4:	4b0b      	ldr	r3, [pc, #44]	; (80071f4 <HAL_RCC_OscConfig+0x500>)
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6a1b      	ldr	r3, [r3, #32]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d106      	bne.n	80071e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d001      	beq.n	80071ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e000      	b.n	80071ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	40021000 	.word	0x40021000

080071f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e0d0      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800720c:	4b6a      	ldr	r3, [pc, #424]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0307 	and.w	r3, r3, #7
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d910      	bls.n	800723c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800721a:	4b67      	ldr	r3, [pc, #412]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f023 0207 	bic.w	r2, r3, #7
 8007222:	4965      	ldr	r1, [pc, #404]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	4313      	orrs	r3, r2
 8007228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800722a:	4b63      	ldr	r3, [pc, #396]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	429a      	cmp	r2, r3
 8007236:	d001      	beq.n	800723c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	e0b8      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d020      	beq.n	800728a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b00      	cmp	r3, #0
 8007252:	d005      	beq.n	8007260 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007254:	4b59      	ldr	r3, [pc, #356]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	4a58      	ldr	r2, [pc, #352]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800725a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800725e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0308 	and.w	r3, r3, #8
 8007268:	2b00      	cmp	r3, #0
 800726a:	d005      	beq.n	8007278 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800726c:	4b53      	ldr	r3, [pc, #332]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	4a52      	ldr	r2, [pc, #328]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007272:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007276:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007278:	4b50      	ldr	r3, [pc, #320]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	494d      	ldr	r1, [pc, #308]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007286:	4313      	orrs	r3, r2
 8007288:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d040      	beq.n	8007318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d107      	bne.n	80072ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800729e:	4b47      	ldr	r3, [pc, #284]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d115      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e07f      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	2b02      	cmp	r3, #2
 80072b4:	d107      	bne.n	80072c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072b6:	4b41      	ldr	r3, [pc, #260]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d109      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e073      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072c6:	4b3d      	ldr	r3, [pc, #244]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d101      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e06b      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072d6:	4b39      	ldr	r3, [pc, #228]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f023 0203 	bic.w	r2, r3, #3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	4936      	ldr	r1, [pc, #216]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072e8:	f7fa fcba 	bl	8001c60 <HAL_GetTick>
 80072ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ee:	e00a      	b.n	8007306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072f0:	f7fa fcb6 	bl	8001c60 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80072fe:	4293      	cmp	r3, r2
 8007300:	d901      	bls.n	8007306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e053      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007306:	4b2d      	ldr	r3, [pc, #180]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	f003 020c 	and.w	r2, r3, #12
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	429a      	cmp	r2, r3
 8007316:	d1eb      	bne.n	80072f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007318:	4b27      	ldr	r3, [pc, #156]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f003 0307 	and.w	r3, r3, #7
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	429a      	cmp	r2, r3
 8007324:	d210      	bcs.n	8007348 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007326:	4b24      	ldr	r3, [pc, #144]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f023 0207 	bic.w	r2, r3, #7
 800732e:	4922      	ldr	r1, [pc, #136]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	4313      	orrs	r3, r2
 8007334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007336:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0307 	and.w	r3, r3, #7
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	429a      	cmp	r2, r3
 8007342:	d001      	beq.n	8007348 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e032      	b.n	80073ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b00      	cmp	r3, #0
 8007352:	d008      	beq.n	8007366 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007354:	4b19      	ldr	r3, [pc, #100]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	4916      	ldr	r1, [pc, #88]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007362:	4313      	orrs	r3, r2
 8007364:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0308 	and.w	r3, r3, #8
 800736e:	2b00      	cmp	r3, #0
 8007370:	d009      	beq.n	8007386 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007372:	4b12      	ldr	r3, [pc, #72]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	00db      	lsls	r3, r3, #3
 8007380:	490e      	ldr	r1, [pc, #56]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 8007382:	4313      	orrs	r3, r2
 8007384:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007386:	f000 f821 	bl	80073cc <HAL_RCC_GetSysClockFreq>
 800738a:	4602      	mov	r2, r0
 800738c:	4b0b      	ldr	r3, [pc, #44]	; (80073bc <HAL_RCC_ClockConfig+0x1c4>)
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	091b      	lsrs	r3, r3, #4
 8007392:	f003 030f 	and.w	r3, r3, #15
 8007396:	490a      	ldr	r1, [pc, #40]	; (80073c0 <HAL_RCC_ClockConfig+0x1c8>)
 8007398:	5ccb      	ldrb	r3, [r1, r3]
 800739a:	fa22 f303 	lsr.w	r3, r2, r3
 800739e:	4a09      	ldr	r2, [pc, #36]	; (80073c4 <HAL_RCC_ClockConfig+0x1cc>)
 80073a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80073a2:	4b09      	ldr	r3, [pc, #36]	; (80073c8 <HAL_RCC_ClockConfig+0x1d0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fa fc18 	bl	8001bdc <HAL_InitTick>

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	40022000 	.word	0x40022000
 80073bc:	40021000 	.word	0x40021000
 80073c0:	0800de7c 	.word	0x0800de7c
 80073c4:	20000004 	.word	0x20000004
 80073c8:	20000008 	.word	0x20000008

080073cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073cc:	b490      	push	{r4, r7}
 80073ce:	b08a      	sub	sp, #40	; 0x28
 80073d0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80073d2:	4b29      	ldr	r3, [pc, #164]	; (8007478 <HAL_RCC_GetSysClockFreq+0xac>)
 80073d4:	1d3c      	adds	r4, r7, #4
 80073d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80073d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80073dc:	f240 2301 	movw	r3, #513	; 0x201
 80073e0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
 80073e6:	2300      	movs	r3, #0
 80073e8:	61bb      	str	r3, [r7, #24]
 80073ea:	2300      	movs	r3, #0
 80073ec:	627b      	str	r3, [r7, #36]	; 0x24
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80073f6:	4b21      	ldr	r3, [pc, #132]	; (800747c <HAL_RCC_GetSysClockFreq+0xb0>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	f003 030c 	and.w	r3, r3, #12
 8007402:	2b04      	cmp	r3, #4
 8007404:	d002      	beq.n	800740c <HAL_RCC_GetSysClockFreq+0x40>
 8007406:	2b08      	cmp	r3, #8
 8007408:	d003      	beq.n	8007412 <HAL_RCC_GetSysClockFreq+0x46>
 800740a:	e02b      	b.n	8007464 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800740c:	4b1c      	ldr	r3, [pc, #112]	; (8007480 <HAL_RCC_GetSysClockFreq+0xb4>)
 800740e:	623b      	str	r3, [r7, #32]
      break;
 8007410:	e02b      	b.n	800746a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	0c9b      	lsrs	r3, r3, #18
 8007416:	f003 030f 	and.w	r3, r3, #15
 800741a:	3328      	adds	r3, #40	; 0x28
 800741c:	443b      	add	r3, r7
 800741e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007422:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d012      	beq.n	8007454 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800742e:	4b13      	ldr	r3, [pc, #76]	; (800747c <HAL_RCC_GetSysClockFreq+0xb0>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	0c5b      	lsrs	r3, r3, #17
 8007434:	f003 0301 	and.w	r3, r3, #1
 8007438:	3328      	adds	r3, #40	; 0x28
 800743a:	443b      	add	r3, r7
 800743c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007440:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	4a0e      	ldr	r2, [pc, #56]	; (8007480 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007446:	fb03 f202 	mul.w	r2, r3, r2
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007450:	627b      	str	r3, [r7, #36]	; 0x24
 8007452:	e004      	b.n	800745e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	4a0b      	ldr	r2, [pc, #44]	; (8007484 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007458:	fb02 f303 	mul.w	r3, r2, r3
 800745c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	623b      	str	r3, [r7, #32]
      break;
 8007462:	e002      	b.n	800746a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007464:	4b06      	ldr	r3, [pc, #24]	; (8007480 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007466:	623b      	str	r3, [r7, #32]
      break;
 8007468:	bf00      	nop
    }
  }
  return sysclockfreq;
 800746a:	6a3b      	ldr	r3, [r7, #32]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3728      	adds	r7, #40	; 0x28
 8007470:	46bd      	mov	sp, r7
 8007472:	bc90      	pop	{r4, r7}
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	0800de20 	.word	0x0800de20
 800747c:	40021000 	.word	0x40021000
 8007480:	007a1200 	.word	0x007a1200
 8007484:	003d0900 	.word	0x003d0900

08007488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007488:	b480      	push	{r7}
 800748a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800748c:	4b02      	ldr	r3, [pc, #8]	; (8007498 <HAL_RCC_GetHCLKFreq+0x10>)
 800748e:	681b      	ldr	r3, [r3, #0]
}
 8007490:	4618      	mov	r0, r3
 8007492:	46bd      	mov	sp, r7
 8007494:	bc80      	pop	{r7}
 8007496:	4770      	bx	lr
 8007498:	20000004 	.word	0x20000004

0800749c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80074a0:	f7ff fff2 	bl	8007488 <HAL_RCC_GetHCLKFreq>
 80074a4:	4602      	mov	r2, r0
 80074a6:	4b05      	ldr	r3, [pc, #20]	; (80074bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	0a1b      	lsrs	r3, r3, #8
 80074ac:	f003 0307 	and.w	r3, r3, #7
 80074b0:	4903      	ldr	r1, [pc, #12]	; (80074c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074b2:	5ccb      	ldrb	r3, [r1, r3]
 80074b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	40021000 	.word	0x40021000
 80074c0:	0800de8c 	.word	0x0800de8c

080074c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80074cc:	4b0a      	ldr	r3, [pc, #40]	; (80074f8 <RCC_Delay+0x34>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a0a      	ldr	r2, [pc, #40]	; (80074fc <RCC_Delay+0x38>)
 80074d2:	fba2 2303 	umull	r2, r3, r2, r3
 80074d6:	0a5b      	lsrs	r3, r3, #9
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	fb02 f303 	mul.w	r3, r2, r3
 80074de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80074e0:	bf00      	nop
  }
  while (Delay --);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	1e5a      	subs	r2, r3, #1
 80074e6:	60fa      	str	r2, [r7, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1f9      	bne.n	80074e0 <RCC_Delay+0x1c>
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	3714      	adds	r7, #20
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bc80      	pop	{r7}
 80074f6:	4770      	bx	lr
 80074f8:	20000004 	.word	0x20000004
 80074fc:	10624dd3 	.word	0x10624dd3

08007500 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b086      	sub	sp, #24
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	2300      	movs	r3, #0
 800750e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d07d      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800751c:	2300      	movs	r3, #0
 800751e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007520:	4b4f      	ldr	r3, [pc, #316]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007522:	69db      	ldr	r3, [r3, #28]
 8007524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10d      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800752c:	4b4c      	ldr	r3, [pc, #304]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	4a4b      	ldr	r2, [pc, #300]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007536:	61d3      	str	r3, [r2, #28]
 8007538:	4b49      	ldr	r3, [pc, #292]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007540:	60bb      	str	r3, [r7, #8]
 8007542:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007548:	4b46      	ldr	r3, [pc, #280]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007550:	2b00      	cmp	r3, #0
 8007552:	d118      	bne.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007554:	4b43      	ldr	r3, [pc, #268]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a42      	ldr	r2, [pc, #264]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800755a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800755e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007560:	f7fa fb7e 	bl	8001c60 <HAL_GetTick>
 8007564:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007566:	e008      	b.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007568:	f7fa fb7a 	bl	8001c60 <HAL_GetTick>
 800756c:	4602      	mov	r2, r0
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	2b64      	cmp	r3, #100	; 0x64
 8007574:	d901      	bls.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e06d      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757a:	4b3a      	ldr	r3, [pc, #232]	; (8007664 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007582:	2b00      	cmp	r3, #0
 8007584:	d0f0      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007586:	4b36      	ldr	r3, [pc, #216]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800758e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d02e      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d027      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80075a4:	4b2e      	ldr	r3, [pc, #184]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80075ae:	4b2e      	ldr	r3, [pc, #184]	; (8007668 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80075b0:	2201      	movs	r2, #1
 80075b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80075b4:	4b2c      	ldr	r3, [pc, #176]	; (8007668 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80075ba:	4a29      	ldr	r2, [pc, #164]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d014      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075ca:	f7fa fb49 	bl	8001c60 <HAL_GetTick>
 80075ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075d0:	e00a      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d2:	f7fa fb45 	bl	8001c60 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d901      	bls.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	e036      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075e8:	4b1d      	ldr	r3, [pc, #116]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	f003 0302 	and.w	r3, r3, #2
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d0ee      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075f4:	4b1a      	ldr	r3, [pc, #104]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	4917      	ldr	r1, [pc, #92]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007602:	4313      	orrs	r3, r2
 8007604:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007606:	7dfb      	ldrb	r3, [r7, #23]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d105      	bne.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800760c:	4b14      	ldr	r3, [pc, #80]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	4a13      	ldr	r2, [pc, #76]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007612:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007616:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0302 	and.w	r3, r3, #2
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007624:	4b0e      	ldr	r3, [pc, #56]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	490b      	ldr	r1, [pc, #44]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007632:	4313      	orrs	r3, r2
 8007634:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0310 	and.w	r3, r3, #16
 800763e:	2b00      	cmp	r3, #0
 8007640:	d008      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007642:	4b07      	ldr	r3, [pc, #28]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	4904      	ldr	r1, [pc, #16]	; (8007660 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007650:	4313      	orrs	r3, r2
 8007652:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007654:	2300      	movs	r3, #0
}
 8007656:	4618      	mov	r0, r3
 8007658:	3718      	adds	r7, #24
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	40021000 	.word	0x40021000
 8007664:	40007000 	.word	0x40007000
 8007668:	42420440 	.word	0x42420440

0800766c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e041      	b.n	8007702 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	d106      	bne.n	8007698 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f7fa f950 	bl	8001938 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2202      	movs	r2, #2
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	3304      	adds	r3, #4
 80076a8:	4619      	mov	r1, r3
 80076aa:	4610      	mov	r0, r2
 80076ac:	f000 fa7a 	bl	8007ba4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
	...

0800770c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800771a:	b2db      	uxtb	r3, r3
 800771c:	2b01      	cmp	r3, #1
 800771e:	d001      	beq.n	8007724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007720:	2301      	movs	r3, #1
 8007722:	e03a      	b.n	800779a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2202      	movs	r2, #2
 8007728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	68da      	ldr	r2, [r3, #12]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0201 	orr.w	r2, r2, #1
 800773a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a18      	ldr	r2, [pc, #96]	; (80077a4 <HAL_TIM_Base_Start_IT+0x98>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d00e      	beq.n	8007764 <HAL_TIM_Base_Start_IT+0x58>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774e:	d009      	beq.n	8007764 <HAL_TIM_Base_Start_IT+0x58>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a14      	ldr	r2, [pc, #80]	; (80077a8 <HAL_TIM_Base_Start_IT+0x9c>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d004      	beq.n	8007764 <HAL_TIM_Base_Start_IT+0x58>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a13      	ldr	r2, [pc, #76]	; (80077ac <HAL_TIM_Base_Start_IT+0xa0>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d111      	bne.n	8007788 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f003 0307 	and.w	r3, r3, #7
 800776e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2b06      	cmp	r3, #6
 8007774:	d010      	beq.n	8007798 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0201 	orr.w	r2, r2, #1
 8007784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007786:	e007      	b.n	8007798 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f042 0201 	orr.w	r2, r2, #1
 8007796:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	bc80      	pop	{r7}
 80077a2:	4770      	bx	lr
 80077a4:	40012c00 	.word	0x40012c00
 80077a8:	40000400 	.word	0x40000400
 80077ac:	40000800 	.word	0x40000800

080077b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d122      	bne.n	800780c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d11b      	bne.n	800780c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f06f 0202 	mvn.w	r2, #2
 80077dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	f003 0303 	and.w	r3, r3, #3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d003      	beq.n	80077fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f9ba 	bl	8007b6c <HAL_TIM_IC_CaptureCallback>
 80077f8:	e005      	b.n	8007806 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f9ad 	bl	8007b5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f000 f9bc 	bl	8007b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	f003 0304 	and.w	r3, r3, #4
 8007816:	2b04      	cmp	r3, #4
 8007818:	d122      	bne.n	8007860 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f003 0304 	and.w	r3, r3, #4
 8007824:	2b04      	cmp	r3, #4
 8007826:	d11b      	bne.n	8007860 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f06f 0204 	mvn.w	r2, #4
 8007830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2202      	movs	r2, #2
 8007836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f990 	bl	8007b6c <HAL_TIM_IC_CaptureCallback>
 800784c:	e005      	b.n	800785a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 f983 	bl	8007b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f992 	bl	8007b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	f003 0308 	and.w	r3, r3, #8
 800786a:	2b08      	cmp	r3, #8
 800786c:	d122      	bne.n	80078b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	f003 0308 	and.w	r3, r3, #8
 8007878:	2b08      	cmp	r3, #8
 800787a:	d11b      	bne.n	80078b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f06f 0208 	mvn.w	r2, #8
 8007884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2204      	movs	r2, #4
 800788a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	69db      	ldr	r3, [r3, #28]
 8007892:	f003 0303 	and.w	r3, r3, #3
 8007896:	2b00      	cmp	r3, #0
 8007898:	d003      	beq.n	80078a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f966 	bl	8007b6c <HAL_TIM_IC_CaptureCallback>
 80078a0:	e005      	b.n	80078ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f959 	bl	8007b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 f968 	bl	8007b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	691b      	ldr	r3, [r3, #16]
 80078ba:	f003 0310 	and.w	r3, r3, #16
 80078be:	2b10      	cmp	r3, #16
 80078c0:	d122      	bne.n	8007908 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f003 0310 	and.w	r3, r3, #16
 80078cc:	2b10      	cmp	r3, #16
 80078ce:	d11b      	bne.n	8007908 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f06f 0210 	mvn.w	r2, #16
 80078d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2208      	movs	r2, #8
 80078de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	69db      	ldr	r3, [r3, #28]
 80078e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d003      	beq.n	80078f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f93c 	bl	8007b6c <HAL_TIM_IC_CaptureCallback>
 80078f4:	e005      	b.n	8007902 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f92f 	bl	8007b5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 f93e 	bl	8007b7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b01      	cmp	r3, #1
 8007914:	d10e      	bne.n	8007934 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b01      	cmp	r3, #1
 8007922:	d107      	bne.n	8007934 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f06f 0201 	mvn.w	r2, #1
 800792c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f90a 	bl	8007b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800793e:	2b80      	cmp	r3, #128	; 0x80
 8007940:	d10e      	bne.n	8007960 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800794c:	2b80      	cmp	r3, #128	; 0x80
 800794e:	d107      	bne.n	8007960 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 fa81 	bl	8007e62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800796a:	2b40      	cmp	r3, #64	; 0x40
 800796c:	d10e      	bne.n	800798c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007978:	2b40      	cmp	r3, #64	; 0x40
 800797a:	d107      	bne.n	800798c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 f902 	bl	8007b90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	f003 0320 	and.w	r3, r3, #32
 8007996:	2b20      	cmp	r3, #32
 8007998:	d10e      	bne.n	80079b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	f003 0320 	and.w	r3, r3, #32
 80079a4:	2b20      	cmp	r3, #32
 80079a6:	d107      	bne.n	80079b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f06f 0220 	mvn.w	r2, #32
 80079b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 fa4c 	bl	8007e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079b8:	bf00      	nop
 80079ba:	3708      	adds	r7, #8
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d101      	bne.n	80079d8 <HAL_TIM_ConfigClockSource+0x18>
 80079d4:	2302      	movs	r3, #2
 80079d6:	e0b3      	b.n	8007b40 <HAL_TIM_ConfigClockSource+0x180>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80079f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079fe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a10:	d03e      	beq.n	8007a90 <HAL_TIM_ConfigClockSource+0xd0>
 8007a12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a16:	f200 8087 	bhi.w	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a1e:	f000 8085 	beq.w	8007b2c <HAL_TIM_ConfigClockSource+0x16c>
 8007a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a26:	d87f      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a28:	2b70      	cmp	r3, #112	; 0x70
 8007a2a:	d01a      	beq.n	8007a62 <HAL_TIM_ConfigClockSource+0xa2>
 8007a2c:	2b70      	cmp	r3, #112	; 0x70
 8007a2e:	d87b      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a30:	2b60      	cmp	r3, #96	; 0x60
 8007a32:	d050      	beq.n	8007ad6 <HAL_TIM_ConfigClockSource+0x116>
 8007a34:	2b60      	cmp	r3, #96	; 0x60
 8007a36:	d877      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a38:	2b50      	cmp	r3, #80	; 0x50
 8007a3a:	d03c      	beq.n	8007ab6 <HAL_TIM_ConfigClockSource+0xf6>
 8007a3c:	2b50      	cmp	r3, #80	; 0x50
 8007a3e:	d873      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a40:	2b40      	cmp	r3, #64	; 0x40
 8007a42:	d058      	beq.n	8007af6 <HAL_TIM_ConfigClockSource+0x136>
 8007a44:	2b40      	cmp	r3, #64	; 0x40
 8007a46:	d86f      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a48:	2b30      	cmp	r3, #48	; 0x30
 8007a4a:	d064      	beq.n	8007b16 <HAL_TIM_ConfigClockSource+0x156>
 8007a4c:	2b30      	cmp	r3, #48	; 0x30
 8007a4e:	d86b      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d060      	beq.n	8007b16 <HAL_TIM_ConfigClockSource+0x156>
 8007a54:	2b20      	cmp	r3, #32
 8007a56:	d867      	bhi.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d05c      	beq.n	8007b16 <HAL_TIM_ConfigClockSource+0x156>
 8007a5c:	2b10      	cmp	r3, #16
 8007a5e:	d05a      	beq.n	8007b16 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007a60:	e062      	b.n	8007b28 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6818      	ldr	r0, [r3, #0]
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	6899      	ldr	r1, [r3, #8]
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	685a      	ldr	r2, [r3, #4]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	68db      	ldr	r3, [r3, #12]
 8007a72:	f000 f970 	bl	8007d56 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a84:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	609a      	str	r2, [r3, #8]
      break;
 8007a8e:	e04e      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6818      	ldr	r0, [r3, #0]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	6899      	ldr	r1, [r3, #8]
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f000 f959 	bl	8007d56 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	689a      	ldr	r2, [r3, #8]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ab2:	609a      	str	r2, [r3, #8]
      break;
 8007ab4:	e03b      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6818      	ldr	r0, [r3, #0]
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	6859      	ldr	r1, [r3, #4]
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	f000 f8d0 	bl	8007c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2150      	movs	r1, #80	; 0x50
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f000 f927 	bl	8007d22 <TIM_ITRx_SetConfig>
      break;
 8007ad4:	e02b      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6818      	ldr	r0, [r3, #0]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	6859      	ldr	r1, [r3, #4]
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	f000 f8ee 	bl	8007cc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2160      	movs	r1, #96	; 0x60
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 f917 	bl	8007d22 <TIM_ITRx_SetConfig>
      break;
 8007af4:	e01b      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6818      	ldr	r0, [r3, #0]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	6859      	ldr	r1, [r3, #4]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	461a      	mov	r2, r3
 8007b04:	f000 f8b0 	bl	8007c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2140      	movs	r1, #64	; 0x40
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 f907 	bl	8007d22 <TIM_ITRx_SetConfig>
      break;
 8007b14:	e00b      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4619      	mov	r1, r3
 8007b20:	4610      	mov	r0, r2
 8007b22:	f000 f8fe 	bl	8007d22 <TIM_ITRx_SetConfig>
        break;
 8007b26:	e002      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b28:	bf00      	nop
 8007b2a:	e000      	b.n	8007b2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bc80      	pop	{r7}
 8007b58:	4770      	bx	lr

08007b5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b083      	sub	sp, #12
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b62:	bf00      	nop
 8007b64:	370c      	adds	r7, #12
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bc80      	pop	{r7}
 8007b6a:	4770      	bx	lr

08007b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bc80      	pop	{r7}
 8007b7c:	4770      	bx	lr

08007b7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b7e:	b480      	push	{r7}
 8007b80:	b083      	sub	sp, #12
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b86:	bf00      	nop
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bc80      	pop	{r7}
 8007b8e:	4770      	bx	lr

08007b90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bc80      	pop	{r7}
 8007ba0:	4770      	bx	lr
	...

08007ba4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a29      	ldr	r2, [pc, #164]	; (8007c5c <TIM_Base_SetConfig+0xb8>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d00b      	beq.n	8007bd4 <TIM_Base_SetConfig+0x30>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc2:	d007      	beq.n	8007bd4 <TIM_Base_SetConfig+0x30>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a26      	ldr	r2, [pc, #152]	; (8007c60 <TIM_Base_SetConfig+0xbc>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d003      	beq.n	8007bd4 <TIM_Base_SetConfig+0x30>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	4a25      	ldr	r2, [pc, #148]	; (8007c64 <TIM_Base_SetConfig+0xc0>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d108      	bne.n	8007be6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a1c      	ldr	r2, [pc, #112]	; (8007c5c <TIM_Base_SetConfig+0xb8>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00b      	beq.n	8007c06 <TIM_Base_SetConfig+0x62>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf4:	d007      	beq.n	8007c06 <TIM_Base_SetConfig+0x62>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a19      	ldr	r2, [pc, #100]	; (8007c60 <TIM_Base_SetConfig+0xbc>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d003      	beq.n	8007c06 <TIM_Base_SetConfig+0x62>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a18      	ldr	r2, [pc, #96]	; (8007c64 <TIM_Base_SetConfig+0xc0>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d108      	bne.n	8007c18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a07      	ldr	r2, [pc, #28]	; (8007c5c <TIM_Base_SetConfig+0xb8>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d103      	bne.n	8007c4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	691a      	ldr	r2, [r3, #16]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	615a      	str	r2, [r3, #20]
}
 8007c52:	bf00      	nop
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bc80      	pop	{r7}
 8007c5a:	4770      	bx	lr
 8007c5c:	40012c00 	.word	0x40012c00
 8007c60:	40000400 	.word	0x40000400
 8007c64:	40000800 	.word	0x40000800

08007c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a1b      	ldr	r3, [r3, #32]
 8007c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	f023 0201 	bic.w	r2, r3, #1
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	699b      	ldr	r3, [r3, #24]
 8007c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	011b      	lsls	r3, r3, #4
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f023 030a 	bic.w	r3, r3, #10
 8007ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	621a      	str	r2, [r3, #32]
}
 8007cba:	bf00      	nop
 8007cbc:	371c      	adds	r7, #28
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bc80      	pop	{r7}
 8007cc2:	4770      	bx	lr

08007cc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6a1b      	ldr	r3, [r3, #32]
 8007cd4:	f023 0210 	bic.w	r2, r3, #16
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	699b      	ldr	r3, [r3, #24]
 8007ce0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a1b      	ldr	r3, [r3, #32]
 8007ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	031b      	lsls	r3, r3, #12
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	011b      	lsls	r3, r3, #4
 8007d06:	693a      	ldr	r2, [r7, #16]
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	697a      	ldr	r2, [r7, #20]
 8007d10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	621a      	str	r2, [r3, #32]
}
 8007d18:	bf00      	nop
 8007d1a:	371c      	adds	r7, #28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bc80      	pop	{r7}
 8007d20:	4770      	bx	lr

08007d22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b085      	sub	sp, #20
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
 8007d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d3a:	683a      	ldr	r2, [r7, #0]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	f043 0307 	orr.w	r3, r3, #7
 8007d44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	609a      	str	r2, [r3, #8]
}
 8007d4c:	bf00      	nop
 8007d4e:	3714      	adds	r7, #20
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bc80      	pop	{r7}
 8007d54:	4770      	bx	lr

08007d56 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b087      	sub	sp, #28
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	60f8      	str	r0, [r7, #12]
 8007d5e:	60b9      	str	r1, [r7, #8]
 8007d60:	607a      	str	r2, [r7, #4]
 8007d62:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	021a      	lsls	r2, r3, #8
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	609a      	str	r2, [r3, #8]
}
 8007d8a:	bf00      	nop
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bc80      	pop	{r7}
 8007d92:	4770      	bx	lr

08007d94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d101      	bne.n	8007dac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007da8:	2302      	movs	r3, #2
 8007daa:	e046      	b.n	8007e3a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2202      	movs	r2, #2
 8007db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a16      	ldr	r2, [pc, #88]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d00e      	beq.n	8007e0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007df8:	d009      	beq.n	8007e0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a12      	ldr	r2, [pc, #72]	; (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d004      	beq.n	8007e0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a10      	ldr	r2, [pc, #64]	; (8007e4c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d10c      	bne.n	8007e28 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3714      	adds	r7, #20
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bc80      	pop	{r7}
 8007e42:	4770      	bx	lr
 8007e44:	40012c00 	.word	0x40012c00
 8007e48:	40000400 	.word	0x40000400
 8007e4c:	40000800 	.word	0x40000800

08007e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e58:	bf00      	nop
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr

08007e62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e62:	b480      	push	{r7}
 8007e64:	b083      	sub	sp, #12
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e6a:	bf00      	nop
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bc80      	pop	{r7}
 8007e72:	4770      	bx	lr

08007e74 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007e74:	b084      	sub	sp, #16
 8007e76:	b480      	push	{r7}
 8007e78:	b083      	sub	sp, #12
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	f107 0014 	add.w	r0, r7, #20
 8007e82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bc80      	pop	{r7}
 8007e90:	b004      	add	sp, #16
 8007e92:	4770      	bx	lr

08007e94 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007ea4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007ea8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bc80      	pop	{r7}
 8007ebe:	4770      	bx	lr

08007ec0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007ec8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007ecc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	43db      	mvns	r3, r3
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	4013      	ands	r3, r2
 8007ee0:	b29a      	uxth	r2, r3
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3714      	adds	r7, #20
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bc80      	pop	{r7}
 8007ef2:	4770      	bx	lr

08007ef4 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	460b      	mov	r3, r1
 8007efe:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	370c      	adds	r7, #12
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bc80      	pop	{r7}
 8007f0a:	4770      	bx	lr

08007f0c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007f0c:	b084      	sub	sp, #16
 8007f0e:	b480      	push	{r7}
 8007f10:	b083      	sub	sp, #12
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
 8007f16:	f107 0014 	add.w	r0, r7, #20
 8007f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bc80      	pop	{r7}
 8007f48:	b004      	add	sp, #16
 8007f4a:	4770      	bx	lr

08007f4c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b09b      	sub	sp, #108	; 0x6c
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f72:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	78db      	ldrb	r3, [r3, #3]
 8007f7a:	2b03      	cmp	r3, #3
 8007f7c:	d81f      	bhi.n	8007fbe <USB_ActivateEndpoint+0x72>
 8007f7e:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <USB_ActivateEndpoint+0x38>)
 8007f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f84:	08007f95 	.word	0x08007f95
 8007f88:	08007fb1 	.word	0x08007fb1
 8007f8c:	08007fc7 	.word	0x08007fc7
 8007f90:	08007fa3 	.word	0x08007fa3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007f94:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007f98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007f9c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007fa0:	e012      	b.n	8007fc8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007fa2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007fa6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007faa:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007fae:	e00b      	b.n	8007fc8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007fb0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007fb4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007fb8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007fbc:	e004      	b.n	8007fc8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007fc4:	e000      	b.n	8007fc8 <USB_ActivateEndpoint+0x7c>
      break;
 8007fc6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	441a      	add	r2, r3
 8007fd2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007fd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	4413      	add	r3, r2
 8007ff4:	881b      	ldrh	r3, [r3, #0]
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008000:	b29a      	uxth	r2, r3
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	b29b      	uxth	r3, r3
 8008008:	4313      	orrs	r3, r2
 800800a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	441a      	add	r2, r3
 8008018:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800801c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008020:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008024:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800802c:	b29b      	uxth	r3, r3
 800802e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	7b1b      	ldrb	r3, [r3, #12]
 8008034:	2b00      	cmp	r3, #0
 8008036:	f040 8149 	bne.w	80082cc <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	785b      	ldrb	r3, [r3, #1]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f000 8084 	beq.w	800814c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	617b      	str	r3, [r7, #20]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800804e:	b29b      	uxth	r3, r3
 8008050:	461a      	mov	r2, r3
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	4413      	add	r3, r2
 8008056:	617b      	str	r3, [r7, #20]
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	011a      	lsls	r2, r3, #4
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008066:	613b      	str	r3, [r7, #16]
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	88db      	ldrh	r3, [r3, #6]
 800806c:	085b      	lsrs	r3, r3, #1
 800806e:	b29b      	uxth	r3, r3
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	b29a      	uxth	r2, r3
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	81fb      	strh	r3, [r7, #14]
 8008086:	89fb      	ldrh	r3, [r7, #14]
 8008088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800808c:	2b00      	cmp	r3, #0
 800808e:	d01b      	beq.n	80080c8 <USB_ActivateEndpoint+0x17c>
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	4413      	add	r3, r2
 800809a:	881b      	ldrh	r3, [r3, #0]
 800809c:	b29b      	uxth	r3, r3
 800809e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080a6:	81bb      	strh	r3, [r7, #12]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	441a      	add	r2, r3
 80080b2:	89bb      	ldrh	r3, [r7, #12]
 80080b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080c0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	78db      	ldrb	r3, [r3, #3]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d020      	beq.n	8008112 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	4413      	add	r3, r2
 80080da:	881b      	ldrh	r3, [r3, #0]
 80080dc:	b29b      	uxth	r3, r3
 80080de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080e6:	813b      	strh	r3, [r7, #8]
 80080e8:	893b      	ldrh	r3, [r7, #8]
 80080ea:	f083 0320 	eor.w	r3, r3, #32
 80080ee:	813b      	strh	r3, [r7, #8]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	441a      	add	r2, r3
 80080fa:	893b      	ldrh	r3, [r7, #8]
 80080fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008100:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008104:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800810c:	b29b      	uxth	r3, r3
 800810e:	8013      	strh	r3, [r2, #0]
 8008110:	e27f      	b.n	8008612 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008112:	687a      	ldr	r2, [r7, #4]
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	781b      	ldrb	r3, [r3, #0]
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	881b      	ldrh	r3, [r3, #0]
 800811e:	b29b      	uxth	r3, r3
 8008120:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008124:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008128:	817b      	strh	r3, [r7, #10]
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	441a      	add	r2, r3
 8008134:	897b      	ldrh	r3, [r7, #10]
 8008136:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800813a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800813e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008146:	b29b      	uxth	r3, r3
 8008148:	8013      	strh	r3, [r2, #0]
 800814a:	e262      	b.n	8008612 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008156:	b29b      	uxth	r3, r3
 8008158:	461a      	mov	r2, r3
 800815a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800815c:	4413      	add	r3, r2
 800815e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	011a      	lsls	r2, r3, #4
 8008166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008168:	4413      	add	r3, r2
 800816a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800816e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	88db      	ldrh	r3, [r3, #6]
 8008174:	085b      	lsrs	r3, r3, #1
 8008176:	b29b      	uxth	r3, r3
 8008178:	005b      	lsls	r3, r3, #1
 800817a:	b29a      	uxth	r2, r3
 800817c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800817e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	627b      	str	r3, [r7, #36]	; 0x24
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800818a:	b29b      	uxth	r3, r3
 800818c:	461a      	mov	r2, r3
 800818e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008190:	4413      	add	r3, r2
 8008192:	627b      	str	r3, [r7, #36]	; 0x24
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	011a      	lsls	r2, r3, #4
 800819a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819c:	4413      	add	r3, r2
 800819e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80081a2:	623b      	str	r3, [r7, #32]
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d112      	bne.n	80081d2 <USB_ActivateEndpoint+0x286>
 80081ac:	6a3b      	ldr	r3, [r7, #32]
 80081ae:	881b      	ldrh	r3, [r3, #0]
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	801a      	strh	r2, [r3, #0]
 80081bc:	6a3b      	ldr	r3, [r7, #32]
 80081be:	881b      	ldrh	r3, [r3, #0]
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081ca:	b29a      	uxth	r2, r3
 80081cc:	6a3b      	ldr	r3, [r7, #32]
 80081ce:	801a      	strh	r2, [r3, #0]
 80081d0:	e02f      	b.n	8008232 <USB_ActivateEndpoint+0x2e6>
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	2b3e      	cmp	r3, #62	; 0x3e
 80081d8:	d813      	bhi.n	8008202 <USB_ActivateEndpoint+0x2b6>
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	085b      	lsrs	r3, r3, #1
 80081e0:	663b      	str	r3, [r7, #96]	; 0x60
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <USB_ActivateEndpoint+0x2a8>
 80081ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081f0:	3301      	adds	r3, #1
 80081f2:	663b      	str	r3, [r7, #96]	; 0x60
 80081f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	029b      	lsls	r3, r3, #10
 80081fa:	b29a      	uxth	r2, r3
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	801a      	strh	r2, [r3, #0]
 8008200:	e017      	b.n	8008232 <USB_ActivateEndpoint+0x2e6>
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	095b      	lsrs	r3, r3, #5
 8008208:	663b      	str	r3, [r7, #96]	; 0x60
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	f003 031f 	and.w	r3, r3, #31
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <USB_ActivateEndpoint+0x2d0>
 8008216:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008218:	3b01      	subs	r3, #1
 800821a:	663b      	str	r3, [r7, #96]	; 0x60
 800821c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800821e:	b29b      	uxth	r3, r3
 8008220:	029b      	lsls	r3, r3, #10
 8008222:	b29b      	uxth	r3, r3
 8008224:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008228:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800822c:	b29a      	uxth	r2, r3
 800822e:	6a3b      	ldr	r3, [r7, #32]
 8008230:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	4413      	add	r3, r2
 800823c:	881b      	ldrh	r3, [r3, #0]
 800823e:	83fb      	strh	r3, [r7, #30]
 8008240:	8bfb      	ldrh	r3, [r7, #30]
 8008242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d01b      	beq.n	8008282 <USB_ActivateEndpoint+0x336>
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	b29b      	uxth	r3, r3
 8008258:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800825c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008260:	83bb      	strh	r3, [r7, #28]
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	441a      	add	r2, r3
 800826c:	8bbb      	ldrh	r3, [r7, #28]
 800826e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008272:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008276:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800827a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800827e:	b29b      	uxth	r3, r3
 8008280:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	781b      	ldrb	r3, [r3, #0]
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	881b      	ldrh	r3, [r3, #0]
 800828e:	b29b      	uxth	r3, r3
 8008290:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008294:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008298:	837b      	strh	r3, [r7, #26]
 800829a:	8b7b      	ldrh	r3, [r7, #26]
 800829c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80082a0:	837b      	strh	r3, [r7, #26]
 80082a2:	8b7b      	ldrh	r3, [r7, #26]
 80082a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80082a8:	837b      	strh	r3, [r7, #26]
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	441a      	add	r2, r3
 80082b4:	8b7b      	ldrh	r3, [r7, #26]
 80082b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	8013      	strh	r3, [r2, #0]
 80082ca:	e1a2      	b.n	8008612 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4413      	add	r3, r2
 80082d6:	881b      	ldrh	r3, [r3, #0]
 80082d8:	b29b      	uxth	r3, r3
 80082da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082e2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	441a      	add	r2, r3
 80082f0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80082f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082fc:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008304:	b29b      	uxth	r3, r3
 8008306:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	65bb      	str	r3, [r7, #88]	; 0x58
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008312:	b29b      	uxth	r3, r3
 8008314:	461a      	mov	r2, r3
 8008316:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008318:	4413      	add	r3, r2
 800831a:	65bb      	str	r3, [r7, #88]	; 0x58
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	011a      	lsls	r2, r3, #4
 8008322:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008324:	4413      	add	r3, r2
 8008326:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800832a:	657b      	str	r3, [r7, #84]	; 0x54
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	891b      	ldrh	r3, [r3, #8]
 8008330:	085b      	lsrs	r3, r3, #1
 8008332:	b29b      	uxth	r3, r3
 8008334:	005b      	lsls	r3, r3, #1
 8008336:	b29a      	uxth	r2, r3
 8008338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800833a:	801a      	strh	r2, [r3, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	653b      	str	r3, [r7, #80]	; 0x50
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008346:	b29b      	uxth	r3, r3
 8008348:	461a      	mov	r2, r3
 800834a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800834c:	4413      	add	r3, r2
 800834e:	653b      	str	r3, [r7, #80]	; 0x50
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	011a      	lsls	r2, r3, #4
 8008356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008358:	4413      	add	r3, r2
 800835a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800835e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	895b      	ldrh	r3, [r3, #10]
 8008364:	085b      	lsrs	r3, r3, #1
 8008366:	b29b      	uxth	r3, r3
 8008368:	005b      	lsls	r3, r3, #1
 800836a:	b29a      	uxth	r2, r3
 800836c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800836e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	785b      	ldrb	r3, [r3, #1]
 8008374:	2b00      	cmp	r3, #0
 8008376:	f040 8091 	bne.w	800849c <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4413      	add	r3, r2
 8008384:	881b      	ldrh	r3, [r3, #0]
 8008386:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8008388:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800838a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800838e:	2b00      	cmp	r3, #0
 8008390:	d01b      	beq.n	80083ca <USB_ActivateEndpoint+0x47e>
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	881b      	ldrh	r3, [r3, #0]
 800839e:	b29b      	uxth	r3, r3
 80083a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a8:	877b      	strh	r3, [r7, #58]	; 0x3a
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	441a      	add	r2, r3
 80083b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80083b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80083c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	4413      	add	r3, r2
 80083d4:	881b      	ldrh	r3, [r3, #0]
 80083d6:	873b      	strh	r3, [r7, #56]	; 0x38
 80083d8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80083da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d01b      	beq.n	800841a <USB_ActivateEndpoint+0x4ce>
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4413      	add	r3, r2
 80083ec:	881b      	ldrh	r3, [r3, #0]
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083f8:	86fb      	strh	r3, [r7, #54]	; 0x36
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	441a      	add	r2, r3
 8008404:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008406:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800840a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800840e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008412:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008416:	b29b      	uxth	r3, r3
 8008418:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	781b      	ldrb	r3, [r3, #0]
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4413      	add	r3, r2
 8008424:	881b      	ldrh	r3, [r3, #0]
 8008426:	b29b      	uxth	r3, r3
 8008428:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800842c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008430:	86bb      	strh	r3, [r7, #52]	; 0x34
 8008432:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8008434:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008438:	86bb      	strh	r3, [r7, #52]	; 0x34
 800843a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800843c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008440:	86bb      	strh	r3, [r7, #52]	; 0x34
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	441a      	add	r2, r3
 800844c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800844e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008452:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008456:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800845a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800845e:	b29b      	uxth	r3, r3
 8008460:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4413      	add	r3, r2
 800846c:	881b      	ldrh	r3, [r3, #0]
 800846e:	b29b      	uxth	r3, r3
 8008470:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008474:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008478:	867b      	strh	r3, [r7, #50]	; 0x32
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	441a      	add	r2, r3
 8008484:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8008486:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800848a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800848e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008492:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008496:	b29b      	uxth	r3, r3
 8008498:	8013      	strh	r3, [r2, #0]
 800849a:	e0ba      	b.n	8008612 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4413      	add	r3, r2
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80084ac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80084b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d01d      	beq.n	80084f4 <USB_ActivateEndpoint+0x5a8>
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	4413      	add	r3, r2
 80084c2:	881b      	ldrh	r3, [r3, #0]
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ce:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	441a      	add	r2, r3
 80084dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80084e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80084ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008504:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8008508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800850c:	2b00      	cmp	r3, #0
 800850e:	d01d      	beq.n	800854c <USB_ActivateEndpoint+0x600>
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	881b      	ldrh	r3, [r3, #0]
 800851c:	b29b      	uxth	r3, r3
 800851e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008526:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	441a      	add	r2, r3
 8008534:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008538:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800853c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008540:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008544:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008548:	b29b      	uxth	r3, r3
 800854a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	78db      	ldrb	r3, [r3, #3]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d024      	beq.n	800859e <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	009b      	lsls	r3, r3, #2
 800855c:	4413      	add	r3, r2
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	b29b      	uxth	r3, r3
 8008562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800856a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800856e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008572:	f083 0320 	eor.w	r3, r3, #32
 8008576:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	441a      	add	r2, r3
 8008584:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008588:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800858c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008598:	b29b      	uxth	r3, r3
 800859a:	8013      	strh	r3, [r2, #0]
 800859c:	e01d      	b.n	80085da <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	881b      	ldrh	r3, [r3, #0]
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085b4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	441a      	add	r2, r3
 80085c2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80085c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	881b      	ldrh	r3, [r3, #0]
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085f0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	441a      	add	r2, r3
 80085fc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80085fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008602:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008606:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800860a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800860e:	b29b      	uxth	r3, r3
 8008610:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8008612:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8008616:	4618      	mov	r0, r3
 8008618:	376c      	adds	r7, #108	; 0x6c
 800861a:	46bd      	mov	sp, r7
 800861c:	bc80      	pop	{r7}
 800861e:	4770      	bx	lr

08008620 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008620:	b480      	push	{r7}
 8008622:	b08d      	sub	sp, #52	; 0x34
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	7b1b      	ldrb	r3, [r3, #12]
 800862e:	2b00      	cmp	r3, #0
 8008630:	f040 808e 	bne.w	8008750 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	785b      	ldrb	r3, [r3, #1]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d044      	beq.n	80086c6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	4413      	add	r3, r2
 8008646:	881b      	ldrh	r3, [r3, #0]
 8008648:	81bb      	strh	r3, [r7, #12]
 800864a:	89bb      	ldrh	r3, [r7, #12]
 800864c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008650:	2b00      	cmp	r3, #0
 8008652:	d01b      	beq.n	800868c <USB_DeactivateEndpoint+0x6c>
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4413      	add	r3, r2
 800865e:	881b      	ldrh	r3, [r3, #0]
 8008660:	b29b      	uxth	r3, r3
 8008662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800866a:	817b      	strh	r3, [r7, #10]
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	441a      	add	r2, r3
 8008676:	897b      	ldrh	r3, [r7, #10]
 8008678:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800867c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008680:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008684:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008688:	b29b      	uxth	r3, r3
 800868a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4413      	add	r3, r2
 8008696:	881b      	ldrh	r3, [r3, #0]
 8008698:	b29b      	uxth	r3, r3
 800869a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800869e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086a2:	813b      	strh	r3, [r7, #8]
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	441a      	add	r2, r3
 80086ae:	893b      	ldrh	r3, [r7, #8]
 80086b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	8013      	strh	r3, [r2, #0]
 80086c4:	e192      	b.n	80089ec <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	4413      	add	r3, r2
 80086d0:	881b      	ldrh	r3, [r3, #0]
 80086d2:	827b      	strh	r3, [r7, #18]
 80086d4:	8a7b      	ldrh	r3, [r7, #18]
 80086d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d01b      	beq.n	8008716 <USB_DeactivateEndpoint+0xf6>
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	881b      	ldrh	r3, [r3, #0]
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086f4:	823b      	strh	r3, [r7, #16]
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	441a      	add	r2, r3
 8008700:	8a3b      	ldrh	r3, [r7, #16]
 8008702:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008706:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800870a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800870e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008712:	b29b      	uxth	r3, r3
 8008714:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4413      	add	r3, r2
 8008720:	881b      	ldrh	r3, [r3, #0]
 8008722:	b29b      	uxth	r3, r3
 8008724:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800872c:	81fb      	strh	r3, [r7, #14]
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	441a      	add	r2, r3
 8008738:	89fb      	ldrh	r3, [r7, #14]
 800873a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800873e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800874a:	b29b      	uxth	r3, r3
 800874c:	8013      	strh	r3, [r2, #0]
 800874e:	e14d      	b.n	80089ec <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	785b      	ldrb	r3, [r3, #1]
 8008754:	2b00      	cmp	r3, #0
 8008756:	f040 80a5 	bne.w	80088a4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	4413      	add	r3, r2
 8008764:	881b      	ldrh	r3, [r3, #0]
 8008766:	843b      	strh	r3, [r7, #32]
 8008768:	8c3b      	ldrh	r3, [r7, #32]
 800876a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d01b      	beq.n	80087aa <USB_DeactivateEndpoint+0x18a>
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	4413      	add	r3, r2
 800877c:	881b      	ldrh	r3, [r3, #0]
 800877e:	b29b      	uxth	r3, r3
 8008780:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008784:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008788:	83fb      	strh	r3, [r7, #30]
 800878a:	687a      	ldr	r2, [r7, #4]
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	441a      	add	r2, r3
 8008794:	8bfb      	ldrh	r3, [r7, #30]
 8008796:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800879a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800879e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4413      	add	r3, r2
 80087b4:	881b      	ldrh	r3, [r3, #0]
 80087b6:	83bb      	strh	r3, [r7, #28]
 80087b8:	8bbb      	ldrh	r3, [r7, #28]
 80087ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01b      	beq.n	80087fa <USB_DeactivateEndpoint+0x1da>
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	4413      	add	r3, r2
 80087cc:	881b      	ldrh	r3, [r3, #0]
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087d8:	837b      	strh	r3, [r7, #26]
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	441a      	add	r2, r3
 80087e4:	8b7b      	ldrh	r3, [r7, #26]
 80087e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80087ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80087ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	881b      	ldrh	r3, [r3, #0]
 8008806:	b29b      	uxth	r3, r3
 8008808:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800880c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008810:	833b      	strh	r3, [r7, #24]
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	441a      	add	r2, r3
 800881c:	8b3b      	ldrh	r3, [r7, #24]
 800881e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008822:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008826:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800882a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800882e:	b29b      	uxth	r3, r3
 8008830:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	b29b      	uxth	r3, r3
 8008840:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008848:	82fb      	strh	r3, [r7, #22]
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	441a      	add	r2, r3
 8008854:	8afb      	ldrh	r3, [r7, #22]
 8008856:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800885a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800885e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008866:	b29b      	uxth	r3, r3
 8008868:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	881b      	ldrh	r3, [r3, #0]
 8008876:	b29b      	uxth	r3, r3
 8008878:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800887c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008880:	82bb      	strh	r3, [r7, #20]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	441a      	add	r2, r3
 800888c:	8abb      	ldrh	r3, [r7, #20]
 800888e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008892:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008896:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800889a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800889e:	b29b      	uxth	r3, r3
 80088a0:	8013      	strh	r3, [r2, #0]
 80088a2:	e0a3      	b.n	80089ec <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80088b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80088b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d01b      	beq.n	80088f4 <USB_DeactivateEndpoint+0x2d4>
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	4413      	add	r3, r2
 80088c6:	881b      	ldrh	r3, [r3, #0]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	441a      	add	r2, r3
 80088de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80088e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80088e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80088ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4413      	add	r3, r2
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	857b      	strh	r3, [r7, #42]	; 0x2a
 8008902:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8008904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01b      	beq.n	8008944 <USB_DeactivateEndpoint+0x324>
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	4413      	add	r3, r2
 8008916:	881b      	ldrh	r3, [r3, #0]
 8008918:	b29b      	uxth	r3, r3
 800891a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800891e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008922:	853b      	strh	r3, [r7, #40]	; 0x28
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	441a      	add	r2, r3
 800892e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008930:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008934:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008938:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800893c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008940:	b29b      	uxth	r3, r3
 8008942:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4413      	add	r3, r2
 800894e:	881b      	ldrh	r3, [r3, #0]
 8008950:	b29b      	uxth	r3, r3
 8008952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800895a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	441a      	add	r2, r3
 8008966:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008968:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800896c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008970:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008978:	b29b      	uxth	r3, r3
 800897a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	4413      	add	r3, r2
 8008986:	881b      	ldrh	r3, [r3, #0]
 8008988:	b29b      	uxth	r3, r3
 800898a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800898e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008992:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	441a      	add	r2, r3
 800899e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80089a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	4413      	add	r3, r2
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	441a      	add	r2, r3
 80089d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80089d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3734      	adds	r7, #52	; 0x34
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bc80      	pop	{r7}
 80089f6:	4770      	bx	lr

080089f8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b0cc      	sub	sp, #304	; 0x130
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a02:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a06:	6018      	str	r0, [r3, #0]
 8008a08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a10:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	785b      	ldrb	r3, [r3, #1]
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	f041 817d 	bne.w	8009d1e <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008a24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	699a      	ldr	r2, [r3, #24]
 8008a30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a34:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d908      	bls.n	8008a52 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8008a40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	691b      	ldr	r3, [r3, #16]
 8008a4c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8008a50:	e007      	b.n	8008a62 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8008a52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008a62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	7b1b      	ldrb	r3, [r3, #12]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d152      	bne.n	8008b18 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008a72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6959      	ldr	r1, [r3, #20]
 8008a7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	88da      	ldrh	r2, [r3, #6]
 8008a8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008a94:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008a98:	6800      	ldr	r0, [r0, #0]
 8008a9a:	f001 ff23 	bl	800a8e4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008a9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aa2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008aa6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008aaa:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008aae:	6812      	ldr	r2, [r2, #0]
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ab6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ac8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008acc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ad0:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8008ad4:	6812      	ldr	r2, [r2, #0]
 8008ad6:	440a      	add	r2, r1
 8008ad8:	601a      	str	r2, [r3, #0]
 8008ada:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ade:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	011a      	lsls	r2, r3, #4
 8008ae8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aec:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4413      	add	r3, r2
 8008af4:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008af8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008afc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b06:	b29a      	uxth	r2, r3
 8008b08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b0c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	801a      	strh	r2, [r3, #0]
 8008b14:	f001 b8b5 	b.w	8009c82 <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008b18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	78db      	ldrb	r3, [r3, #3]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	f040 84c6 	bne.w	80094b6 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008b2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6a1a      	ldr	r2, [r3, #32]
 8008b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	f240 8443 	bls.w	80093ce <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8008b48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b4c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	4413      	add	r3, r2
 8008b62:	881b      	ldrh	r3, [r3, #0]
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b6e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8008b72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	441a      	add	r2, r3
 8008b8c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008b90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b98:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008b9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008ba4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ba8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	6a1a      	ldr	r2, [r3, #32]
 8008bb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008bb4:	1ad2      	subs	r2, r2, r3
 8008bb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bc6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bd0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	4413      	add	r3, r2
 8008bdc:	881b      	ldrh	r3, [r3, #0]
 8008bde:	b29b      	uxth	r3, r3
 8008be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 823e 	beq.w	8009066 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008bea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bee:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008bf2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008bf6:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008bfa:	6812      	ldr	r2, [r2, #0]
 8008bfc:	601a      	str	r2, [r3, #0]
 8008bfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c02:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	785b      	ldrb	r3, [r3, #1]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f040 809a 	bne.w	8008d44 <USB_EPStartXfer+0x34c>
 8008c10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c18:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c1c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008c20:	6812      	ldr	r2, [r2, #0]
 8008c22:	601a      	str	r2, [r3, #0]
 8008c24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c28:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	4619      	mov	r1, r3
 8008c36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c3e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c42:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8008c46:	6812      	ldr	r2, [r2, #0]
 8008c48:	440a      	add	r2, r1
 8008c4a:	601a      	str	r2, [r3, #0]
 8008c4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	011a      	lsls	r2, r3, #4
 8008c5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4413      	add	r3, r2
 8008c66:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008c6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c6e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d122      	bne.n	8008cc2 <USB_EPStartXfer+0x2ca>
 8008c7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c80:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	881b      	ldrh	r3, [r3, #0]
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c8e:	b29a      	uxth	r2, r3
 8008c90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c94:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	801a      	strh	r2, [r3, #0]
 8008c9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ca0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	881b      	ldrh	r3, [r3, #0]
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cb2:	b29a      	uxth	r2, r3
 8008cb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cb8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	801a      	strh	r2, [r3, #0]
 8008cc0:	e079      	b.n	8008db6 <USB_EPStartXfer+0x3be>
 8008cc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cc6:	2b3e      	cmp	r3, #62	; 0x3e
 8008cc8:	d81b      	bhi.n	8008d02 <USB_EPStartXfer+0x30a>
 8008cca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cce:	085b      	lsrs	r3, r3, #1
 8008cd0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008cd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cd8:	f003 0301 	and.w	r3, r3, #1
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d004      	beq.n	8008cea <USB_EPStartXfer+0x2f2>
 8008ce0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008cea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	029b      	lsls	r3, r3, #10
 8008cf2:	b29a      	uxth	r2, r3
 8008cf4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cf8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	801a      	strh	r2, [r3, #0]
 8008d00:	e059      	b.n	8008db6 <USB_EPStartXfer+0x3be>
 8008d02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d06:	095b      	lsrs	r3, r3, #5
 8008d08:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008d0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d10:	f003 031f 	and.w	r3, r3, #31
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d104      	bne.n	8008d22 <USB_EPStartXfer+0x32a>
 8008d18:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008d22:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	029b      	lsls	r3, r3, #10
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d3a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	801a      	strh	r2, [r3, #0]
 8008d42:	e038      	b.n	8008db6 <USB_EPStartXfer+0x3be>
 8008d44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	785b      	ldrb	r3, [r3, #1]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d130      	bne.n	8008db6 <USB_EPStartXfer+0x3be>
 8008d54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d58:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	4619      	mov	r1, r3
 8008d66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d6a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008d6e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d72:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8008d76:	6812      	ldr	r2, [r2, #0]
 8008d78:	440a      	add	r2, r1
 8008d7a:	601a      	str	r2, [r3, #0]
 8008d7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	011a      	lsls	r2, r3, #4
 8008d8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d8e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4413      	add	r3, r2
 8008d96:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008d9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008db6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	895b      	ldrh	r3, [r3, #10]
 8008dc2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008dc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6959      	ldr	r1, [r3, #20]
 8008dd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008ddc:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008de0:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008de4:	6800      	ldr	r0, [r0, #0]
 8008de6:	f001 fd7d 	bl	800a8e4 <USB_WritePMA>
            ep->xfer_buff += len;
 8008dea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	695a      	ldr	r2, [r3, #20]
 8008df6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dfa:	441a      	add	r2, r3
 8008dfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e00:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008e08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e0c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	6a1a      	ldr	r2, [r3, #32]
 8008e14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e18:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	691b      	ldr	r3, [r3, #16]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d90f      	bls.n	8008e44 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 8008e24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e28:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	6a1a      	ldr	r2, [r3, #32]
 8008e30:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e34:	1ad2      	subs	r2, r2, r3
 8008e36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	621a      	str	r2, [r3, #32]
 8008e42:	e00e      	b.n	8008e62 <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8008e44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	6a1b      	ldr	r3, [r3, #32]
 8008e50:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8008e54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e58:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e62:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e66:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	785b      	ldrb	r3, [r3, #1]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	f040 809a 	bne.w	8008fa8 <USB_EPStartXfer+0x5b0>
 8008e74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e78:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008e7c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008e80:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008e84:	6812      	ldr	r2, [r2, #0]
 8008e86:	601a      	str	r2, [r3, #0]
 8008e88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e8c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	4619      	mov	r1, r3
 8008e9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e9e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008ea2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ea6:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8008eaa:	6812      	ldr	r2, [r2, #0]
 8008eac:	440a      	add	r2, r1
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008eb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	011a      	lsls	r2, r3, #4
 8008ebe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ec2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4413      	add	r3, r2
 8008eca:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8008ece:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ed2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008ed6:	601a      	str	r2, [r3, #0]
 8008ed8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d122      	bne.n	8008f26 <USB_EPStartXfer+0x52e>
 8008ee0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ee4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	881b      	ldrh	r3, [r3, #0]
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ef8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	801a      	strh	r2, [r3, #0]
 8008f00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f04:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	881b      	ldrh	r3, [r3, #0]
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f16:	b29a      	uxth	r2, r3
 8008f18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f1c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	801a      	strh	r2, [r3, #0]
 8008f24:	e083      	b.n	800902e <USB_EPStartXfer+0x636>
 8008f26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f2a:	2b3e      	cmp	r3, #62	; 0x3e
 8008f2c:	d81b      	bhi.n	8008f66 <USB_EPStartXfer+0x56e>
 8008f2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f32:	085b      	lsrs	r3, r3, #1
 8008f34:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008f38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f3c:	f003 0301 	and.w	r3, r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d004      	beq.n	8008f4e <USB_EPStartXfer+0x556>
 8008f44:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008f48:	3301      	adds	r3, #1
 8008f4a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008f4e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	029b      	lsls	r3, r3, #10
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f5c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	801a      	strh	r2, [r3, #0]
 8008f64:	e063      	b.n	800902e <USB_EPStartXfer+0x636>
 8008f66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f6a:	095b      	lsrs	r3, r3, #5
 8008f6c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008f70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f74:	f003 031f 	and.w	r3, r3, #31
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d104      	bne.n	8008f86 <USB_EPStartXfer+0x58e>
 8008f7c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008f80:	3b01      	subs	r3, #1
 8008f82:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008f86:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	029b      	lsls	r3, r3, #10
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f98:	b29a      	uxth	r2, r3
 8008f9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f9e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	801a      	strh	r2, [r3, #0]
 8008fa6:	e042      	b.n	800902e <USB_EPStartXfer+0x636>
 8008fa8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	785b      	ldrb	r3, [r3, #1]
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d13a      	bne.n	800902e <USB_EPStartXfer+0x636>
 8008fb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fbc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008fc0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008fc4:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008fc8:	6812      	ldr	r2, [r2, #0]
 8008fca:	601a      	str	r2, [r3, #0]
 8008fcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	4619      	mov	r1, r3
 8008fde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fe2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008fe6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008fea:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8008fee:	6812      	ldr	r2, [r2, #0]
 8008ff0:	440a      	add	r2, r1
 8008ff2:	601a      	str	r2, [r3, #0]
 8008ff4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ff8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	011a      	lsls	r2, r3, #4
 8009002:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009006:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4413      	add	r3, r2
 800900e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8009012:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009016:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800901a:	601a      	str	r2, [r3, #0]
 800901c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009020:	b29a      	uxth	r2, r3
 8009022:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009026:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800902e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009032:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	891b      	ldrh	r3, [r3, #8]
 800903a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800903e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009042:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	6959      	ldr	r1, [r3, #20]
 800904a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800904e:	b29b      	uxth	r3, r3
 8009050:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009054:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009058:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800905c:	6800      	ldr	r0, [r0, #0]
 800905e:	f001 fc41 	bl	800a8e4 <USB_WritePMA>
 8009062:	f000 be0e 	b.w	8009c82 <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009066:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800906a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	785b      	ldrb	r3, [r3, #1]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d16d      	bne.n	8009152 <USB_EPStartXfer+0x75a>
 8009076:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800907a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	64bb      	str	r3, [r7, #72]	; 0x48
 8009082:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009086:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009090:	b29b      	uxth	r3, r3
 8009092:	461a      	mov	r2, r3
 8009094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009096:	4413      	add	r3, r2
 8009098:	64bb      	str	r3, [r7, #72]	; 0x48
 800909a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800909e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	011a      	lsls	r2, r3, #4
 80090a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090aa:	4413      	add	r3, r2
 80090ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80090b0:	647b      	str	r3, [r7, #68]	; 0x44
 80090b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d112      	bne.n	80090e0 <USB_EPStartXfer+0x6e8>
 80090ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090bc:	881b      	ldrh	r3, [r3, #0]
 80090be:	b29b      	uxth	r3, r3
 80090c0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80090c4:	b29a      	uxth	r2, r3
 80090c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090c8:	801a      	strh	r2, [r3, #0]
 80090ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090cc:	881b      	ldrh	r3, [r3, #0]
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090d8:	b29a      	uxth	r2, r3
 80090da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090dc:	801a      	strh	r2, [r3, #0]
 80090de:	e063      	b.n	80091a8 <USB_EPStartXfer+0x7b0>
 80090e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090e4:	2b3e      	cmp	r3, #62	; 0x3e
 80090e6:	d817      	bhi.n	8009118 <USB_EPStartXfer+0x720>
 80090e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090ec:	085b      	lsrs	r3, r3, #1
 80090ee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80090f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090f6:	f003 0301 	and.w	r3, r3, #1
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d004      	beq.n	8009108 <USB_EPStartXfer+0x710>
 80090fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009102:	3301      	adds	r3, #1
 8009104:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009108:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800910c:	b29b      	uxth	r3, r3
 800910e:	029b      	lsls	r3, r3, #10
 8009110:	b29a      	uxth	r2, r3
 8009112:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009114:	801a      	strh	r2, [r3, #0]
 8009116:	e047      	b.n	80091a8 <USB_EPStartXfer+0x7b0>
 8009118:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800911c:	095b      	lsrs	r3, r3, #5
 800911e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009122:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009126:	f003 031f 	and.w	r3, r3, #31
 800912a:	2b00      	cmp	r3, #0
 800912c:	d104      	bne.n	8009138 <USB_EPStartXfer+0x740>
 800912e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009132:	3b01      	subs	r3, #1
 8009134:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009138:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800913c:	b29b      	uxth	r3, r3
 800913e:	029b      	lsls	r3, r3, #10
 8009140:	b29b      	uxth	r3, r3
 8009142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800914a:	b29a      	uxth	r2, r3
 800914c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800914e:	801a      	strh	r2, [r3, #0]
 8009150:	e02a      	b.n	80091a8 <USB_EPStartXfer+0x7b0>
 8009152:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009156:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	785b      	ldrb	r3, [r3, #1]
 800915e:	2b01      	cmp	r3, #1
 8009160:	d122      	bne.n	80091a8 <USB_EPStartXfer+0x7b0>
 8009162:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009166:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	653b      	str	r3, [r7, #80]	; 0x50
 800916e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009172:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800917c:	b29b      	uxth	r3, r3
 800917e:	461a      	mov	r2, r3
 8009180:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009182:	4413      	add	r3, r2
 8009184:	653b      	str	r3, [r7, #80]	; 0x50
 8009186:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800918a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	011a      	lsls	r2, r3, #4
 8009194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009196:	4413      	add	r3, r2
 8009198:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800919c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800919e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80091a2:	b29a      	uxth	r2, r3
 80091a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80091a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	891b      	ldrh	r3, [r3, #8]
 80091b4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80091b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	6959      	ldr	r1, [r3, #20]
 80091c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80091ce:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80091d2:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80091d6:	6800      	ldr	r0, [r0, #0]
 80091d8:	f001 fb84 	bl	800a8e4 <USB_WritePMA>
            ep->xfer_buff += len;
 80091dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	695a      	ldr	r2, [r3, #20]
 80091e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80091ec:	441a      	add	r2, r3
 80091ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80091fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6a1a      	ldr	r2, [r3, #32]
 8009206:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800920a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	691b      	ldr	r3, [r3, #16]
 8009212:	429a      	cmp	r2, r3
 8009214:	d90f      	bls.n	8009236 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 8009216:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800921a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6a1a      	ldr	r2, [r3, #32]
 8009222:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009226:	1ad2      	subs	r2, r2, r3
 8009228:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800922c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	621a      	str	r2, [r3, #32]
 8009234:	e00e      	b.n	8009254 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 8009236:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800923a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8009246:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800924a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	2200      	movs	r2, #0
 8009252:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009254:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009258:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	643b      	str	r3, [r7, #64]	; 0x40
 8009260:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009264:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	785b      	ldrb	r3, [r3, #1]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d16d      	bne.n	800934c <USB_EPStartXfer+0x954>
 8009270:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009274:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	63bb      	str	r3, [r7, #56]	; 0x38
 800927c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009280:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800928a:	b29b      	uxth	r3, r3
 800928c:	461a      	mov	r2, r3
 800928e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009290:	4413      	add	r3, r2
 8009292:	63bb      	str	r3, [r7, #56]	; 0x38
 8009294:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009298:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	011a      	lsls	r2, r3, #4
 80092a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a4:	4413      	add	r3, r2
 80092a6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80092aa:	637b      	str	r3, [r7, #52]	; 0x34
 80092ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d112      	bne.n	80092da <USB_EPStartXfer+0x8e2>
 80092b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092b6:	881b      	ldrh	r3, [r3, #0]
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092be:	b29a      	uxth	r2, r3
 80092c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092c2:	801a      	strh	r2, [r3, #0]
 80092c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092c6:	881b      	ldrh	r3, [r3, #0]
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092d6:	801a      	strh	r2, [r3, #0]
 80092d8:	e05d      	b.n	8009396 <USB_EPStartXfer+0x99e>
 80092da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80092de:	2b3e      	cmp	r3, #62	; 0x3e
 80092e0:	d817      	bhi.n	8009312 <USB_EPStartXfer+0x91a>
 80092e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80092e6:	085b      	lsrs	r3, r3, #1
 80092e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80092ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d004      	beq.n	8009302 <USB_EPStartXfer+0x90a>
 80092f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80092fc:	3301      	adds	r3, #1
 80092fe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8009302:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009306:	b29b      	uxth	r3, r3
 8009308:	029b      	lsls	r3, r3, #10
 800930a:	b29a      	uxth	r2, r3
 800930c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800930e:	801a      	strh	r2, [r3, #0]
 8009310:	e041      	b.n	8009396 <USB_EPStartXfer+0x99e>
 8009312:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009316:	095b      	lsrs	r3, r3, #5
 8009318:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800931c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009320:	f003 031f 	and.w	r3, r3, #31
 8009324:	2b00      	cmp	r3, #0
 8009326:	d104      	bne.n	8009332 <USB_EPStartXfer+0x93a>
 8009328:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800932c:	3b01      	subs	r3, #1
 800932e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8009332:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8009336:	b29b      	uxth	r3, r3
 8009338:	029b      	lsls	r3, r3, #10
 800933a:	b29b      	uxth	r3, r3
 800933c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009340:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009344:	b29a      	uxth	r2, r3
 8009346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009348:	801a      	strh	r2, [r3, #0]
 800934a:	e024      	b.n	8009396 <USB_EPStartXfer+0x99e>
 800934c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009350:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	785b      	ldrb	r3, [r3, #1]
 8009358:	2b01      	cmp	r3, #1
 800935a:	d11c      	bne.n	8009396 <USB_EPStartXfer+0x99e>
 800935c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009360:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800936a:	b29b      	uxth	r3, r3
 800936c:	461a      	mov	r2, r3
 800936e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009370:	4413      	add	r3, r2
 8009372:	643b      	str	r3, [r7, #64]	; 0x40
 8009374:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009378:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	011a      	lsls	r2, r3, #4
 8009382:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009384:	4413      	add	r3, r2
 8009386:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800938a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800938c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009390:	b29a      	uxth	r2, r3
 8009392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009394:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009396:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800939a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	895b      	ldrh	r3, [r3, #10]
 80093a2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80093a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	6959      	ldr	r1, [r3, #20]
 80093b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80093bc:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80093c0:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80093c4:	6800      	ldr	r0, [r0, #0]
 80093c6:	f001 fa8d 	bl	800a8e4 <USB_WritePMA>
 80093ca:	f000 bc5a 	b.w	8009c82 <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80093ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	6a1b      	ldr	r3, [r3, #32]
 80093da:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80093de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093e2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009404:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8009408:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800940c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009416:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	009b      	lsls	r3, r3, #2
 8009420:	441a      	add	r2, r3
 8009422:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8009426:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800942a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800942e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009436:	b29b      	uxth	r3, r3
 8009438:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800943a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800943e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009446:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800944a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009454:	b29b      	uxth	r3, r3
 8009456:	461a      	mov	r2, r3
 8009458:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800945a:	4413      	add	r3, r2
 800945c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800945e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009462:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	011a      	lsls	r2, r3, #4
 800946c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800946e:	4413      	add	r3, r2
 8009470:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009474:	65bb      	str	r3, [r7, #88]	; 0x58
 8009476:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800947a:	b29a      	uxth	r2, r3
 800947c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800947e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009480:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009484:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	891b      	ldrh	r3, [r3, #8]
 800948c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009490:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009494:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6959      	ldr	r1, [r3, #20]
 800949c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80094a6:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80094aa:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80094ae:	6800      	ldr	r0, [r0, #0]
 80094b0:	f001 fa18 	bl	800a8e4 <USB_WritePMA>
 80094b4:	e3e5      	b.n	8009c82 <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 80094b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	4413      	add	r3, r2
 80094d0:	881b      	ldrh	r3, [r3, #0]
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094dc:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80094e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	441a      	add	r2, r3
 80094fa:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80094fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009502:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009506:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800950a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800950e:	b29b      	uxth	r3, r3
 8009510:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009512:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009516:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	6a1a      	ldr	r2, [r3, #32]
 800951e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009522:	1ad2      	subs	r2, r2, r3
 8009524:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009528:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009530:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009534:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800953e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	4413      	add	r3, r2
 800954a:	881b      	ldrh	r3, [r3, #0]
 800954c:	b29b      	uxth	r3, r3
 800954e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 81bc 	beq.w	80098d0 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009558:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800955c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009566:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800956a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	785b      	ldrb	r3, [r3, #1]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d16d      	bne.n	8009652 <USB_EPStartXfer+0xc5a>
 8009576:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800957a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	67bb      	str	r3, [r7, #120]	; 0x78
 8009582:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009586:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009590:	b29b      	uxth	r3, r3
 8009592:	461a      	mov	r2, r3
 8009594:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009596:	4413      	add	r3, r2
 8009598:	67bb      	str	r3, [r7, #120]	; 0x78
 800959a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800959e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	011a      	lsls	r2, r3, #4
 80095a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095aa:	4413      	add	r3, r2
 80095ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80095b0:	677b      	str	r3, [r7, #116]	; 0x74
 80095b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d112      	bne.n	80095e0 <USB_EPStartXfer+0xbe8>
 80095ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095bc:	881b      	ldrh	r3, [r3, #0]
 80095be:	b29b      	uxth	r3, r3
 80095c0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095c8:	801a      	strh	r2, [r3, #0]
 80095ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095cc:	881b      	ldrh	r3, [r3, #0]
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095d8:	b29a      	uxth	r2, r3
 80095da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095dc:	801a      	strh	r2, [r3, #0]
 80095de:	e060      	b.n	80096a2 <USB_EPStartXfer+0xcaa>
 80095e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095e4:	2b3e      	cmp	r3, #62	; 0x3e
 80095e6:	d817      	bhi.n	8009618 <USB_EPStartXfer+0xc20>
 80095e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095ec:	085b      	lsrs	r3, r3, #1
 80095ee:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80095f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095f6:	f003 0301 	and.w	r3, r3, #1
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d004      	beq.n	8009608 <USB_EPStartXfer+0xc10>
 80095fe:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009602:	3301      	adds	r3, #1
 8009604:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009608:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800960c:	b29b      	uxth	r3, r3
 800960e:	029b      	lsls	r3, r3, #10
 8009610:	b29a      	uxth	r2, r3
 8009612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009614:	801a      	strh	r2, [r3, #0]
 8009616:	e044      	b.n	80096a2 <USB_EPStartXfer+0xcaa>
 8009618:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800961c:	095b      	lsrs	r3, r3, #5
 800961e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009622:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009626:	f003 031f 	and.w	r3, r3, #31
 800962a:	2b00      	cmp	r3, #0
 800962c:	d104      	bne.n	8009638 <USB_EPStartXfer+0xc40>
 800962e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8009632:	3b01      	subs	r3, #1
 8009634:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009638:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800963c:	b29b      	uxth	r3, r3
 800963e:	029b      	lsls	r3, r3, #10
 8009640:	b29b      	uxth	r3, r3
 8009642:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009646:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800964a:	b29a      	uxth	r2, r3
 800964c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800964e:	801a      	strh	r2, [r3, #0]
 8009650:	e027      	b.n	80096a2 <USB_EPStartXfer+0xcaa>
 8009652:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009656:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	785b      	ldrb	r3, [r3, #1]
 800965e:	2b01      	cmp	r3, #1
 8009660:	d11f      	bne.n	80096a2 <USB_EPStartXfer+0xcaa>
 8009662:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009666:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009670:	b29b      	uxth	r3, r3
 8009672:	461a      	mov	r2, r3
 8009674:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009678:	4413      	add	r3, r2
 800967a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800967e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009682:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	011a      	lsls	r2, r3, #4
 800968c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009690:	4413      	add	r3, r2
 8009692:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009696:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800969c:	b29a      	uxth	r2, r3
 800969e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80096a0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80096a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096a6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	895b      	ldrh	r3, [r3, #10]
 80096ae:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80096b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6959      	ldr	r1, [r3, #20]
 80096be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80096c8:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80096cc:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80096d0:	6800      	ldr	r0, [r0, #0]
 80096d2:	f001 f907 	bl	800a8e4 <USB_WritePMA>
          ep->xfer_buff += len;
 80096d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	695a      	ldr	r2, [r3, #20]
 80096e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80096e6:	441a      	add	r2, r3
 80096e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 80096f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	6a1a      	ldr	r2, [r3, #32]
 8009700:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009704:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	429a      	cmp	r2, r3
 800970e:	d90f      	bls.n	8009730 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 8009710:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009714:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6a1a      	ldr	r2, [r3, #32]
 800971c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009720:	1ad2      	subs	r2, r2, r3
 8009722:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009726:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	621a      	str	r2, [r3, #32]
 800972e:	e00e      	b.n	800974e <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 8009730:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009734:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	6a1b      	ldr	r3, [r3, #32]
 800973c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8009740:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009744:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2200      	movs	r2, #0
 800974c:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800974e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009752:	2b00      	cmp	r3, #0
 8009754:	f000 8295 	beq.w	8009c82 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009758:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800975c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	785b      	ldrb	r3, [r3, #1]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d16d      	bne.n	8009844 <USB_EPStartXfer+0xe4c>
 8009768:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800976c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	66bb      	str	r3, [r7, #104]	; 0x68
 8009774:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009778:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009782:	b29b      	uxth	r3, r3
 8009784:	461a      	mov	r2, r3
 8009786:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009788:	4413      	add	r3, r2
 800978a:	66bb      	str	r3, [r7, #104]	; 0x68
 800978c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009790:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	011a      	lsls	r2, r3, #4
 800979a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800979c:	4413      	add	r3, r2
 800979e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80097a2:	667b      	str	r3, [r7, #100]	; 0x64
 80097a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d112      	bne.n	80097d2 <USB_EPStartXfer+0xdda>
 80097ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097ba:	801a      	strh	r2, [r3, #0]
 80097bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097be:	881b      	ldrh	r3, [r3, #0]
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097ca:	b29a      	uxth	r2, r3
 80097cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097ce:	801a      	strh	r2, [r3, #0]
 80097d0:	e063      	b.n	800989a <USB_EPStartXfer+0xea2>
 80097d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097d6:	2b3e      	cmp	r3, #62	; 0x3e
 80097d8:	d817      	bhi.n	800980a <USB_EPStartXfer+0xe12>
 80097da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097de:	085b      	lsrs	r3, r3, #1
 80097e0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80097e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097e8:	f003 0301 	and.w	r3, r3, #1
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d004      	beq.n	80097fa <USB_EPStartXfer+0xe02>
 80097f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097f4:	3301      	adds	r3, #1
 80097f6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80097fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80097fe:	b29b      	uxth	r3, r3
 8009800:	029b      	lsls	r3, r3, #10
 8009802:	b29a      	uxth	r2, r3
 8009804:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009806:	801a      	strh	r2, [r3, #0]
 8009808:	e047      	b.n	800989a <USB_EPStartXfer+0xea2>
 800980a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800980e:	095b      	lsrs	r3, r3, #5
 8009810:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8009814:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009818:	f003 031f 	and.w	r3, r3, #31
 800981c:	2b00      	cmp	r3, #0
 800981e:	d104      	bne.n	800982a <USB_EPStartXfer+0xe32>
 8009820:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8009824:	3b01      	subs	r3, #1
 8009826:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800982a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800982e:	b29b      	uxth	r3, r3
 8009830:	029b      	lsls	r3, r3, #10
 8009832:	b29b      	uxth	r3, r3
 8009834:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009838:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800983c:	b29a      	uxth	r2, r3
 800983e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009840:	801a      	strh	r2, [r3, #0]
 8009842:	e02a      	b.n	800989a <USB_EPStartXfer+0xea2>
 8009844:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009848:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	785b      	ldrb	r3, [r3, #1]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d122      	bne.n	800989a <USB_EPStartXfer+0xea2>
 8009854:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009858:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	673b      	str	r3, [r7, #112]	; 0x70
 8009860:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009864:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800986e:	b29b      	uxth	r3, r3
 8009870:	461a      	mov	r2, r3
 8009872:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009874:	4413      	add	r3, r2
 8009876:	673b      	str	r3, [r7, #112]	; 0x70
 8009878:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800987c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	011a      	lsls	r2, r3, #4
 8009886:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009888:	4413      	add	r3, r2
 800988a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800988e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009890:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009894:	b29a      	uxth	r2, r3
 8009896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009898:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800989a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800989e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	891b      	ldrh	r3, [r3, #8]
 80098a6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80098aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6959      	ldr	r1, [r3, #20]
 80098b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80098c0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80098c4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80098c8:	6800      	ldr	r0, [r0, #0]
 80098ca:	f001 f80b 	bl	800a8e4 <USB_WritePMA>
 80098ce:	e1d8      	b.n	8009c82 <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80098d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	785b      	ldrb	r3, [r3, #1]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d178      	bne.n	80099d2 <USB_EPStartXfer+0xfda>
 80098e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80098ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098f2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	461a      	mov	r2, r3
 8009900:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009904:	4413      	add	r3, r2
 8009906:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800990a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800990e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	011a      	lsls	r2, r3, #4
 8009918:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800991c:	4413      	add	r3, r2
 800991e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009922:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009926:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800992a:	2b00      	cmp	r3, #0
 800992c:	d116      	bne.n	800995c <USB_EPStartXfer+0xf64>
 800992e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009932:	881b      	ldrh	r3, [r3, #0]
 8009934:	b29b      	uxth	r3, r3
 8009936:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800993a:	b29a      	uxth	r2, r3
 800993c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009940:	801a      	strh	r2, [r3, #0]
 8009942:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	b29b      	uxth	r3, r3
 800994a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800994e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009952:	b29a      	uxth	r2, r3
 8009954:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009958:	801a      	strh	r2, [r3, #0]
 800995a:	e06b      	b.n	8009a34 <USB_EPStartXfer+0x103c>
 800995c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009960:	2b3e      	cmp	r3, #62	; 0x3e
 8009962:	d818      	bhi.n	8009996 <USB_EPStartXfer+0xf9e>
 8009964:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009968:	085b      	lsrs	r3, r3, #1
 800996a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800996e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009972:	f003 0301 	and.w	r3, r3, #1
 8009976:	2b00      	cmp	r3, #0
 8009978:	d004      	beq.n	8009984 <USB_EPStartXfer+0xf8c>
 800997a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800997e:	3301      	adds	r3, #1
 8009980:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8009984:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009988:	b29b      	uxth	r3, r3
 800998a:	029b      	lsls	r3, r3, #10
 800998c:	b29a      	uxth	r2, r3
 800998e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009992:	801a      	strh	r2, [r3, #0]
 8009994:	e04e      	b.n	8009a34 <USB_EPStartXfer+0x103c>
 8009996:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800999a:	095b      	lsrs	r3, r3, #5
 800999c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80099a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099a4:	f003 031f 	and.w	r3, r3, #31
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d104      	bne.n	80099b6 <USB_EPStartXfer+0xfbe>
 80099ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80099b0:	3b01      	subs	r3, #1
 80099b2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80099b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	029b      	lsls	r3, r3, #10
 80099be:	b29b      	uxth	r3, r3
 80099c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099c8:	b29a      	uxth	r2, r3
 80099ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099ce:	801a      	strh	r2, [r3, #0]
 80099d0:	e030      	b.n	8009a34 <USB_EPStartXfer+0x103c>
 80099d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	785b      	ldrb	r3, [r3, #1]
 80099de:	2b01      	cmp	r3, #1
 80099e0:	d128      	bne.n	8009a34 <USB_EPStartXfer+0x103c>
 80099e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80099f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099f4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80099fe:	b29b      	uxth	r3, r3
 8009a00:	461a      	mov	r2, r3
 8009a02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009a06:	4413      	add	r3, r2
 8009a08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009a0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a10:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	011a      	lsls	r2, r3, #4
 8009a1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009a1e:	4413      	add	r3, r2
 8009a20:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009a24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009a28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009a34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	891b      	ldrh	r3, [r3, #8]
 8009a40:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009a44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	6959      	ldr	r1, [r3, #20]
 8009a50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009a5a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009a5e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009a62:	6800      	ldr	r0, [r0, #0]
 8009a64:	f000 ff3e 	bl	800a8e4 <USB_WritePMA>
          ep->xfer_buff += len;
 8009a68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	695a      	ldr	r2, [r3, #20]
 8009a74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a78:	441a      	add	r2, r3
 8009a7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8009a86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6a1a      	ldr	r2, [r3, #32]
 8009a92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	691b      	ldr	r3, [r3, #16]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d90f      	bls.n	8009ac2 <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 8009aa2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009aa6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6a1a      	ldr	r2, [r3, #32]
 8009aae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ab2:	1ad2      	subs	r2, r2, r3
 8009ab4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ab8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	621a      	str	r2, [r3, #32]
 8009ac0:	e00e      	b.n	8009ae0 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 8009ac2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ac6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	6a1b      	ldr	r3, [r3, #32]
 8009ace:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8009ad2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ad6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2200      	movs	r2, #0
 8009ade:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8009ae0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	f000 80cc 	beq.w	8009c82 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009aea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009aee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009af8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009afc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	785b      	ldrb	r3, [r3, #1]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d178      	bne.n	8009bfa <USB_EPStartXfer+0x1202>
 8009b08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b0c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009b16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b1a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	461a      	mov	r2, r3
 8009b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b2c:	4413      	add	r3, r2
 8009b2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009b32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	011a      	lsls	r2, r3, #4
 8009b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b44:	4413      	add	r3, r2
 8009b46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009b4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009b4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d116      	bne.n	8009b84 <USB_EPStartXfer+0x118c>
 8009b56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b5a:	881b      	ldrh	r3, [r3, #0]
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009b62:	b29a      	uxth	r2, r3
 8009b64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b68:	801a      	strh	r2, [r3, #0]
 8009b6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b6e:	881b      	ldrh	r3, [r3, #0]
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b80:	801a      	strh	r2, [r3, #0]
 8009b82:	e064      	b.n	8009c4e <USB_EPStartXfer+0x1256>
 8009b84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b88:	2b3e      	cmp	r3, #62	; 0x3e
 8009b8a:	d818      	bhi.n	8009bbe <USB_EPStartXfer+0x11c6>
 8009b8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b90:	085b      	lsrs	r3, r3, #1
 8009b92:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009b96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d004      	beq.n	8009bac <USB_EPStartXfer+0x11b4>
 8009ba2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009bac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	029b      	lsls	r3, r3, #10
 8009bb4:	b29a      	uxth	r2, r3
 8009bb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009bba:	801a      	strh	r2, [r3, #0]
 8009bbc:	e047      	b.n	8009c4e <USB_EPStartXfer+0x1256>
 8009bbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009bc2:	095b      	lsrs	r3, r3, #5
 8009bc4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009bc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009bcc:	f003 031f 	and.w	r3, r3, #31
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d104      	bne.n	8009bde <USB_EPStartXfer+0x11e6>
 8009bd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009bde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	029b      	lsls	r3, r3, #10
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bf0:	b29a      	uxth	r2, r3
 8009bf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009bf6:	801a      	strh	r2, [r3, #0]
 8009bf8:	e029      	b.n	8009c4e <USB_EPStartXfer+0x1256>
 8009bfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bfe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	785b      	ldrb	r3, [r3, #1]
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d121      	bne.n	8009c4e <USB_EPStartXfer+0x1256>
 8009c0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009c20:	4413      	add	r3, r2
 8009c22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009c26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	011a      	lsls	r2, r3, #4
 8009c34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009c38:	4413      	add	r3, r2
 8009c3a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009c46:	b29a      	uxth	r2, r3
 8009c48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009c4c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009c4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	895b      	ldrh	r3, [r3, #10]
 8009c5a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6959      	ldr	r1, [r3, #20]
 8009c6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009c6e:	b29b      	uxth	r3, r3
 8009c70:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009c74:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009c78:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009c7c:	6800      	ldr	r0, [r0, #0]
 8009c7e:	f000 fe31 	bl	800a8e4 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009c82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c86:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009c90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	4413      	add	r3, r2
 8009c9c:	881b      	ldrh	r3, [r3, #0]
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009ca4:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009cb0:	8013      	strh	r3, [r2, #0]
 8009cb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cb6:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009cba:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009cbe:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009cc2:	8812      	ldrh	r2, [r2, #0]
 8009cc4:	f082 0210 	eor.w	r2, r2, #16
 8009cc8:	801a      	strh	r2, [r3, #0]
 8009cca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cce:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009cd2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009cd6:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009cda:	8812      	ldrh	r2, [r2, #0]
 8009cdc:	f082 0220 	eor.w	r2, r2, #32
 8009ce0:	801a      	strh	r2, [r3, #0]
 8009ce2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ce6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009cf0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	441a      	add	r2, r3
 8009cfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d00:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009d04:	881b      	ldrh	r3, [r3, #0]
 8009d06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	8013      	strh	r3, [r2, #0]
 8009d1a:	f000 bc9f 	b.w	800a65c <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009d1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d22:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	7b1b      	ldrb	r3, [r3, #12]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f040 80ae 	bne.w	8009e8c <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009d30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d34:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	699a      	ldr	r2, [r3, #24]
 8009d3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d917      	bls.n	8009d7c <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8009d4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	691b      	ldr	r3, [r3, #16]
 8009d58:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8009d5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	699a      	ldr	r2, [r3, #24]
 8009d68:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d6c:	1ad2      	subs	r2, r2, r3
 8009d6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	619a      	str	r2, [r3, #24]
 8009d7a:	e00e      	b.n	8009d9a <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8009d7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	699b      	ldr	r3, [r3, #24]
 8009d88:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8009d8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2200      	movs	r2, #0
 8009d98:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009d9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009d9e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009da8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009dac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	461a      	mov	r2, r3
 8009dba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009dbe:	4413      	add	r3, r2
 8009dc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009dc8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	011a      	lsls	r2, r3, #4
 8009dd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009ddc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009de0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d116      	bne.n	8009e16 <USB_EPStartXfer+0x141e>
 8009de8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009dec:	881b      	ldrh	r3, [r3, #0]
 8009dee:	b29b      	uxth	r3, r3
 8009df0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009df4:	b29a      	uxth	r2, r3
 8009df6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009dfa:	801a      	strh	r2, [r3, #0]
 8009dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e0c:	b29a      	uxth	r2, r3
 8009e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e12:	801a      	strh	r2, [r3, #0]
 8009e14:	e3e8      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 8009e16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e1a:	2b3e      	cmp	r3, #62	; 0x3e
 8009e1c:	d818      	bhi.n	8009e50 <USB_EPStartXfer+0x1458>
 8009e1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e22:	085b      	lsrs	r3, r3, #1
 8009e24:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009e28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e2c:	f003 0301 	and.w	r3, r3, #1
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d004      	beq.n	8009e3e <USB_EPStartXfer+0x1446>
 8009e34:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009e38:	3301      	adds	r3, #1
 8009e3a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009e3e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	029b      	lsls	r3, r3, #10
 8009e46:	b29a      	uxth	r2, r3
 8009e48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e4c:	801a      	strh	r2, [r3, #0]
 8009e4e:	e3cb      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 8009e50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e54:	095b      	lsrs	r3, r3, #5
 8009e56:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009e5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e5e:	f003 031f 	and.w	r3, r3, #31
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d104      	bne.n	8009e70 <USB_EPStartXfer+0x1478>
 8009e66:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009e6a:	3b01      	subs	r3, #1
 8009e6c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009e70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	029b      	lsls	r3, r3, #10
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e82:	b29a      	uxth	r2, r3
 8009e84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009e88:	801a      	strh	r2, [r3, #0]
 8009e8a:	e3ad      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009e8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009e90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	78db      	ldrb	r3, [r3, #3]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	f040 8200 	bne.w	800a29e <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009e9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ea2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	785b      	ldrb	r3, [r3, #1]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	f040 8091 	bne.w	8009fd2 <USB_EPStartXfer+0x15da>
 8009eb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009eb4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009ebe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ec2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009ed4:	4413      	add	r3, r2
 8009ed6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009eda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ede:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	011a      	lsls	r2, r3, #4
 8009ee8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009eec:	4413      	add	r3, r2
 8009eee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009ef2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ef6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009efa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d116      	bne.n	8009f34 <USB_EPStartXfer+0x153c>
 8009f06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f0a:	881b      	ldrh	r3, [r3, #0]
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009f12:	b29a      	uxth	r2, r3
 8009f14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f18:	801a      	strh	r2, [r3, #0]
 8009f1a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f1e:	881b      	ldrh	r3, [r3, #0]
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f2a:	b29a      	uxth	r2, r3
 8009f2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f30:	801a      	strh	r2, [r3, #0]
 8009f32:	e083      	b.n	800a03c <USB_EPStartXfer+0x1644>
 8009f34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	691b      	ldr	r3, [r3, #16]
 8009f40:	2b3e      	cmp	r3, #62	; 0x3e
 8009f42:	d820      	bhi.n	8009f86 <USB_EPStartXfer+0x158e>
 8009f44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	085b      	lsrs	r3, r3, #1
 8009f52:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009f56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	691b      	ldr	r3, [r3, #16]
 8009f62:	f003 0301 	and.w	r3, r3, #1
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d004      	beq.n	8009f74 <USB_EPStartXfer+0x157c>
 8009f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f6e:	3301      	adds	r3, #1
 8009f70:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	029b      	lsls	r3, r3, #10
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009f82:	801a      	strh	r2, [r3, #0]
 8009f84:	e05a      	b.n	800a03c <USB_EPStartXfer+0x1644>
 8009f86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	691b      	ldr	r3, [r3, #16]
 8009f92:	095b      	lsrs	r3, r3, #5
 8009f94:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009f98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009f9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	691b      	ldr	r3, [r3, #16]
 8009fa4:	f003 031f 	and.w	r3, r3, #31
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d104      	bne.n	8009fb6 <USB_EPStartXfer+0x15be>
 8009fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	029b      	lsls	r3, r3, #10
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009fce:	801a      	strh	r2, [r3, #0]
 8009fd0:	e034      	b.n	800a03c <USB_EPStartXfer+0x1644>
 8009fd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fd6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	785b      	ldrb	r3, [r3, #1]
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d12c      	bne.n	800a03c <USB_EPStartXfer+0x1644>
 8009fe2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009fe6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009ff0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ff4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	461a      	mov	r2, r3
 800a002:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a006:	4413      	add	r3, r2
 800a008:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800a00c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a010:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	011a      	lsls	r2, r3, #4
 800a01a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a01e:	4413      	add	r3, r2
 800a020:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a024:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a028:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a02c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	691b      	ldr	r3, [r3, #16]
 800a034:	b29a      	uxth	r2, r3
 800a036:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a03a:	801a      	strh	r2, [r3, #0]
 800a03c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a040:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a04a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a04e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	785b      	ldrb	r3, [r3, #1]
 800a056:	2b00      	cmp	r3, #0
 800a058:	f040 8091 	bne.w	800a17e <USB_EPStartXfer+0x1786>
 800a05c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a060:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800a06a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a06e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a078:	b29b      	uxth	r3, r3
 800a07a:	461a      	mov	r2, r3
 800a07c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a080:	4413      	add	r3, r2
 800a082:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800a086:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a08a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	011a      	lsls	r2, r3, #4
 800a094:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a098:	4413      	add	r3, r2
 800a09a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a09e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a0a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0a6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	691b      	ldr	r3, [r3, #16]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d116      	bne.n	800a0e0 <USB_EPStartXfer+0x16e8>
 800a0b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0b6:	881b      	ldrh	r3, [r3, #0]
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a0be:	b29a      	uxth	r2, r3
 800a0c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0c4:	801a      	strh	r2, [r3, #0]
 800a0c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0ca:	881b      	ldrh	r3, [r3, #0]
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0d6:	b29a      	uxth	r2, r3
 800a0d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0dc:	801a      	strh	r2, [r3, #0]
 800a0de:	e07c      	b.n	800a1da <USB_EPStartXfer+0x17e2>
 800a0e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	691b      	ldr	r3, [r3, #16]
 800a0ec:	2b3e      	cmp	r3, #62	; 0x3e
 800a0ee:	d820      	bhi.n	800a132 <USB_EPStartXfer+0x173a>
 800a0f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a0f4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	691b      	ldr	r3, [r3, #16]
 800a0fc:	085b      	lsrs	r3, r3, #1
 800a0fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a102:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a106:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	691b      	ldr	r3, [r3, #16]
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	2b00      	cmp	r3, #0
 800a114:	d004      	beq.n	800a120 <USB_EPStartXfer+0x1728>
 800a116:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a11a:	3301      	adds	r3, #1
 800a11c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a120:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a124:	b29b      	uxth	r3, r3
 800a126:	029b      	lsls	r3, r3, #10
 800a128:	b29a      	uxth	r2, r3
 800a12a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a12e:	801a      	strh	r2, [r3, #0]
 800a130:	e053      	b.n	800a1da <USB_EPStartXfer+0x17e2>
 800a132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a136:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	095b      	lsrs	r3, r3, #5
 800a140:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a144:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a148:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	f003 031f 	and.w	r3, r3, #31
 800a154:	2b00      	cmp	r3, #0
 800a156:	d104      	bne.n	800a162 <USB_EPStartXfer+0x176a>
 800a158:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a15c:	3b01      	subs	r3, #1
 800a15e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a162:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800a166:	b29b      	uxth	r3, r3
 800a168:	029b      	lsls	r3, r3, #10
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a170:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a174:	b29a      	uxth	r2, r3
 800a176:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a17a:	801a      	strh	r2, [r3, #0]
 800a17c:	e02d      	b.n	800a1da <USB_EPStartXfer+0x17e2>
 800a17e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a182:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	785b      	ldrb	r3, [r3, #1]
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d125      	bne.n	800a1da <USB_EPStartXfer+0x17e2>
 800a18e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a192:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	461a      	mov	r2, r3
 800a1a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a1a4:	4413      	add	r3, r2
 800a1a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a1aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	781b      	ldrb	r3, [r3, #0]
 800a1b6:	011a      	lsls	r2, r3, #4
 800a1b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a1bc:	4413      	add	r3, r2
 800a1be:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a1c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a1c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a1d8:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a1da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	69db      	ldr	r3, [r3, #28]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	f000 81fe 	beq.w	800a5e8 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a1ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a1fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	4413      	add	r3, r2
 800a206:	881b      	ldrh	r3, [r3, #0]
 800a208:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a20c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a214:	2b00      	cmp	r3, #0
 800a216:	d005      	beq.n	800a224 <USB_EPStartXfer+0x182c>
 800a218:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a21c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a220:	2b00      	cmp	r3, #0
 800a222:	d10d      	bne.n	800a240 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a224:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f040 81db 	bne.w	800a5e8 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a232:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800a236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	f040 81d4 	bne.w	800a5e8 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800a240:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a244:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a24e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	4413      	add	r3, r2
 800a25a:	881b      	ldrh	r3, [r3, #0]
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a266:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800a26a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a26e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a278:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	441a      	add	r2, r3
 800a284:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800a288:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a28c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a290:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a294:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a298:	b29b      	uxth	r3, r3
 800a29a:	8013      	strh	r3, [r2, #0]
 800a29c:	e1a4      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a29e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	78db      	ldrb	r3, [r3, #3]
 800a2aa:	2b01      	cmp	r3, #1
 800a2ac:	f040 819a 	bne.w	800a5e4 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a2b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	699a      	ldr	r2, [r3, #24]
 800a2bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	691b      	ldr	r3, [r3, #16]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d917      	bls.n	800a2fc <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 800a2cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	691b      	ldr	r3, [r3, #16]
 800a2d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800a2dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	699a      	ldr	r2, [r3, #24]
 800a2e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2ec:	1ad2      	subs	r2, r2, r3
 800a2ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a2f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	619a      	str	r2, [r3, #24]
 800a2fa:	e00e      	b.n	800a31a <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 800a2fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a300:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	699b      	ldr	r3, [r3, #24]
 800a308:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800a30c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a310:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	2200      	movs	r2, #0
 800a318:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a31a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a31e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	785b      	ldrb	r3, [r3, #1]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d178      	bne.n	800a41c <USB_EPStartXfer+0x1a24>
 800a32a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a32e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a338:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a33c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a346:	b29b      	uxth	r3, r3
 800a348:	461a      	mov	r2, r3
 800a34a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a34e:	4413      	add	r3, r2
 800a350:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a354:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a358:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	011a      	lsls	r2, r3, #4
 800a362:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a366:	4413      	add	r3, r2
 800a368:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a36c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a370:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a374:	2b00      	cmp	r3, #0
 800a376:	d116      	bne.n	800a3a6 <USB_EPStartXfer+0x19ae>
 800a378:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a37c:	881b      	ldrh	r3, [r3, #0]
 800a37e:	b29b      	uxth	r3, r3
 800a380:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a384:	b29a      	uxth	r2, r3
 800a386:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a38a:	801a      	strh	r2, [r3, #0]
 800a38c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	b29b      	uxth	r3, r3
 800a394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a39c:	b29a      	uxth	r2, r3
 800a39e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3a2:	801a      	strh	r2, [r3, #0]
 800a3a4:	e06b      	b.n	800a47e <USB_EPStartXfer+0x1a86>
 800a3a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3aa:	2b3e      	cmp	r3, #62	; 0x3e
 800a3ac:	d818      	bhi.n	800a3e0 <USB_EPStartXfer+0x19e8>
 800a3ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3b2:	085b      	lsrs	r3, r3, #1
 800a3b4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a3b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3bc:	f003 0301 	and.w	r3, r3, #1
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d004      	beq.n	800a3ce <USB_EPStartXfer+0x19d6>
 800a3c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a3ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	029b      	lsls	r3, r3, #10
 800a3d6:	b29a      	uxth	r2, r3
 800a3d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3dc:	801a      	strh	r2, [r3, #0]
 800a3de:	e04e      	b.n	800a47e <USB_EPStartXfer+0x1a86>
 800a3e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3e4:	095b      	lsrs	r3, r3, #5
 800a3e6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a3ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3ee:	f003 031f 	and.w	r3, r3, #31
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d104      	bne.n	800a400 <USB_EPStartXfer+0x1a08>
 800a3f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a404:	b29b      	uxth	r3, r3
 800a406:	029b      	lsls	r3, r3, #10
 800a408:	b29b      	uxth	r3, r3
 800a40a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a40e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a412:	b29a      	uxth	r2, r3
 800a414:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a418:	801a      	strh	r2, [r3, #0]
 800a41a:	e030      	b.n	800a47e <USB_EPStartXfer+0x1a86>
 800a41c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a420:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	785b      	ldrb	r3, [r3, #1]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d128      	bne.n	800a47e <USB_EPStartXfer+0x1a86>
 800a42c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a430:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a43a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a43e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a448:	b29b      	uxth	r3, r3
 800a44a:	461a      	mov	r2, r3
 800a44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a450:	4413      	add	r3, r2
 800a452:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a456:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a45a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	011a      	lsls	r2, r3, #4
 800a464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a468:	4413      	add	r3, r2
 800a46a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a46e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a472:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a476:	b29a      	uxth	r2, r3
 800a478:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a47c:	801a      	strh	r2, [r3, #0]
 800a47e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a482:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a48c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a490:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	785b      	ldrb	r3, [r3, #1]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d178      	bne.n	800a58e <USB_EPStartXfer+0x1b96>
 800a49c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a4aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4ae:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4b8:	b29b      	uxth	r3, r3
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4c0:	4413      	add	r3, r2
 800a4c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a4c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a4ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	011a      	lsls	r2, r3, #4
 800a4d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4d8:	4413      	add	r3, r2
 800a4da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a4de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a4e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d116      	bne.n	800a518 <USB_EPStartXfer+0x1b20>
 800a4ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a4ee:	881b      	ldrh	r3, [r3, #0]
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a4f6:	b29a      	uxth	r2, r3
 800a4f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a4fc:	801a      	strh	r2, [r3, #0]
 800a4fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a502:	881b      	ldrh	r3, [r3, #0]
 800a504:	b29b      	uxth	r3, r3
 800a506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a50a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a50e:	b29a      	uxth	r2, r3
 800a510:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a514:	801a      	strh	r2, [r3, #0]
 800a516:	e067      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 800a518:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a51c:	2b3e      	cmp	r3, #62	; 0x3e
 800a51e:	d818      	bhi.n	800a552 <USB_EPStartXfer+0x1b5a>
 800a520:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a524:	085b      	lsrs	r3, r3, #1
 800a526:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a52a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a52e:	f003 0301 	and.w	r3, r3, #1
 800a532:	2b00      	cmp	r3, #0
 800a534:	d004      	beq.n	800a540 <USB_EPStartXfer+0x1b48>
 800a536:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a53a:	3301      	adds	r3, #1
 800a53c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a540:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a544:	b29b      	uxth	r3, r3
 800a546:	029b      	lsls	r3, r3, #10
 800a548:	b29a      	uxth	r2, r3
 800a54a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a54e:	801a      	strh	r2, [r3, #0]
 800a550:	e04a      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 800a552:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a556:	095b      	lsrs	r3, r3, #5
 800a558:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a55c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a560:	f003 031f 	and.w	r3, r3, #31
 800a564:	2b00      	cmp	r3, #0
 800a566:	d104      	bne.n	800a572 <USB_EPStartXfer+0x1b7a>
 800a568:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a56c:	3b01      	subs	r3, #1
 800a56e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a572:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a576:	b29b      	uxth	r3, r3
 800a578:	029b      	lsls	r3, r3, #10
 800a57a:	b29b      	uxth	r3, r3
 800a57c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a584:	b29a      	uxth	r2, r3
 800a586:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a58a:	801a      	strh	r2, [r3, #0]
 800a58c:	e02c      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 800a58e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a592:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	785b      	ldrb	r3, [r3, #1]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d124      	bne.n	800a5e8 <USB_EPStartXfer+0x1bf0>
 800a59e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a5ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	781b      	ldrb	r3, [r3, #0]
 800a5c6:	011a      	lsls	r2, r3, #4
 800a5c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5cc:	4413      	add	r3, r2
 800a5ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a5d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a5d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5e0:	801a      	strh	r2, [r3, #0]
 800a5e2:	e001      	b.n	800a5e8 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e03a      	b.n	800a65e <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a5e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a5f0:	681a      	ldr	r2, [r3, #0]
 800a5f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a5f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	4413      	add	r3, r2
 800a602:	881b      	ldrh	r3, [r3, #0]
 800a604:	b29b      	uxth	r3, r3
 800a606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a60a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a60e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a612:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a616:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a61a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a61e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a622:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a626:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800a62a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a62e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800a638:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	441a      	add	r2, r3
 800a644:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800a648:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a64c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a650:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a658:	b29b      	uxth	r3, r3
 800a65a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	785b      	ldrb	r3, [r3, #1]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d020      	beq.n	800a6bc <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	4413      	add	r3, r2
 800a684:	881b      	ldrh	r3, [r3, #0]
 800a686:	b29b      	uxth	r3, r3
 800a688:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a68c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a690:	81bb      	strh	r3, [r7, #12]
 800a692:	89bb      	ldrh	r3, [r7, #12]
 800a694:	f083 0310 	eor.w	r3, r3, #16
 800a698:	81bb      	strh	r3, [r7, #12]
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	441a      	add	r2, r3
 800a6a4:	89bb      	ldrh	r3, [r7, #12]
 800a6a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a6aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a6ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	8013      	strh	r3, [r2, #0]
 800a6ba:	e01f      	b.n	800a6fc <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6d2:	81fb      	strh	r3, [r7, #14]
 800a6d4:	89fb      	ldrh	r3, [r7, #14]
 800a6d6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a6da:	81fb      	strh	r3, [r7, #14]
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	781b      	ldrb	r3, [r3, #0]
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	441a      	add	r2, r3
 800a6e6:	89fb      	ldrh	r3, [r7, #14]
 800a6e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a6ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a6f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3714      	adds	r7, #20
 800a702:	46bd      	mov	sp, r7
 800a704:	bc80      	pop	{r7}
 800a706:	4770      	bx	lr

0800a708 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a708:	b480      	push	{r7}
 800a70a:	b087      	sub	sp, #28
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	7b1b      	ldrb	r3, [r3, #12]
 800a716:	2b00      	cmp	r3, #0
 800a718:	f040 809d 	bne.w	800a856 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	785b      	ldrb	r3, [r3, #1]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d04c      	beq.n	800a7be <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4413      	add	r3, r2
 800a72e:	881b      	ldrh	r3, [r3, #0]
 800a730:	823b      	strh	r3, [r7, #16]
 800a732:	8a3b      	ldrh	r3, [r7, #16]
 800a734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d01b      	beq.n	800a774 <USB_EPClearStall+0x6c>
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	009b      	lsls	r3, r3, #2
 800a744:	4413      	add	r3, r2
 800a746:	881b      	ldrh	r3, [r3, #0]
 800a748:	b29b      	uxth	r3, r3
 800a74a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a74e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a752:	81fb      	strh	r3, [r7, #14]
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	009b      	lsls	r3, r3, #2
 800a75c:	441a      	add	r2, r3
 800a75e:	89fb      	ldrh	r3, [r7, #14]
 800a760:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a764:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a768:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a76c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a770:	b29b      	uxth	r3, r3
 800a772:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	78db      	ldrb	r3, [r3, #3]
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d06c      	beq.n	800a856 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4413      	add	r3, r2
 800a786:	881b      	ldrh	r3, [r3, #0]
 800a788:	b29b      	uxth	r3, r3
 800a78a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a78e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a792:	81bb      	strh	r3, [r7, #12]
 800a794:	89bb      	ldrh	r3, [r7, #12]
 800a796:	f083 0320 	eor.w	r3, r3, #32
 800a79a:	81bb      	strh	r3, [r7, #12]
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	441a      	add	r2, r3
 800a7a6:	89bb      	ldrh	r3, [r7, #12]
 800a7a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a7b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	8013      	strh	r3, [r2, #0]
 800a7bc:	e04b      	b.n	800a856 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	781b      	ldrb	r3, [r3, #0]
 800a7c4:	009b      	lsls	r3, r3, #2
 800a7c6:	4413      	add	r3, r2
 800a7c8:	881b      	ldrh	r3, [r3, #0]
 800a7ca:	82fb      	strh	r3, [r7, #22]
 800a7cc:	8afb      	ldrh	r3, [r7, #22]
 800a7ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d01b      	beq.n	800a80e <USB_EPClearStall+0x106>
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	4413      	add	r3, r2
 800a7e0:	881b      	ldrh	r3, [r3, #0]
 800a7e2:	b29b      	uxth	r3, r3
 800a7e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7ec:	82bb      	strh	r3, [r7, #20]
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	441a      	add	r2, r3
 800a7f8:	8abb      	ldrh	r3, [r7, #20]
 800a7fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a7fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a802:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a806:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	4413      	add	r3, r2
 800a818:	881b      	ldrh	r3, [r3, #0]
 800a81a:	b29b      	uxth	r3, r3
 800a81c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a820:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a824:	827b      	strh	r3, [r7, #18]
 800a826:	8a7b      	ldrh	r3, [r7, #18]
 800a828:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a82c:	827b      	strh	r3, [r7, #18]
 800a82e:	8a7b      	ldrh	r3, [r7, #18]
 800a830:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a834:	827b      	strh	r3, [r7, #18]
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	441a      	add	r2, r3
 800a840:	8a7b      	ldrh	r3, [r7, #18]
 800a842:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a846:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a84a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a84e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a852:	b29b      	uxth	r3, r3
 800a854:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a856:	2300      	movs	r3, #0
}
 800a858:	4618      	mov	r0, r3
 800a85a:	371c      	adds	r7, #28
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bc80      	pop	{r7}
 800a860:	4770      	bx	lr

0800a862 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a862:	b480      	push	{r7}
 800a864:	b083      	sub	sp, #12
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
 800a86a:	460b      	mov	r3, r1
 800a86c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a86e:	78fb      	ldrb	r3, [r7, #3]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d103      	bne.n	800a87c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2280      	movs	r2, #128	; 0x80
 800a878:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	370c      	adds	r7, #12
 800a882:	46bd      	mov	sp, r7
 800a884:	bc80      	pop	{r7}
 800a886:	4770      	bx	lr

0800a888 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	bc80      	pop	{r7}
 800a89a:	4770      	bx	lr

0800a89c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b083      	sub	sp, #12
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	370c      	adds	r7, #12
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bc80      	pop	{r7}
 800a8ae:	4770      	bx	lr

0800a8b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b085      	sub	sp, #20
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a8be:	b29b      	uxth	r3, r3
 800a8c0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3714      	adds	r7, #20
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bc80      	pop	{r7}
 800a8cc:	4770      	bx	lr

0800a8ce <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a8ce:	b480      	push	{r7}
 800a8d0:	b083      	sub	sp, #12
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
 800a8d6:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	370c      	adds	r7, #12
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bc80      	pop	{r7}
 800a8e2:	4770      	bx	lr

0800a8e4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b08d      	sub	sp, #52	; 0x34
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	60b9      	str	r1, [r7, #8]
 800a8ee:	4611      	mov	r1, r2
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	460b      	mov	r3, r1
 800a8f4:	80fb      	strh	r3, [r7, #6]
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a8fa:	88bb      	ldrh	r3, [r7, #4]
 800a8fc:	3301      	adds	r3, #1
 800a8fe:	085b      	lsrs	r3, r3, #1
 800a900:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a90a:	88fb      	ldrh	r3, [r7, #6]
 800a90c:	005a      	lsls	r2, r3, #1
 800a90e:	69fb      	ldr	r3, [r7, #28]
 800a910:	4413      	add	r3, r2
 800a912:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a916:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a918:	6a3b      	ldr	r3, [r7, #32]
 800a91a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a91c:	e01e      	b.n	800a95c <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800a91e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a926:	3301      	adds	r3, #1
 800a928:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	b29b      	uxth	r3, r3
 800a930:	021b      	lsls	r3, r3, #8
 800a932:	b29b      	uxth	r3, r3
 800a934:	461a      	mov	r2, r3
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	4313      	orrs	r3, r2
 800a93a:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	b29a      	uxth	r2, r3
 800a940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a942:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a946:	3302      	adds	r3, #2
 800a948:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800a94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a94c:	3302      	adds	r3, #2
 800a94e:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800a950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a952:	3301      	adds	r3, #1
 800a954:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a958:	3b01      	subs	r3, #1
 800a95a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1dd      	bne.n	800a91e <USB_WritePMA+0x3a>
  }
}
 800a962:	bf00      	nop
 800a964:	bf00      	nop
 800a966:	3734      	adds	r7, #52	; 0x34
 800a968:	46bd      	mov	sp, r7
 800a96a:	bc80      	pop	{r7}
 800a96c:	4770      	bx	lr

0800a96e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a96e:	b480      	push	{r7}
 800a970:	b08b      	sub	sp, #44	; 0x2c
 800a972:	af00      	add	r7, sp, #0
 800a974:	60f8      	str	r0, [r7, #12]
 800a976:	60b9      	str	r1, [r7, #8]
 800a978:	4611      	mov	r1, r2
 800a97a:	461a      	mov	r2, r3
 800a97c:	460b      	mov	r3, r1
 800a97e:	80fb      	strh	r3, [r7, #6]
 800a980:	4613      	mov	r3, r2
 800a982:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a984:	88bb      	ldrh	r3, [r7, #4]
 800a986:	085b      	lsrs	r3, r3, #1
 800a988:	b29b      	uxth	r3, r3
 800a98a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a994:	88fb      	ldrh	r3, [r7, #6]
 800a996:	005a      	lsls	r2, r3, #1
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a9a0:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	627b      	str	r3, [r7, #36]	; 0x24
 800a9a6:	e01b      	b.n	800a9e0 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a9a8:	6a3b      	ldr	r3, [r7, #32]
 800a9aa:	881b      	ldrh	r3, [r3, #0]
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a9b0:	6a3b      	ldr	r3, [r7, #32]
 800a9b2:	3302      	adds	r3, #2
 800a9b4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	3301      	adds	r3, #1
 800a9c2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	0a1b      	lsrs	r3, r3, #8
 800a9c8:	b2da      	uxtb	r2, r3
 800a9ca:	69fb      	ldr	r3, [r7, #28]
 800a9cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	3301      	adds	r3, #1
 800a9d2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	3302      	adds	r3, #2
 800a9d8:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800a9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	627b      	str	r3, [r7, #36]	; 0x24
 800a9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1e0      	bne.n	800a9a8 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a9e6:	88bb      	ldrh	r3, [r7, #4]
 800a9e8:	f003 0301 	and.w	r3, r3, #1
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d007      	beq.n	800aa02 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	881b      	ldrh	r3, [r3, #0]
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	b2da      	uxtb	r2, r3
 800a9fe:	69fb      	ldr	r3, [r7, #28]
 800aa00:	701a      	strb	r2, [r3, #0]
  }
}
 800aa02:	bf00      	nop
 800aa04:	372c      	adds	r7, #44	; 0x2c
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bc80      	pop	{r7}
 800aa0a:	4770      	bx	lr

0800aa0c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	460b      	mov	r3, r1
 800aa16:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	7c1b      	ldrb	r3, [r3, #16]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d115      	bne.n	800aa50 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa24:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa28:	2202      	movs	r2, #2
 800aa2a:	2181      	movs	r1, #129	; 0x81
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f001 fea2 	bl	800c776 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2201      	movs	r2, #1
 800aa36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aa38:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa3c:	2202      	movs	r2, #2
 800aa3e:	2101      	movs	r1, #1
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f001 fe98 	bl	800c776 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800aa4e:	e012      	b.n	800aa76 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800aa50:	2340      	movs	r3, #64	; 0x40
 800aa52:	2202      	movs	r2, #2
 800aa54:	2181      	movs	r1, #129	; 0x81
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f001 fe8d 	bl	800c776 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aa62:	2340      	movs	r3, #64	; 0x40
 800aa64:	2202      	movs	r2, #2
 800aa66:	2101      	movs	r1, #1
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f001 fe84 	bl	800c776 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2201      	movs	r2, #1
 800aa72:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800aa76:	2308      	movs	r3, #8
 800aa78:	2203      	movs	r2, #3
 800aa7a:	2182      	movs	r1, #130	; 0x82
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f001 fe7a 	bl	800c776 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2201      	movs	r2, #1
 800aa86:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aa88:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800aa8c:	f001 ff9a 	bl	800c9c4 <USBD_static_malloc>
 800aa90:	4602      	mov	r2, r0
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d102      	bne.n	800aaa8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	73fb      	strb	r3, [r7, #15]
 800aaa6:	e026      	b.n	800aaf6 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaae:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	2200      	movs	r2, #0
 800aac6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	7c1b      	ldrb	r3, [r3, #16]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d109      	bne.n	800aae6 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aad8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aadc:	2101      	movs	r1, #1
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f001 ff3a 	bl	800c958 <USBD_LL_PrepareReceive>
 800aae4:	e007      	b.n	800aaf6 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aaec:	2340      	movs	r3, #64	; 0x40
 800aaee:	2101      	movs	r1, #1
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f001 ff31 	bl	800c958 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800aaf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3710      	adds	r7, #16
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
 800ab08:	460b      	mov	r3, r1
 800ab0a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ab10:	2181      	movs	r1, #129	; 0x81
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f001 fe55 	bl	800c7c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ab1e:	2101      	movs	r1, #1
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f001 fe4e 	bl	800c7c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ab2e:	2182      	movs	r1, #130	; 0x82
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f001 fe46 	bl	800c7c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00e      	beq.n	800ab64 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab56:	4618      	mov	r0, r3
 800ab58:	f001 ff40 	bl	800c9dc <USBD_static_free>
    pdev->pClassData = NULL;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800ab64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3710      	adds	r7, #16
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}

0800ab6e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ab6e:	b580      	push	{r7, lr}
 800ab70:	b086      	sub	sp, #24
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
 800ab76:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab7e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800ab80:	2300      	movs	r3, #0
 800ab82:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800ab84:	2300      	movs	r3, #0
 800ab86:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d039      	beq.n	800ac0c <USBD_CDC_Setup+0x9e>
 800ab98:	2b20      	cmp	r3, #32
 800ab9a:	d17f      	bne.n	800ac9c <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	88db      	ldrh	r3, [r3, #6]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d029      	beq.n	800abf8 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	b25b      	sxtb	r3, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	da11      	bge.n	800abd2 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800abb4:	689b      	ldr	r3, [r3, #8]
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800abba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800abbc:	683a      	ldr	r2, [r7, #0]
 800abbe:	88d2      	ldrh	r2, [r2, #6]
 800abc0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800abc2:	6939      	ldr	r1, [r7, #16]
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	88db      	ldrh	r3, [r3, #6]
 800abc8:	461a      	mov	r2, r3
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f001 fa09 	bl	800bfe2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800abd0:	e06b      	b.n	800acaa <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	785a      	ldrb	r2, [r3, #1]
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	88db      	ldrh	r3, [r3, #6]
 800abe0:	b2da      	uxtb	r2, r3
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800abe8:	6939      	ldr	r1, [r7, #16]
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	88db      	ldrh	r3, [r3, #6]
 800abee:	461a      	mov	r2, r3
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f001 fa24 	bl	800c03e <USBD_CtlPrepareRx>
      break;
 800abf6:	e058      	b.n	800acaa <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	7850      	ldrb	r0, [r2, #1]
 800ac04:	2200      	movs	r2, #0
 800ac06:	6839      	ldr	r1, [r7, #0]
 800ac08:	4798      	blx	r3
      break;
 800ac0a:	e04e      	b.n	800acaa <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	785b      	ldrb	r3, [r3, #1]
 800ac10:	2b0b      	cmp	r3, #11
 800ac12:	d02e      	beq.n	800ac72 <USBD_CDC_Setup+0x104>
 800ac14:	2b0b      	cmp	r3, #11
 800ac16:	dc38      	bgt.n	800ac8a <USBD_CDC_Setup+0x11c>
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d002      	beq.n	800ac22 <USBD_CDC_Setup+0xb4>
 800ac1c:	2b0a      	cmp	r3, #10
 800ac1e:	d014      	beq.n	800ac4a <USBD_CDC_Setup+0xdc>
 800ac20:	e033      	b.n	800ac8a <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac28:	2b03      	cmp	r3, #3
 800ac2a:	d107      	bne.n	800ac3c <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800ac2c:	f107 030c 	add.w	r3, r7, #12
 800ac30:	2202      	movs	r2, #2
 800ac32:	4619      	mov	r1, r3
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f001 f9d4 	bl	800bfe2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ac3a:	e02e      	b.n	800ac9a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800ac3c:	6839      	ldr	r1, [r7, #0]
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f001 f965 	bl	800bf0e <USBD_CtlError>
            ret = USBD_FAIL;
 800ac44:	2302      	movs	r3, #2
 800ac46:	75fb      	strb	r3, [r7, #23]
          break;
 800ac48:	e027      	b.n	800ac9a <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac50:	2b03      	cmp	r3, #3
 800ac52:	d107      	bne.n	800ac64 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800ac54:	f107 030f 	add.w	r3, r7, #15
 800ac58:	2201      	movs	r2, #1
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f001 f9c0 	bl	800bfe2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ac62:	e01a      	b.n	800ac9a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800ac64:	6839      	ldr	r1, [r7, #0]
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f001 f951 	bl	800bf0e <USBD_CtlError>
            ret = USBD_FAIL;
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	75fb      	strb	r3, [r7, #23]
          break;
 800ac70:	e013      	b.n	800ac9a <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac78:	2b03      	cmp	r3, #3
 800ac7a:	d00d      	beq.n	800ac98 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f001 f945 	bl	800bf0e <USBD_CtlError>
            ret = USBD_FAIL;
 800ac84:	2302      	movs	r3, #2
 800ac86:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ac88:	e006      	b.n	800ac98 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800ac8a:	6839      	ldr	r1, [r7, #0]
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f001 f93e 	bl	800bf0e <USBD_CtlError>
          ret = USBD_FAIL;
 800ac92:	2302      	movs	r3, #2
 800ac94:	75fb      	strb	r3, [r7, #23]
          break;
 800ac96:	e000      	b.n	800ac9a <USBD_CDC_Setup+0x12c>
          break;
 800ac98:	bf00      	nop
      }
      break;
 800ac9a:	e006      	b.n	800acaa <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f001 f935 	bl	800bf0e <USBD_CtlError>
      ret = USBD_FAIL;
 800aca4:	2302      	movs	r3, #2
 800aca6:	75fb      	strb	r3, [r7, #23]
      break;
 800aca8:	bf00      	nop
  }

  return ret;
 800acaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800acac:	4618      	mov	r0, r3
 800acae:	3718      	adds	r7, #24
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b084      	sub	sp, #16
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	460b      	mov	r3, r1
 800acbe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acc6:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acce:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d03a      	beq.n	800ad50 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800acda:	78fa      	ldrb	r2, [r7, #3]
 800acdc:	6879      	ldr	r1, [r7, #4]
 800acde:	4613      	mov	r3, r2
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	4413      	add	r3, r2
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	440b      	add	r3, r1
 800ace8:	331c      	adds	r3, #28
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d029      	beq.n	800ad44 <USBD_CDC_DataIn+0x90>
 800acf0:	78fa      	ldrb	r2, [r7, #3]
 800acf2:	6879      	ldr	r1, [r7, #4]
 800acf4:	4613      	mov	r3, r2
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	4413      	add	r3, r2
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	440b      	add	r3, r1
 800acfe:	331c      	adds	r3, #28
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	78f9      	ldrb	r1, [r7, #3]
 800ad04:	68b8      	ldr	r0, [r7, #8]
 800ad06:	460b      	mov	r3, r1
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	440b      	add	r3, r1
 800ad0c:	00db      	lsls	r3, r3, #3
 800ad0e:	4403      	add	r3, r0
 800ad10:	3338      	adds	r3, #56	; 0x38
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	fbb2 f1f3 	udiv	r1, r2, r3
 800ad18:	fb01 f303 	mul.w	r3, r1, r3
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d110      	bne.n	800ad44 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800ad22:	78fa      	ldrb	r2, [r7, #3]
 800ad24:	6879      	ldr	r1, [r7, #4]
 800ad26:	4613      	mov	r3, r2
 800ad28:	009b      	lsls	r3, r3, #2
 800ad2a:	4413      	add	r3, r2
 800ad2c:	009b      	lsls	r3, r3, #2
 800ad2e:	440b      	add	r3, r1
 800ad30:	331c      	adds	r3, #28
 800ad32:	2200      	movs	r2, #0
 800ad34:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ad36:	78f9      	ldrb	r1, [r7, #3]
 800ad38:	2300      	movs	r3, #0
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f001 fde8 	bl	800c912 <USBD_LL_Transmit>
 800ad42:	e003      	b.n	800ad4c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	e000      	b.n	800ad52 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800ad50:	2302      	movs	r3, #2
  }
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3710      	adds	r7, #16
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	460b      	mov	r3, r1
 800ad64:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad6c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ad6e:	78fb      	ldrb	r3, [r7, #3]
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 fe13 	bl	800c99e <USBD_LL_GetRxDataSize>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d00d      	beq.n	800ada6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	68fa      	ldr	r2, [r7, #12]
 800ad94:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ad9e:	4611      	mov	r1, r2
 800ada0:	4798      	blx	r3

    return USBD_OK;
 800ada2:	2300      	movs	r3, #0
 800ada4:	e000      	b.n	800ada8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800ada6:	2302      	movs	r3, #2
  }
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3710      	adds	r7, #16
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adbe:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d015      	beq.n	800adf6 <USBD_CDC_EP0_RxReady+0x46>
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800add0:	2bff      	cmp	r3, #255	; 0xff
 800add2:	d010      	beq.n	800adf6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	68fa      	ldr	r2, [r7, #12]
 800adde:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800ade2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ade4:	68fa      	ldr	r2, [r7, #12]
 800ade6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800adea:	b292      	uxth	r2, r2
 800adec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	22ff      	movs	r2, #255	; 0xff
 800adf2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800adf6:	2300      	movs	r3, #0
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3710      	adds	r7, #16
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2243      	movs	r2, #67	; 0x43
 800ae0c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800ae0e:	4b03      	ldr	r3, [pc, #12]	; (800ae1c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bc80      	pop	{r7}
 800ae18:	4770      	bx	lr
 800ae1a:	bf00      	nop
 800ae1c:	20000098 	.word	0x20000098

0800ae20 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b083      	sub	sp, #12
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2243      	movs	r2, #67	; 0x43
 800ae2c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800ae2e:	4b03      	ldr	r3, [pc, #12]	; (800ae3c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	370c      	adds	r7, #12
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bc80      	pop	{r7}
 800ae38:	4770      	bx	lr
 800ae3a:	bf00      	nop
 800ae3c:	20000054 	.word	0x20000054

0800ae40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae40:	b480      	push	{r7}
 800ae42:	b083      	sub	sp, #12
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2243      	movs	r2, #67	; 0x43
 800ae4c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800ae4e:	4b03      	ldr	r3, [pc, #12]	; (800ae5c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	370c      	adds	r7, #12
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bc80      	pop	{r7}
 800ae58:	4770      	bx	lr
 800ae5a:	bf00      	nop
 800ae5c:	200000dc 	.word	0x200000dc

0800ae60 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b083      	sub	sp, #12
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	220a      	movs	r2, #10
 800ae6c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ae6e:	4b03      	ldr	r3, [pc, #12]	; (800ae7c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bc80      	pop	{r7}
 800ae78:	4770      	bx	lr
 800ae7a:	bf00      	nop
 800ae7c:	20000010 	.word	0x20000010

0800ae80 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b085      	sub	sp, #20
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800ae8a:	2302      	movs	r3, #2
 800ae8c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d005      	beq.n	800aea0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	683a      	ldr	r2, [r7, #0]
 800ae98:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800aea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3714      	adds	r7, #20
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bc80      	pop	{r7}
 800aeaa:	4770      	bx	lr

0800aeac <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b087      	sub	sp, #28
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	4613      	mov	r3, r2
 800aeb8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aec0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	68ba      	ldr	r2, [r7, #8]
 800aec6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800aeca:	88fa      	ldrh	r2, [r7, #6]
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	371c      	adds	r7, #28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bc80      	pop	{r7}
 800aedc:	4770      	bx	lr

0800aede <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800aede:	b480      	push	{r7}
 800aee0:	b085      	sub	sp, #20
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
 800aee6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeee:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800aef8:	2300      	movs	r3, #0
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3714      	adds	r7, #20
 800aefe:	46bd      	mov	sp, r7
 800af00:	bc80      	pop	{r7}
 800af02:	4770      	bx	lr

0800af04 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af12:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d01c      	beq.n	800af58 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800af24:	2b00      	cmp	r3, #0
 800af26:	d115      	bne.n	800af54 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2201      	movs	r2, #1
 800af2c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800af46:	b29b      	uxth	r3, r3
 800af48:	2181      	movs	r1, #129	; 0x81
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f001 fce1 	bl	800c912 <USBD_LL_Transmit>

      return USBD_OK;
 800af50:	2300      	movs	r3, #0
 800af52:	e002      	b.n	800af5a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800af54:	2301      	movs	r3, #1
 800af56:	e000      	b.n	800af5a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800af58:	2302      	movs	r3, #2
  }
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3710      	adds	r7, #16
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}

0800af62 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b084      	sub	sp, #16
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af70:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d017      	beq.n	800afac <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	7c1b      	ldrb	r3, [r3, #16]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d109      	bne.n	800af98 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af8e:	2101      	movs	r1, #1
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f001 fce1 	bl	800c958 <USBD_LL_PrepareReceive>
 800af96:	e007      	b.n	800afa8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800af9e:	2340      	movs	r3, #64	; 0x40
 800afa0:	2101      	movs	r1, #1
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f001 fcd8 	bl	800c958 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	e000      	b.n	800afae <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800afac:	2302      	movs	r3, #2
  }
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b084      	sub	sp, #16
 800afba:	af00      	add	r7, sp, #0
 800afbc:	60f8      	str	r0, [r7, #12]
 800afbe:	60b9      	str	r1, [r7, #8]
 800afc0:	4613      	mov	r3, r2
 800afc2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d101      	bne.n	800afce <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800afca:	2302      	movs	r3, #2
 800afcc:	e01a      	b.n	800b004 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d003      	beq.n	800afe0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d003      	beq.n	800afee <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2201      	movs	r2, #1
 800aff2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	79fa      	ldrb	r2, [r7, #7]
 800affa:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800affc:	68f8      	ldr	r0, [r7, #12]
 800affe:	f001 fb45 	bl	800c68c <USBD_LL_Init>

  return USBD_OK;
 800b002:	2300      	movs	r3, #0
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b085      	sub	sp, #20
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b016:	2300      	movs	r3, #0
 800b018:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d006      	beq.n	800b02e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	683a      	ldr	r2, [r7, #0]
 800b024:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b028:	2300      	movs	r3, #0
 800b02a:	73fb      	strb	r3, [r7, #15]
 800b02c:	e001      	b.n	800b032 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b02e:	2302      	movs	r3, #2
 800b030:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b032:	7bfb      	ldrb	r3, [r7, #15]
}
 800b034:	4618      	mov	r0, r3
 800b036:	3714      	adds	r7, #20
 800b038:	46bd      	mov	sp, r7
 800b03a:	bc80      	pop	{r7}
 800b03c:	4770      	bx	lr

0800b03e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b03e:	b580      	push	{r7, lr}
 800b040:	b082      	sub	sp, #8
 800b042:	af00      	add	r7, sp, #0
 800b044:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f001 fb7a 	bl	800c740 <USBD_LL_Start>

  return USBD_OK;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}

0800b056 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b056:	b480      	push	{r7}
 800b058:	b083      	sub	sp, #12
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	370c      	adds	r7, #12
 800b064:	46bd      	mov	sp, r7
 800b066:	bc80      	pop	{r7}
 800b068:	4770      	bx	lr

0800b06a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b084      	sub	sp, #16
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
 800b072:	460b      	mov	r3, r1
 800b074:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b076:	2302      	movs	r3, #2
 800b078:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00c      	beq.n	800b09e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	78fa      	ldrb	r2, [r7, #3]
 800b08e:	4611      	mov	r1, r2
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	4798      	blx	r3
 800b094:	4603      	mov	r3, r0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d101      	bne.n	800b09e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b09a:	2300      	movs	r3, #0
 800b09c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b09e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3710      	adds	r7, #16
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	78fa      	ldrb	r2, [r7, #3]
 800b0be:	4611      	mov	r1, r2
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	4798      	blx	r3

  return USBD_OK;
 800b0c4:	2300      	movs	r3, #0
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3708      	adds	r7, #8
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}

0800b0ce <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b082      	sub	sp, #8
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b0de:	6839      	ldr	r1, [r7, #0]
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f000 fed8 	bl	800be96 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b0f4:	461a      	mov	r2, r3
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b102:	f003 031f 	and.w	r3, r3, #31
 800b106:	2b02      	cmp	r3, #2
 800b108:	d016      	beq.n	800b138 <USBD_LL_SetupStage+0x6a>
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	d81c      	bhi.n	800b148 <USBD_LL_SetupStage+0x7a>
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d002      	beq.n	800b118 <USBD_LL_SetupStage+0x4a>
 800b112:	2b01      	cmp	r3, #1
 800b114:	d008      	beq.n	800b128 <USBD_LL_SetupStage+0x5a>
 800b116:	e017      	b.n	800b148 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b11e:	4619      	mov	r1, r3
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f9cb 	bl	800b4bc <USBD_StdDevReq>
      break;
 800b126:	e01a      	b.n	800b15e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b12e:	4619      	mov	r1, r3
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 fa2d 	bl	800b590 <USBD_StdItfReq>
      break;
 800b136:	e012      	b.n	800b15e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b13e:	4619      	mov	r1, r3
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fa6d 	bl	800b620 <USBD_StdEPReq>
      break;
 800b146:	e00a      	b.n	800b15e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b14e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b152:	b2db      	uxtb	r3, r3
 800b154:	4619      	mov	r1, r3
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f001 fb52 	bl	800c800 <USBD_LL_StallEP>
      break;
 800b15c:	bf00      	nop
  }

  return USBD_OK;
 800b15e:	2300      	movs	r3, #0
}
 800b160:	4618      	mov	r0, r3
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}

0800b168 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b086      	sub	sp, #24
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	60f8      	str	r0, [r7, #12]
 800b170:	460b      	mov	r3, r1
 800b172:	607a      	str	r2, [r7, #4]
 800b174:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b176:	7afb      	ldrb	r3, [r7, #11]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d14b      	bne.n	800b214 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b182:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b18a:	2b03      	cmp	r3, #3
 800b18c:	d134      	bne.n	800b1f8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	68da      	ldr	r2, [r3, #12]
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	429a      	cmp	r2, r3
 800b198:	d919      	bls.n	800b1ce <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	68da      	ldr	r2, [r3, #12]
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	691b      	ldr	r3, [r3, #16]
 800b1a2:	1ad2      	subs	r2, r2, r3
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	68da      	ldr	r2, [r3, #12]
 800b1ac:	697b      	ldr	r3, [r7, #20]
 800b1ae:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d203      	bcs.n	800b1bc <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	e002      	b.n	800b1c2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	6879      	ldr	r1, [r7, #4]
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	f000 ff57 	bl	800c07a <USBD_CtlContinueRx>
 800b1cc:	e038      	b.n	800b240 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00a      	beq.n	800b1f0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b1e0:	2b03      	cmp	r3, #3
 800b1e2:	d105      	bne.n	800b1f0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	68f8      	ldr	r0, [r7, #12]
 800b1ee:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b1f0:	68f8      	ldr	r0, [r7, #12]
 800b1f2:	f000 ff54 	bl	800c09e <USBD_CtlSendStatus>
 800b1f6:	e023      	b.n	800b240 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b1fe:	2b05      	cmp	r3, #5
 800b200:	d11e      	bne.n	800b240 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2200      	movs	r2, #0
 800b206:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b20a:	2100      	movs	r1, #0
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	f001 faf7 	bl	800c800 <USBD_LL_StallEP>
 800b212:	e015      	b.n	800b240 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b21a:	699b      	ldr	r3, [r3, #24]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d00d      	beq.n	800b23c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b226:	2b03      	cmp	r3, #3
 800b228:	d108      	bne.n	800b23c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b230:	699b      	ldr	r3, [r3, #24]
 800b232:	7afa      	ldrb	r2, [r7, #11]
 800b234:	4611      	mov	r1, r2
 800b236:	68f8      	ldr	r0, [r7, #12]
 800b238:	4798      	blx	r3
 800b23a:	e001      	b.n	800b240 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b23c:	2302      	movs	r3, #2
 800b23e:	e000      	b.n	800b242 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b086      	sub	sp, #24
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	460b      	mov	r3, r1
 800b254:	607a      	str	r2, [r7, #4]
 800b256:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b258:	7afb      	ldrb	r3, [r7, #11]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d17f      	bne.n	800b35e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3314      	adds	r3, #20
 800b262:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b26a:	2b02      	cmp	r3, #2
 800b26c:	d15c      	bne.n	800b328 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	68da      	ldr	r2, [r3, #12]
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	691b      	ldr	r3, [r3, #16]
 800b276:	429a      	cmp	r2, r3
 800b278:	d915      	bls.n	800b2a6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	68da      	ldr	r2, [r3, #12]
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	1ad2      	subs	r2, r2, r3
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	461a      	mov	r2, r3
 800b290:	6879      	ldr	r1, [r7, #4]
 800b292:	68f8      	ldr	r0, [r7, #12]
 800b294:	f000 fec1 	bl	800c01a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b298:	2300      	movs	r3, #0
 800b29a:	2200      	movs	r2, #0
 800b29c:	2100      	movs	r1, #0
 800b29e:	68f8      	ldr	r0, [r7, #12]
 800b2a0:	f001 fb5a 	bl	800c958 <USBD_LL_PrepareReceive>
 800b2a4:	e04e      	b.n	800b344 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	689b      	ldr	r3, [r3, #8]
 800b2aa:	697a      	ldr	r2, [r7, #20]
 800b2ac:	6912      	ldr	r2, [r2, #16]
 800b2ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800b2b2:	fb01 f202 	mul.w	r2, r1, r2
 800b2b6:	1a9b      	subs	r3, r3, r2
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d11c      	bne.n	800b2f6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	689a      	ldr	r2, [r3, #8]
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	d316      	bcc.n	800b2f6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	689a      	ldr	r2, [r3, #8]
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d20f      	bcs.n	800b2f6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2100      	movs	r1, #0
 800b2da:	68f8      	ldr	r0, [r7, #12]
 800b2dc:	f000 fe9d 	bl	800c01a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	2100      	movs	r1, #0
 800b2ee:	68f8      	ldr	r0, [r7, #12]
 800b2f0:	f001 fb32 	bl	800c958 <USBD_LL_PrepareReceive>
 800b2f4:	e026      	b.n	800b344 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2fc:	68db      	ldr	r3, [r3, #12]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00a      	beq.n	800b318 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b308:	2b03      	cmp	r3, #3
 800b30a:	d105      	bne.n	800b318 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b312:	68db      	ldr	r3, [r3, #12]
 800b314:	68f8      	ldr	r0, [r7, #12]
 800b316:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b318:	2180      	movs	r1, #128	; 0x80
 800b31a:	68f8      	ldr	r0, [r7, #12]
 800b31c:	f001 fa70 	bl	800c800 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b320:	68f8      	ldr	r0, [r7, #12]
 800b322:	f000 fecf 	bl	800c0c4 <USBD_CtlReceiveStatus>
 800b326:	e00d      	b.n	800b344 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b32e:	2b04      	cmp	r3, #4
 800b330:	d004      	beq.n	800b33c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d103      	bne.n	800b344 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b33c:	2180      	movs	r1, #128	; 0x80
 800b33e:	68f8      	ldr	r0, [r7, #12]
 800b340:	f001 fa5e 	bl	800c800 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d11d      	bne.n	800b38a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b34e:	68f8      	ldr	r0, [r7, #12]
 800b350:	f7ff fe81 	bl	800b056 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2200      	movs	r2, #0
 800b358:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b35c:	e015      	b.n	800b38a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b364:	695b      	ldr	r3, [r3, #20]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d00d      	beq.n	800b386 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b370:	2b03      	cmp	r3, #3
 800b372:	d108      	bne.n	800b386 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b37a:	695b      	ldr	r3, [r3, #20]
 800b37c:	7afa      	ldrb	r2, [r7, #11]
 800b37e:	4611      	mov	r1, r2
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	4798      	blx	r3
 800b384:	e001      	b.n	800b38a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b386:	2302      	movs	r3, #2
 800b388:	e000      	b.n	800b38c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b38a:	2300      	movs	r3, #0
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3718      	adds	r7, #24
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b39c:	2340      	movs	r3, #64	; 0x40
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2100      	movs	r1, #0
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f001 f9e7 	bl	800c776 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2240      	movs	r2, #64	; 0x40
 800b3b4:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b3b8:	2340      	movs	r3, #64	; 0x40
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	2180      	movs	r1, #128	; 0x80
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f001 f9d9 	bl	800c776 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2240      	movs	r2, #64	; 0x40
 800b3ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d009      	beq.n	800b40c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	6852      	ldr	r2, [r2, #4]
 800b404:	b2d2      	uxtb	r2, r2
 800b406:	4611      	mov	r1, r2
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	4798      	blx	r3
  }

  return USBD_OK;
 800b40c:	2300      	movs	r3, #0
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b416:	b480      	push	{r7}
 800b418:	b083      	sub	sp, #12
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
 800b41e:	460b      	mov	r3, r1
 800b420:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	78fa      	ldrb	r2, [r7, #3]
 800b426:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b428:	2300      	movs	r3, #0
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	370c      	adds	r7, #12
 800b42e:	46bd      	mov	sp, r7
 800b430:	bc80      	pop	{r7}
 800b432:	4770      	bx	lr

0800b434 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2204      	movs	r2, #4
 800b44c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	370c      	adds	r7, #12
 800b456:	46bd      	mov	sp, r7
 800b458:	bc80      	pop	{r7}
 800b45a:	4770      	bx	lr

0800b45c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b46a:	2b04      	cmp	r3, #4
 800b46c:	d105      	bne.n	800b47a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	370c      	adds	r7, #12
 800b480:	46bd      	mov	sp, r7
 800b482:	bc80      	pop	{r7}
 800b484:	4770      	bx	lr

0800b486 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b082      	sub	sp, #8
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b494:	2b03      	cmp	r3, #3
 800b496:	d10b      	bne.n	800b4b0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b49e:	69db      	ldr	r3, [r3, #28]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d005      	beq.n	800b4b0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4aa:	69db      	ldr	r3, [r3, #28]
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3708      	adds	r7, #8
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
	...

0800b4bc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b4d2:	2b40      	cmp	r3, #64	; 0x40
 800b4d4:	d005      	beq.n	800b4e2 <USBD_StdDevReq+0x26>
 800b4d6:	2b40      	cmp	r3, #64	; 0x40
 800b4d8:	d84f      	bhi.n	800b57a <USBD_StdDevReq+0xbe>
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d009      	beq.n	800b4f2 <USBD_StdDevReq+0x36>
 800b4de:	2b20      	cmp	r3, #32
 800b4e0:	d14b      	bne.n	800b57a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	6839      	ldr	r1, [r7, #0]
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	4798      	blx	r3
      break;
 800b4f0:	e048      	b.n	800b584 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	785b      	ldrb	r3, [r3, #1]
 800b4f6:	2b09      	cmp	r3, #9
 800b4f8:	d839      	bhi.n	800b56e <USBD_StdDevReq+0xb2>
 800b4fa:	a201      	add	r2, pc, #4	; (adr r2, 800b500 <USBD_StdDevReq+0x44>)
 800b4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b500:	0800b551 	.word	0x0800b551
 800b504:	0800b565 	.word	0x0800b565
 800b508:	0800b56f 	.word	0x0800b56f
 800b50c:	0800b55b 	.word	0x0800b55b
 800b510:	0800b56f 	.word	0x0800b56f
 800b514:	0800b533 	.word	0x0800b533
 800b518:	0800b529 	.word	0x0800b529
 800b51c:	0800b56f 	.word	0x0800b56f
 800b520:	0800b547 	.word	0x0800b547
 800b524:	0800b53d 	.word	0x0800b53d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b528:	6839      	ldr	r1, [r7, #0]
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f000 f9dc 	bl	800b8e8 <USBD_GetDescriptor>
          break;
 800b530:	e022      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b532:	6839      	ldr	r1, [r7, #0]
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f000 fb3f 	bl	800bbb8 <USBD_SetAddress>
          break;
 800b53a:	e01d      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 fb7e 	bl	800bc40 <USBD_SetConfig>
          break;
 800b544:	e018      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b546:	6839      	ldr	r1, [r7, #0]
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fc07 	bl	800bd5c <USBD_GetConfig>
          break;
 800b54e:	e013      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b550:	6839      	ldr	r1, [r7, #0]
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 fc37 	bl	800bdc6 <USBD_GetStatus>
          break;
 800b558:	e00e      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b55a:	6839      	ldr	r1, [r7, #0]
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f000 fc65 	bl	800be2c <USBD_SetFeature>
          break;
 800b562:	e009      	b.n	800b578 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b564:	6839      	ldr	r1, [r7, #0]
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f000 fc74 	bl	800be54 <USBD_ClrFeature>
          break;
 800b56c:	e004      	b.n	800b578 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b56e:	6839      	ldr	r1, [r7, #0]
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 fccc 	bl	800bf0e <USBD_CtlError>
          break;
 800b576:	bf00      	nop
      }
      break;
 800b578:	e004      	b.n	800b584 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800b57a:	6839      	ldr	r1, [r7, #0]
 800b57c:	6878      	ldr	r0, [r7, #4]
 800b57e:	f000 fcc6 	bl	800bf0e <USBD_CtlError>
      break;
 800b582:	bf00      	nop
  }

  return ret;
 800b584:	7bfb      	ldrb	r3, [r7, #15]
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop

0800b590 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b59a:	2300      	movs	r3, #0
 800b59c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b5a6:	2b40      	cmp	r3, #64	; 0x40
 800b5a8:	d005      	beq.n	800b5b6 <USBD_StdItfReq+0x26>
 800b5aa:	2b40      	cmp	r3, #64	; 0x40
 800b5ac:	d82e      	bhi.n	800b60c <USBD_StdItfReq+0x7c>
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <USBD_StdItfReq+0x26>
 800b5b2:	2b20      	cmp	r3, #32
 800b5b4:	d12a      	bne.n	800b60c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d81d      	bhi.n	800b5fe <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	889b      	ldrh	r3, [r3, #4]
 800b5c6:	b2db      	uxtb	r3, r3
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d813      	bhi.n	800b5f4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	6839      	ldr	r1, [r7, #0]
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	4798      	blx	r3
 800b5da:	4603      	mov	r3, r0
 800b5dc:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	88db      	ldrh	r3, [r3, #6]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d110      	bne.n	800b608 <USBD_StdItfReq+0x78>
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d10d      	bne.n	800b608 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f000 fd56 	bl	800c09e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b5f2:	e009      	b.n	800b608 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800b5f4:	6839      	ldr	r1, [r7, #0]
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f000 fc89 	bl	800bf0e <USBD_CtlError>
          break;
 800b5fc:	e004      	b.n	800b608 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800b5fe:	6839      	ldr	r1, [r7, #0]
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 fc84 	bl	800bf0e <USBD_CtlError>
          break;
 800b606:	e000      	b.n	800b60a <USBD_StdItfReq+0x7a>
          break;
 800b608:	bf00      	nop
      }
      break;
 800b60a:	e004      	b.n	800b616 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800b60c:	6839      	ldr	r1, [r7, #0]
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f000 fc7d 	bl	800bf0e <USBD_CtlError>
      break;
 800b614:	bf00      	nop
  }

  return USBD_OK;
 800b616:	2300      	movs	r3, #0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3710      	adds	r7, #16
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
 800b626:	6078      	str	r0, [r7, #4]
 800b628:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b62a:	2300      	movs	r3, #0
 800b62c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	889b      	ldrh	r3, [r3, #4]
 800b632:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b63c:	2b40      	cmp	r3, #64	; 0x40
 800b63e:	d007      	beq.n	800b650 <USBD_StdEPReq+0x30>
 800b640:	2b40      	cmp	r3, #64	; 0x40
 800b642:	f200 8146 	bhi.w	800b8d2 <USBD_StdEPReq+0x2b2>
 800b646:	2b00      	cmp	r3, #0
 800b648:	d00a      	beq.n	800b660 <USBD_StdEPReq+0x40>
 800b64a:	2b20      	cmp	r3, #32
 800b64c:	f040 8141 	bne.w	800b8d2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b656:	689b      	ldr	r3, [r3, #8]
 800b658:	6839      	ldr	r1, [r7, #0]
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	4798      	blx	r3
      break;
 800b65e:	e13d      	b.n	800b8dc <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b668:	2b20      	cmp	r3, #32
 800b66a:	d10a      	bne.n	800b682 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b672:	689b      	ldr	r3, [r3, #8]
 800b674:	6839      	ldr	r1, [r7, #0]
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	4798      	blx	r3
 800b67a:	4603      	mov	r3, r0
 800b67c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	e12d      	b.n	800b8de <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	785b      	ldrb	r3, [r3, #1]
 800b686:	2b03      	cmp	r3, #3
 800b688:	d007      	beq.n	800b69a <USBD_StdEPReq+0x7a>
 800b68a:	2b03      	cmp	r3, #3
 800b68c:	f300 811b 	bgt.w	800b8c6 <USBD_StdEPReq+0x2a6>
 800b690:	2b00      	cmp	r3, #0
 800b692:	d072      	beq.n	800b77a <USBD_StdEPReq+0x15a>
 800b694:	2b01      	cmp	r3, #1
 800b696:	d03a      	beq.n	800b70e <USBD_StdEPReq+0xee>
 800b698:	e115      	b.n	800b8c6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d002      	beq.n	800b6aa <USBD_StdEPReq+0x8a>
 800b6a4:	2b03      	cmp	r3, #3
 800b6a6:	d015      	beq.n	800b6d4 <USBD_StdEPReq+0xb4>
 800b6a8:	e02b      	b.n	800b702 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6aa:	7bbb      	ldrb	r3, [r7, #14]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00c      	beq.n	800b6ca <USBD_StdEPReq+0xaa>
 800b6b0:	7bbb      	ldrb	r3, [r7, #14]
 800b6b2:	2b80      	cmp	r3, #128	; 0x80
 800b6b4:	d009      	beq.n	800b6ca <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b6b6:	7bbb      	ldrb	r3, [r7, #14]
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f001 f8a0 	bl	800c800 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b6c0:	2180      	movs	r1, #128	; 0x80
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f001 f89c 	bl	800c800 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b6c8:	e020      	b.n	800b70c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800b6ca:	6839      	ldr	r1, [r7, #0]
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fc1e 	bl	800bf0e <USBD_CtlError>
              break;
 800b6d2:	e01b      	b.n	800b70c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	885b      	ldrh	r3, [r3, #2]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d10e      	bne.n	800b6fa <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800b6dc:	7bbb      	ldrb	r3, [r7, #14]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d00b      	beq.n	800b6fa <USBD_StdEPReq+0xda>
 800b6e2:	7bbb      	ldrb	r3, [r7, #14]
 800b6e4:	2b80      	cmp	r3, #128	; 0x80
 800b6e6:	d008      	beq.n	800b6fa <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	88db      	ldrh	r3, [r3, #6]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d104      	bne.n	800b6fa <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b6f0:	7bbb      	ldrb	r3, [r7, #14]
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f001 f883 	bl	800c800 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 fccf 	bl	800c09e <USBD_CtlSendStatus>

              break;
 800b700:	e004      	b.n	800b70c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800b702:	6839      	ldr	r1, [r7, #0]
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f000 fc02 	bl	800bf0e <USBD_CtlError>
              break;
 800b70a:	bf00      	nop
          }
          break;
 800b70c:	e0e0      	b.n	800b8d0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b714:	2b02      	cmp	r3, #2
 800b716:	d002      	beq.n	800b71e <USBD_StdEPReq+0xfe>
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d015      	beq.n	800b748 <USBD_StdEPReq+0x128>
 800b71c:	e026      	b.n	800b76c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b71e:	7bbb      	ldrb	r3, [r7, #14]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d00c      	beq.n	800b73e <USBD_StdEPReq+0x11e>
 800b724:	7bbb      	ldrb	r3, [r7, #14]
 800b726:	2b80      	cmp	r3, #128	; 0x80
 800b728:	d009      	beq.n	800b73e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b72a:	7bbb      	ldrb	r3, [r7, #14]
 800b72c:	4619      	mov	r1, r3
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f001 f866 	bl	800c800 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b734:	2180      	movs	r1, #128	; 0x80
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f001 f862 	bl	800c800 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b73c:	e01c      	b.n	800b778 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800b73e:	6839      	ldr	r1, [r7, #0]
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 fbe4 	bl	800bf0e <USBD_CtlError>
              break;
 800b746:	e017      	b.n	800b778 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	885b      	ldrh	r3, [r3, #2]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d112      	bne.n	800b776 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b750:	7bbb      	ldrb	r3, [r7, #14]
 800b752:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b756:	2b00      	cmp	r3, #0
 800b758:	d004      	beq.n	800b764 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b75a:	7bbb      	ldrb	r3, [r7, #14]
 800b75c:	4619      	mov	r1, r3
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f001 f86d 	bl	800c83e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fc9a 	bl	800c09e <USBD_CtlSendStatus>
              }
              break;
 800b76a:	e004      	b.n	800b776 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b76c:	6839      	ldr	r1, [r7, #0]
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 fbcd 	bl	800bf0e <USBD_CtlError>
              break;
 800b774:	e000      	b.n	800b778 <USBD_StdEPReq+0x158>
              break;
 800b776:	bf00      	nop
          }
          break;
 800b778:	e0aa      	b.n	800b8d0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b780:	2b02      	cmp	r3, #2
 800b782:	d002      	beq.n	800b78a <USBD_StdEPReq+0x16a>
 800b784:	2b03      	cmp	r3, #3
 800b786:	d032      	beq.n	800b7ee <USBD_StdEPReq+0x1ce>
 800b788:	e097      	b.n	800b8ba <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b78a:	7bbb      	ldrb	r3, [r7, #14]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d007      	beq.n	800b7a0 <USBD_StdEPReq+0x180>
 800b790:	7bbb      	ldrb	r3, [r7, #14]
 800b792:	2b80      	cmp	r3, #128	; 0x80
 800b794:	d004      	beq.n	800b7a0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800b796:	6839      	ldr	r1, [r7, #0]
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f000 fbb8 	bl	800bf0e <USBD_CtlError>
                break;
 800b79e:	e091      	b.n	800b8c4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	da0b      	bge.n	800b7c0 <USBD_StdEPReq+0x1a0>
 800b7a8:	7bbb      	ldrb	r3, [r7, #14]
 800b7aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b7ae:	4613      	mov	r3, r2
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	4413      	add	r3, r2
 800b7b4:	009b      	lsls	r3, r3, #2
 800b7b6:	3310      	adds	r3, #16
 800b7b8:	687a      	ldr	r2, [r7, #4]
 800b7ba:	4413      	add	r3, r2
 800b7bc:	3304      	adds	r3, #4
 800b7be:	e00b      	b.n	800b7d8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7c0:	7bbb      	ldrb	r3, [r7, #14]
 800b7c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	4413      	add	r3, r2
 800b7cc:	009b      	lsls	r3, r3, #2
 800b7ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	3304      	adds	r3, #4
 800b7d8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	2202      	movs	r2, #2
 800b7e4:	4619      	mov	r1, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 fbfb 	bl	800bfe2 <USBD_CtlSendData>
              break;
 800b7ec:	e06a      	b.n	800b8c4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b7ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	da11      	bge.n	800b81a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b7f6:	7bbb      	ldrb	r3, [r7, #14]
 800b7f8:	f003 020f 	and.w	r2, r3, #15
 800b7fc:	6879      	ldr	r1, [r7, #4]
 800b7fe:	4613      	mov	r3, r2
 800b800:	009b      	lsls	r3, r3, #2
 800b802:	4413      	add	r3, r2
 800b804:	009b      	lsls	r3, r3, #2
 800b806:	440b      	add	r3, r1
 800b808:	3318      	adds	r3, #24
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d117      	bne.n	800b840 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b810:	6839      	ldr	r1, [r7, #0]
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f000 fb7b 	bl	800bf0e <USBD_CtlError>
                  break;
 800b818:	e054      	b.n	800b8c4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b81a:	7bbb      	ldrb	r3, [r7, #14]
 800b81c:	f003 020f 	and.w	r2, r3, #15
 800b820:	6879      	ldr	r1, [r7, #4]
 800b822:	4613      	mov	r3, r2
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	4413      	add	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	440b      	add	r3, r1
 800b82c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d104      	bne.n	800b840 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800b836:	6839      	ldr	r1, [r7, #0]
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f000 fb68 	bl	800bf0e <USBD_CtlError>
                  break;
 800b83e:	e041      	b.n	800b8c4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b840:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b844:	2b00      	cmp	r3, #0
 800b846:	da0b      	bge.n	800b860 <USBD_StdEPReq+0x240>
 800b848:	7bbb      	ldrb	r3, [r7, #14]
 800b84a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b84e:	4613      	mov	r3, r2
 800b850:	009b      	lsls	r3, r3, #2
 800b852:	4413      	add	r3, r2
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	3310      	adds	r3, #16
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	4413      	add	r3, r2
 800b85c:	3304      	adds	r3, #4
 800b85e:	e00b      	b.n	800b878 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b860:	7bbb      	ldrb	r3, [r7, #14]
 800b862:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b866:	4613      	mov	r3, r2
 800b868:	009b      	lsls	r3, r3, #2
 800b86a:	4413      	add	r3, r2
 800b86c:	009b      	lsls	r3, r3, #2
 800b86e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	4413      	add	r3, r2
 800b876:	3304      	adds	r3, #4
 800b878:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b87a:	7bbb      	ldrb	r3, [r7, #14]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d002      	beq.n	800b886 <USBD_StdEPReq+0x266>
 800b880:	7bbb      	ldrb	r3, [r7, #14]
 800b882:	2b80      	cmp	r3, #128	; 0x80
 800b884:	d103      	bne.n	800b88e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	2200      	movs	r2, #0
 800b88a:	601a      	str	r2, [r3, #0]
 800b88c:	e00e      	b.n	800b8ac <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 fff2 	bl	800c87c <USBD_LL_IsStallEP>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d003      	beq.n	800b8a6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	601a      	str	r2, [r3, #0]
 800b8a4:	e002      	b.n	800b8ac <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	2202      	movs	r2, #2
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 fb95 	bl	800bfe2 <USBD_CtlSendData>
              break;
 800b8b8:	e004      	b.n	800b8c4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b8ba:	6839      	ldr	r1, [r7, #0]
 800b8bc:	6878      	ldr	r0, [r7, #4]
 800b8be:	f000 fb26 	bl	800bf0e <USBD_CtlError>
              break;
 800b8c2:	bf00      	nop
          }
          break;
 800b8c4:	e004      	b.n	800b8d0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b8c6:	6839      	ldr	r1, [r7, #0]
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f000 fb20 	bl	800bf0e <USBD_CtlError>
          break;
 800b8ce:	bf00      	nop
      }
      break;
 800b8d0:	e004      	b.n	800b8dc <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b8d2:	6839      	ldr	r1, [r7, #0]
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 fb1a 	bl	800bf0e <USBD_CtlError>
      break;
 800b8da:	bf00      	nop
  }

  return ret;
 800b8dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
	...

0800b8e8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b084      	sub	sp, #16
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	885b      	ldrh	r3, [r3, #2]
 800b902:	0a1b      	lsrs	r3, r3, #8
 800b904:	b29b      	uxth	r3, r3
 800b906:	3b01      	subs	r3, #1
 800b908:	2b06      	cmp	r3, #6
 800b90a:	f200 8128 	bhi.w	800bb5e <USBD_GetDescriptor+0x276>
 800b90e:	a201      	add	r2, pc, #4	; (adr r2, 800b914 <USBD_GetDescriptor+0x2c>)
 800b910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b914:	0800b931 	.word	0x0800b931
 800b918:	0800b949 	.word	0x0800b949
 800b91c:	0800b989 	.word	0x0800b989
 800b920:	0800bb5f 	.word	0x0800bb5f
 800b924:	0800bb5f 	.word	0x0800bb5f
 800b928:	0800baff 	.word	0x0800baff
 800b92c:	0800bb2b 	.word	0x0800bb2b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	687a      	ldr	r2, [r7, #4]
 800b93a:	7c12      	ldrb	r2, [r2, #16]
 800b93c:	f107 0108 	add.w	r1, r7, #8
 800b940:	4610      	mov	r0, r2
 800b942:	4798      	blx	r3
 800b944:	60f8      	str	r0, [r7, #12]
      break;
 800b946:	e112      	b.n	800bb6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	7c1b      	ldrb	r3, [r3, #16]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d10d      	bne.n	800b96c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b958:	f107 0208 	add.w	r2, r7, #8
 800b95c:	4610      	mov	r0, r2
 800b95e:	4798      	blx	r3
 800b960:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	3301      	adds	r3, #1
 800b966:	2202      	movs	r2, #2
 800b968:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b96a:	e100      	b.n	800bb6e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b974:	f107 0208 	add.w	r2, r7, #8
 800b978:	4610      	mov	r0, r2
 800b97a:	4798      	blx	r3
 800b97c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	3301      	adds	r3, #1
 800b982:	2202      	movs	r2, #2
 800b984:	701a      	strb	r2, [r3, #0]
      break;
 800b986:	e0f2      	b.n	800bb6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	885b      	ldrh	r3, [r3, #2]
 800b98c:	b2db      	uxtb	r3, r3
 800b98e:	2b05      	cmp	r3, #5
 800b990:	f200 80ac 	bhi.w	800baec <USBD_GetDescriptor+0x204>
 800b994:	a201      	add	r2, pc, #4	; (adr r2, 800b99c <USBD_GetDescriptor+0xb4>)
 800b996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b99a:	bf00      	nop
 800b99c:	0800b9b5 	.word	0x0800b9b5
 800b9a0:	0800b9e9 	.word	0x0800b9e9
 800b9a4:	0800ba1d 	.word	0x0800ba1d
 800b9a8:	0800ba51 	.word	0x0800ba51
 800b9ac:	0800ba85 	.word	0x0800ba85
 800b9b0:	0800bab9 	.word	0x0800bab9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d00b      	beq.n	800b9d8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	7c12      	ldrb	r2, [r2, #16]
 800b9cc:	f107 0108 	add.w	r1, r7, #8
 800b9d0:	4610      	mov	r0, r2
 800b9d2:	4798      	blx	r3
 800b9d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9d6:	e091      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9d8:	6839      	ldr	r1, [r7, #0]
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 fa97 	bl	800bf0e <USBD_CtlError>
            err++;
 800b9e0:	7afb      	ldrb	r3, [r7, #11]
 800b9e2:	3301      	adds	r3, #1
 800b9e4:	72fb      	strb	r3, [r7, #11]
          break;
 800b9e6:	e089      	b.n	800bafc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d00b      	beq.n	800ba0c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b9fa:	689b      	ldr	r3, [r3, #8]
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	7c12      	ldrb	r2, [r2, #16]
 800ba00:	f107 0108 	add.w	r1, r7, #8
 800ba04:	4610      	mov	r0, r2
 800ba06:	4798      	blx	r3
 800ba08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba0a:	e077      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba0c:	6839      	ldr	r1, [r7, #0]
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f000 fa7d 	bl	800bf0e <USBD_CtlError>
            err++;
 800ba14:	7afb      	ldrb	r3, [r7, #11]
 800ba16:	3301      	adds	r3, #1
 800ba18:	72fb      	strb	r3, [r7, #11]
          break;
 800ba1a:	e06f      	b.n	800bafc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba22:	68db      	ldr	r3, [r3, #12]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d00b      	beq.n	800ba40 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	687a      	ldr	r2, [r7, #4]
 800ba32:	7c12      	ldrb	r2, [r2, #16]
 800ba34:	f107 0108 	add.w	r1, r7, #8
 800ba38:	4610      	mov	r0, r2
 800ba3a:	4798      	blx	r3
 800ba3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba3e:	e05d      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba40:	6839      	ldr	r1, [r7, #0]
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	f000 fa63 	bl	800bf0e <USBD_CtlError>
            err++;
 800ba48:	7afb      	ldrb	r3, [r7, #11]
 800ba4a:	3301      	adds	r3, #1
 800ba4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba4e:	e055      	b.n	800bafc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba56:	691b      	ldr	r3, [r3, #16]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d00b      	beq.n	800ba74 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba62:	691b      	ldr	r3, [r3, #16]
 800ba64:	687a      	ldr	r2, [r7, #4]
 800ba66:	7c12      	ldrb	r2, [r2, #16]
 800ba68:	f107 0108 	add.w	r1, r7, #8
 800ba6c:	4610      	mov	r0, r2
 800ba6e:	4798      	blx	r3
 800ba70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba72:	e043      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba74:	6839      	ldr	r1, [r7, #0]
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f000 fa49 	bl	800bf0e <USBD_CtlError>
            err++;
 800ba7c:	7afb      	ldrb	r3, [r7, #11]
 800ba7e:	3301      	adds	r3, #1
 800ba80:	72fb      	strb	r3, [r7, #11]
          break;
 800ba82:	e03b      	b.n	800bafc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba8a:	695b      	ldr	r3, [r3, #20]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d00b      	beq.n	800baa8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ba96:	695b      	ldr	r3, [r3, #20]
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	7c12      	ldrb	r2, [r2, #16]
 800ba9c:	f107 0108 	add.w	r1, r7, #8
 800baa0:	4610      	mov	r0, r2
 800baa2:	4798      	blx	r3
 800baa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800baa6:	e029      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800baa8:	6839      	ldr	r1, [r7, #0]
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fa2f 	bl	800bf0e <USBD_CtlError>
            err++;
 800bab0:	7afb      	ldrb	r3, [r7, #11]
 800bab2:	3301      	adds	r3, #1
 800bab4:	72fb      	strb	r3, [r7, #11]
          break;
 800bab6:	e021      	b.n	800bafc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800babe:	699b      	ldr	r3, [r3, #24]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d00b      	beq.n	800badc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800baca:	699b      	ldr	r3, [r3, #24]
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	7c12      	ldrb	r2, [r2, #16]
 800bad0:	f107 0108 	add.w	r1, r7, #8
 800bad4:	4610      	mov	r0, r2
 800bad6:	4798      	blx	r3
 800bad8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bada:	e00f      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800badc:	6839      	ldr	r1, [r7, #0]
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 fa15 	bl	800bf0e <USBD_CtlError>
            err++;
 800bae4:	7afb      	ldrb	r3, [r7, #11]
 800bae6:	3301      	adds	r3, #1
 800bae8:	72fb      	strb	r3, [r7, #11]
          break;
 800baea:	e007      	b.n	800bafc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800baec:	6839      	ldr	r1, [r7, #0]
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fa0d 	bl	800bf0e <USBD_CtlError>
          err++;
 800baf4:	7afb      	ldrb	r3, [r7, #11]
 800baf6:	3301      	adds	r3, #1
 800baf8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800bafa:	e038      	b.n	800bb6e <USBD_GetDescriptor+0x286>
 800bafc:	e037      	b.n	800bb6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	7c1b      	ldrb	r3, [r3, #16]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d109      	bne.n	800bb1a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb0e:	f107 0208 	add.w	r2, r7, #8
 800bb12:	4610      	mov	r0, r2
 800bb14:	4798      	blx	r3
 800bb16:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb18:	e029      	b.n	800bb6e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bb1a:	6839      	ldr	r1, [r7, #0]
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 f9f6 	bl	800bf0e <USBD_CtlError>
        err++;
 800bb22:	7afb      	ldrb	r3, [r7, #11]
 800bb24:	3301      	adds	r3, #1
 800bb26:	72fb      	strb	r3, [r7, #11]
      break;
 800bb28:	e021      	b.n	800bb6e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	7c1b      	ldrb	r3, [r3, #16]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d10d      	bne.n	800bb4e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb3a:	f107 0208 	add.w	r2, r7, #8
 800bb3e:	4610      	mov	r0, r2
 800bb40:	4798      	blx	r3
 800bb42:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	3301      	adds	r3, #1
 800bb48:	2207      	movs	r2, #7
 800bb4a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb4c:	e00f      	b.n	800bb6e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bb4e:	6839      	ldr	r1, [r7, #0]
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 f9dc 	bl	800bf0e <USBD_CtlError>
        err++;
 800bb56:	7afb      	ldrb	r3, [r7, #11]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	72fb      	strb	r3, [r7, #11]
      break;
 800bb5c:	e007      	b.n	800bb6e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bb5e:	6839      	ldr	r1, [r7, #0]
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f000 f9d4 	bl	800bf0e <USBD_CtlError>
      err++;
 800bb66:	7afb      	ldrb	r3, [r7, #11]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	72fb      	strb	r3, [r7, #11]
      break;
 800bb6c:	bf00      	nop
  }

  if (err != 0U)
 800bb6e:	7afb      	ldrb	r3, [r7, #11]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d11c      	bne.n	800bbae <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bb74:	893b      	ldrh	r3, [r7, #8]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d011      	beq.n	800bb9e <USBD_GetDescriptor+0x2b6>
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	88db      	ldrh	r3, [r3, #6]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d00d      	beq.n	800bb9e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	88da      	ldrh	r2, [r3, #6]
 800bb86:	893b      	ldrh	r3, [r7, #8]
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	bf28      	it	cs
 800bb8c:	4613      	movcs	r3, r2
 800bb8e:	b29b      	uxth	r3, r3
 800bb90:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bb92:	893b      	ldrh	r3, [r7, #8]
 800bb94:	461a      	mov	r2, r3
 800bb96:	68f9      	ldr	r1, [r7, #12]
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f000 fa22 	bl	800bfe2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	88db      	ldrh	r3, [r3, #6]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d104      	bne.n	800bbb0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 fa79 	bl	800c09e <USBD_CtlSendStatus>
 800bbac:	e000      	b.n	800bbb0 <USBD_GetDescriptor+0x2c8>
    return;
 800bbae:	bf00      	nop
    }
  }
}
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop

0800bbb8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	889b      	ldrh	r3, [r3, #4]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d130      	bne.n	800bc2c <USBD_SetAddress+0x74>
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	88db      	ldrh	r3, [r3, #6]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d12c      	bne.n	800bc2c <USBD_SetAddress+0x74>
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	885b      	ldrh	r3, [r3, #2]
 800bbd6:	2b7f      	cmp	r3, #127	; 0x7f
 800bbd8:	d828      	bhi.n	800bc2c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	885b      	ldrh	r3, [r3, #2]
 800bbde:	b2db      	uxtb	r3, r3
 800bbe0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bbe4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbec:	2b03      	cmp	r3, #3
 800bbee:	d104      	bne.n	800bbfa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800bbf0:	6839      	ldr	r1, [r7, #0]
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f000 f98b 	bl	800bf0e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbf8:	e01d      	b.n	800bc36 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	7bfa      	ldrb	r2, [r7, #15]
 800bbfe:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bc02:	7bfb      	ldrb	r3, [r7, #15]
 800bc04:	4619      	mov	r1, r3
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fe64 	bl	800c8d4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f000 fa46 	bl	800c09e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bc12:	7bfb      	ldrb	r3, [r7, #15]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d004      	beq.n	800bc22 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc20:	e009      	b.n	800bc36 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2201      	movs	r2, #1
 800bc26:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc2a:	e004      	b.n	800bc36 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bc2c:	6839      	ldr	r1, [r7, #0]
 800bc2e:	6878      	ldr	r0, [r7, #4]
 800bc30:	f000 f96d 	bl	800bf0e <USBD_CtlError>
  }
}
 800bc34:	bf00      	nop
 800bc36:	bf00      	nop
 800bc38:	3710      	adds	r7, #16
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
	...

0800bc40 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b082      	sub	sp, #8
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	885b      	ldrh	r3, [r3, #2]
 800bc4e:	b2da      	uxtb	r2, r3
 800bc50:	4b41      	ldr	r3, [pc, #260]	; (800bd58 <USBD_SetConfig+0x118>)
 800bc52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bc54:	4b40      	ldr	r3, [pc, #256]	; (800bd58 <USBD_SetConfig+0x118>)
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d904      	bls.n	800bc66 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 f955 	bl	800bf0e <USBD_CtlError>
 800bc64:	e075      	b.n	800bd52 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc6c:	2b02      	cmp	r3, #2
 800bc6e:	d002      	beq.n	800bc76 <USBD_SetConfig+0x36>
 800bc70:	2b03      	cmp	r3, #3
 800bc72:	d023      	beq.n	800bcbc <USBD_SetConfig+0x7c>
 800bc74:	e062      	b.n	800bd3c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800bc76:	4b38      	ldr	r3, [pc, #224]	; (800bd58 <USBD_SetConfig+0x118>)
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d01a      	beq.n	800bcb4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800bc7e:	4b36      	ldr	r3, [pc, #216]	; (800bd58 <USBD_SetConfig+0x118>)
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	461a      	mov	r2, r3
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2203      	movs	r2, #3
 800bc8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bc90:	4b31      	ldr	r3, [pc, #196]	; (800bd58 <USBD_SetConfig+0x118>)
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	4619      	mov	r1, r3
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f7ff f9e7 	bl	800b06a <USBD_SetClassConfig>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b02      	cmp	r3, #2
 800bca0:	d104      	bne.n	800bcac <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800bca2:	6839      	ldr	r1, [r7, #0]
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f000 f932 	bl	800bf0e <USBD_CtlError>
            return;
 800bcaa:	e052      	b.n	800bd52 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f000 f9f6 	bl	800c09e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bcb2:	e04e      	b.n	800bd52 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f000 f9f2 	bl	800c09e <USBD_CtlSendStatus>
        break;
 800bcba:	e04a      	b.n	800bd52 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800bcbc:	4b26      	ldr	r3, [pc, #152]	; (800bd58 <USBD_SetConfig+0x118>)
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d112      	bne.n	800bcea <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2202      	movs	r2, #2
 800bcc8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800bccc:	4b22      	ldr	r3, [pc, #136]	; (800bd58 <USBD_SetConfig+0x118>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800bcd6:	4b20      	ldr	r3, [pc, #128]	; (800bd58 <USBD_SetConfig+0x118>)
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	4619      	mov	r1, r3
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f7ff f9e3 	bl	800b0a8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f000 f9db 	bl	800c09e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800bce8:	e033      	b.n	800bd52 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800bcea:	4b1b      	ldr	r3, [pc, #108]	; (800bd58 <USBD_SetConfig+0x118>)
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	461a      	mov	r2, r3
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	685b      	ldr	r3, [r3, #4]
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d01d      	beq.n	800bd34 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	685b      	ldr	r3, [r3, #4]
 800bcfc:	b2db      	uxtb	r3, r3
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f7ff f9d1 	bl	800b0a8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800bd06:	4b14      	ldr	r3, [pc, #80]	; (800bd58 <USBD_SetConfig+0x118>)
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800bd10:	4b11      	ldr	r3, [pc, #68]	; (800bd58 <USBD_SetConfig+0x118>)
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	4619      	mov	r1, r3
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f7ff f9a7 	bl	800b06a <USBD_SetClassConfig>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d104      	bne.n	800bd2c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800bd22:	6839      	ldr	r1, [r7, #0]
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f8f2 	bl	800bf0e <USBD_CtlError>
            return;
 800bd2a:	e012      	b.n	800bd52 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 f9b6 	bl	800c09e <USBD_CtlSendStatus>
        break;
 800bd32:	e00e      	b.n	800bd52 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	f000 f9b2 	bl	800c09e <USBD_CtlSendStatus>
        break;
 800bd3a:	e00a      	b.n	800bd52 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800bd3c:	6839      	ldr	r1, [r7, #0]
 800bd3e:	6878      	ldr	r0, [r7, #4]
 800bd40:	f000 f8e5 	bl	800bf0e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800bd44:	4b04      	ldr	r3, [pc, #16]	; (800bd58 <USBD_SetConfig+0x118>)
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	4619      	mov	r1, r3
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f7ff f9ac 	bl	800b0a8 <USBD_ClrClassConfig>
        break;
 800bd50:	bf00      	nop
    }
  }
}
 800bd52:	3708      	adds	r7, #8
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	200003e8 	.word	0x200003e8

0800bd5c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b082      	sub	sp, #8
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
 800bd64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	88db      	ldrh	r3, [r3, #6]
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d004      	beq.n	800bd78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bd6e:	6839      	ldr	r1, [r7, #0]
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f000 f8cc 	bl	800bf0e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd76:	e022      	b.n	800bdbe <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd7e:	2b02      	cmp	r3, #2
 800bd80:	dc02      	bgt.n	800bd88 <USBD_GetConfig+0x2c>
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	dc03      	bgt.n	800bd8e <USBD_GetConfig+0x32>
 800bd86:	e015      	b.n	800bdb4 <USBD_GetConfig+0x58>
 800bd88:	2b03      	cmp	r3, #3
 800bd8a:	d00b      	beq.n	800bda4 <USBD_GetConfig+0x48>
 800bd8c:	e012      	b.n	800bdb4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2200      	movs	r2, #0
 800bd92:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	3308      	adds	r3, #8
 800bd98:	2201      	movs	r2, #1
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f000 f920 	bl	800bfe2 <USBD_CtlSendData>
        break;
 800bda2:	e00c      	b.n	800bdbe <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	3304      	adds	r3, #4
 800bda8:	2201      	movs	r2, #1
 800bdaa:	4619      	mov	r1, r3
 800bdac:	6878      	ldr	r0, [r7, #4]
 800bdae:	f000 f918 	bl	800bfe2 <USBD_CtlSendData>
        break;
 800bdb2:	e004      	b.n	800bdbe <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800bdb4:	6839      	ldr	r1, [r7, #0]
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f000 f8a9 	bl	800bf0e <USBD_CtlError>
        break;
 800bdbc:	bf00      	nop
}
 800bdbe:	bf00      	nop
 800bdc0:	3708      	adds	r7, #8
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdc6:	b580      	push	{r7, lr}
 800bdc8:	b082      	sub	sp, #8
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	6078      	str	r0, [r7, #4]
 800bdce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdd6:	3b01      	subs	r3, #1
 800bdd8:	2b02      	cmp	r3, #2
 800bdda:	d81e      	bhi.n	800be1a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	88db      	ldrh	r3, [r3, #6]
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d004      	beq.n	800bdee <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800bde4:	6839      	ldr	r1, [r7, #0]
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 f891 	bl	800bf0e <USBD_CtlError>
        break;
 800bdec:	e01a      	b.n	800be24 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d005      	beq.n	800be0a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	68db      	ldr	r3, [r3, #12]
 800be02:	f043 0202 	orr.w	r2, r3, #2
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	330c      	adds	r3, #12
 800be0e:	2202      	movs	r2, #2
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f000 f8e5 	bl	800bfe2 <USBD_CtlSendData>
      break;
 800be18:	e004      	b.n	800be24 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800be1a:	6839      	ldr	r1, [r7, #0]
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f000 f876 	bl	800bf0e <USBD_CtlError>
      break;
 800be22:	bf00      	nop
  }
}
 800be24:	bf00      	nop
 800be26:	3708      	adds	r7, #8
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	885b      	ldrh	r3, [r3, #2]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d106      	bne.n	800be4c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2201      	movs	r2, #1
 800be42:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	f000 f929 	bl	800c09e <USBD_CtlSendStatus>
  }
}
 800be4c:	bf00      	nop
 800be4e:	3708      	adds	r7, #8
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b082      	sub	sp, #8
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be64:	3b01      	subs	r3, #1
 800be66:	2b02      	cmp	r3, #2
 800be68:	d80b      	bhi.n	800be82 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	885b      	ldrh	r3, [r3, #2]
 800be6e:	2b01      	cmp	r3, #1
 800be70:	d10c      	bne.n	800be8c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2200      	movs	r2, #0
 800be76:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f000 f90f 	bl	800c09e <USBD_CtlSendStatus>
      }
      break;
 800be80:	e004      	b.n	800be8c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800be82:	6839      	ldr	r1, [r7, #0]
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	f000 f842 	bl	800bf0e <USBD_CtlError>
      break;
 800be8a:	e000      	b.n	800be8e <USBD_ClrFeature+0x3a>
      break;
 800be8c:	bf00      	nop
  }
}
 800be8e:	bf00      	nop
 800be90:	3708      	adds	r7, #8
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}

0800be96 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be96:	b480      	push	{r7}
 800be98:	b083      	sub	sp, #12
 800be9a:	af00      	add	r7, sp, #0
 800be9c:	6078      	str	r0, [r7, #4]
 800be9e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781a      	ldrb	r2, [r3, #0]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	785a      	ldrb	r2, [r3, #1]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	3302      	adds	r3, #2
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	b29a      	uxth	r2, r3
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	3303      	adds	r3, #3
 800bebc:	781b      	ldrb	r3, [r3, #0]
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	021b      	lsls	r3, r3, #8
 800bec2:	b29b      	uxth	r3, r3
 800bec4:	4413      	add	r3, r2
 800bec6:	b29a      	uxth	r2, r3
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	3304      	adds	r3, #4
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	b29a      	uxth	r2, r3
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	3305      	adds	r3, #5
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	b29b      	uxth	r3, r3
 800bedc:	021b      	lsls	r3, r3, #8
 800bede:	b29b      	uxth	r3, r3
 800bee0:	4413      	add	r3, r2
 800bee2:	b29a      	uxth	r2, r3
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	3306      	adds	r3, #6
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	b29a      	uxth	r2, r3
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	3307      	adds	r3, #7
 800bef4:	781b      	ldrb	r3, [r3, #0]
 800bef6:	b29b      	uxth	r3, r3
 800bef8:	021b      	lsls	r3, r3, #8
 800befa:	b29b      	uxth	r3, r3
 800befc:	4413      	add	r3, r2
 800befe:	b29a      	uxth	r2, r3
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	80da      	strh	r2, [r3, #6]

}
 800bf04:	bf00      	nop
 800bf06:	370c      	adds	r7, #12
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bc80      	pop	{r7}
 800bf0c:	4770      	bx	lr

0800bf0e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800bf0e:	b580      	push	{r7, lr}
 800bf10:	b082      	sub	sp, #8
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
 800bf16:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800bf18:	2180      	movs	r1, #128	; 0x80
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fc70 	bl	800c800 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800bf20:	2100      	movs	r1, #0
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 fc6c 	bl	800c800 <USBD_LL_StallEP>
}
 800bf28:	bf00      	nop
 800bf2a:	3708      	adds	r7, #8
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b086      	sub	sp, #24
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	60f8      	str	r0, [r7, #12]
 800bf38:	60b9      	str	r1, [r7, #8]
 800bf3a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d032      	beq.n	800bfac <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800bf46:	68f8      	ldr	r0, [r7, #12]
 800bf48:	f000 f834 	bl	800bfb4 <USBD_GetLen>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	3301      	adds	r3, #1
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	005b      	lsls	r3, r3, #1
 800bf54:	b29a      	uxth	r2, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800bf5a:	7dfb      	ldrb	r3, [r7, #23]
 800bf5c:	1c5a      	adds	r2, r3, #1
 800bf5e:	75fa      	strb	r2, [r7, #23]
 800bf60:	461a      	mov	r2, r3
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	4413      	add	r3, r2
 800bf66:	687a      	ldr	r2, [r7, #4]
 800bf68:	7812      	ldrb	r2, [r2, #0]
 800bf6a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800bf6c:	7dfb      	ldrb	r3, [r7, #23]
 800bf6e:	1c5a      	adds	r2, r3, #1
 800bf70:	75fa      	strb	r2, [r7, #23]
 800bf72:	461a      	mov	r2, r3
 800bf74:	68bb      	ldr	r3, [r7, #8]
 800bf76:	4413      	add	r3, r2
 800bf78:	2203      	movs	r2, #3
 800bf7a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800bf7c:	e012      	b.n	800bfa4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	1c5a      	adds	r2, r3, #1
 800bf82:	60fa      	str	r2, [r7, #12]
 800bf84:	7dfa      	ldrb	r2, [r7, #23]
 800bf86:	1c51      	adds	r1, r2, #1
 800bf88:	75f9      	strb	r1, [r7, #23]
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	68ba      	ldr	r2, [r7, #8]
 800bf8e:	440a      	add	r2, r1
 800bf90:	781b      	ldrb	r3, [r3, #0]
 800bf92:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800bf94:	7dfb      	ldrb	r3, [r7, #23]
 800bf96:	1c5a      	adds	r2, r3, #1
 800bf98:	75fa      	strb	r2, [r7, #23]
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	781b      	ldrb	r3, [r3, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d1e8      	bne.n	800bf7e <USBD_GetString+0x4e>
    }
  }
}
 800bfac:	bf00      	nop
 800bfae:	3718      	adds	r7, #24
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b085      	sub	sp, #20
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800bfc0:	e005      	b.n	800bfce <USBD_GetLen+0x1a>
  {
    len++;
 800bfc2:	7bfb      	ldrb	r3, [r7, #15]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	73fb      	strb	r3, [r7, #15]
    buf++;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	3301      	adds	r3, #1
 800bfcc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1f5      	bne.n	800bfc2 <USBD_GetLen+0xe>
  }

  return len;
 800bfd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3714      	adds	r7, #20
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bc80      	pop	{r7}
 800bfe0:	4770      	bx	lr

0800bfe2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800bfe2:	b580      	push	{r7, lr}
 800bfe4:	b084      	sub	sp, #16
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	60f8      	str	r0, [r7, #12]
 800bfea:	60b9      	str	r1, [r7, #8]
 800bfec:	4613      	mov	r3, r2
 800bfee:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	2202      	movs	r2, #2
 800bff4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bff8:	88fa      	ldrh	r2, [r7, #6]
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800bffe:	88fa      	ldrh	r2, [r7, #6]
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c004:	88fb      	ldrh	r3, [r7, #6]
 800c006:	68ba      	ldr	r2, [r7, #8]
 800c008:	2100      	movs	r1, #0
 800c00a:	68f8      	ldr	r0, [r7, #12]
 800c00c:	f000 fc81 	bl	800c912 <USBD_LL_Transmit>

  return USBD_OK;
 800c010:	2300      	movs	r3, #0
}
 800c012:	4618      	mov	r0, r3
 800c014:	3710      	adds	r7, #16
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}

0800c01a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c01a:	b580      	push	{r7, lr}
 800c01c:	b084      	sub	sp, #16
 800c01e:	af00      	add	r7, sp, #0
 800c020:	60f8      	str	r0, [r7, #12]
 800c022:	60b9      	str	r1, [r7, #8]
 800c024:	4613      	mov	r3, r2
 800c026:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c028:	88fb      	ldrh	r3, [r7, #6]
 800c02a:	68ba      	ldr	r2, [r7, #8]
 800c02c:	2100      	movs	r1, #0
 800c02e:	68f8      	ldr	r0, [r7, #12]
 800c030:	f000 fc6f 	bl	800c912 <USBD_LL_Transmit>

  return USBD_OK;
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	3710      	adds	r7, #16
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b084      	sub	sp, #16
 800c042:	af00      	add	r7, sp, #0
 800c044:	60f8      	str	r0, [r7, #12]
 800c046:	60b9      	str	r1, [r7, #8]
 800c048:	4613      	mov	r3, r2
 800c04a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2203      	movs	r2, #3
 800c050:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c054:	88fa      	ldrh	r2, [r7, #6]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c05c:	88fa      	ldrh	r2, [r7, #6]
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c064:	88fb      	ldrh	r3, [r7, #6]
 800c066:	68ba      	ldr	r2, [r7, #8]
 800c068:	2100      	movs	r1, #0
 800c06a:	68f8      	ldr	r0, [r7, #12]
 800c06c:	f000 fc74 	bl	800c958 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c070:	2300      	movs	r3, #0
}
 800c072:	4618      	mov	r0, r3
 800c074:	3710      	adds	r7, #16
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}

0800c07a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	b084      	sub	sp, #16
 800c07e:	af00      	add	r7, sp, #0
 800c080:	60f8      	str	r0, [r7, #12]
 800c082:	60b9      	str	r1, [r7, #8]
 800c084:	4613      	mov	r3, r2
 800c086:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c088:	88fb      	ldrh	r3, [r7, #6]
 800c08a:	68ba      	ldr	r2, [r7, #8]
 800c08c:	2100      	movs	r1, #0
 800c08e:	68f8      	ldr	r0, [r7, #12]
 800c090:	f000 fc62 	bl	800c958 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c094:	2300      	movs	r3, #0
}
 800c096:	4618      	mov	r0, r3
 800c098:	3710      	adds	r7, #16
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2204      	movs	r2, #4
 800c0aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 fc2c 	bl	800c912 <USBD_LL_Transmit>

  return USBD_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2205      	movs	r2, #5
 800c0d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	2100      	movs	r1, #0
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f000 fc3c 	bl	800c958 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0e0:	2300      	movs	r3, #0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3708      	adds	r7, #8
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
	...

0800c0ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	4912      	ldr	r1, [pc, #72]	; (800c13c <MX_USB_DEVICE_Init+0x50>)
 800c0f4:	4812      	ldr	r0, [pc, #72]	; (800c140 <MX_USB_DEVICE_Init+0x54>)
 800c0f6:	f7fe ff5e 	bl	800afb6 <USBD_Init>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d001      	beq.n	800c104 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c100:	f7f5 fb57 	bl	80017b2 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c104:	490f      	ldr	r1, [pc, #60]	; (800c144 <MX_USB_DEVICE_Init+0x58>)
 800c106:	480e      	ldr	r0, [pc, #56]	; (800c140 <MX_USB_DEVICE_Init+0x54>)
 800c108:	f7fe ff80 	bl	800b00c <USBD_RegisterClass>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d001      	beq.n	800c116 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c112:	f7f5 fb4e 	bl	80017b2 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c116:	490c      	ldr	r1, [pc, #48]	; (800c148 <MX_USB_DEVICE_Init+0x5c>)
 800c118:	4809      	ldr	r0, [pc, #36]	; (800c140 <MX_USB_DEVICE_Init+0x54>)
 800c11a:	f7fe feb1 	bl	800ae80 <USBD_CDC_RegisterInterface>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c124:	f7f5 fb45 	bl	80017b2 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c128:	4805      	ldr	r0, [pc, #20]	; (800c140 <MX_USB_DEVICE_Init+0x54>)
 800c12a:	f7fe ff88 	bl	800b03e <USBD_Start>
 800c12e:	4603      	mov	r3, r0
 800c130:	2b00      	cmp	r3, #0
 800c132:	d001      	beq.n	800c138 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c134:	f7f5 fb3d 	bl	80017b2 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c138:	bf00      	nop
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	20000130 	.word	0x20000130
 800c140:	200003ec 	.word	0x200003ec
 800c144:	2000001c 	.word	0x2000001c
 800c148:	20000120 	.word	0x20000120

0800c14c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c150:	2200      	movs	r2, #0
 800c152:	4905      	ldr	r1, [pc, #20]	; (800c168 <CDC_Init_FS+0x1c>)
 800c154:	4805      	ldr	r0, [pc, #20]	; (800c16c <CDC_Init_FS+0x20>)
 800c156:	f7fe fea9 	bl	800aeac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c15a:	4905      	ldr	r1, [pc, #20]	; (800c170 <CDC_Init_FS+0x24>)
 800c15c:	4803      	ldr	r0, [pc, #12]	; (800c16c <CDC_Init_FS+0x20>)
 800c15e:	f7fe febe 	bl	800aede <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c162:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c164:	4618      	mov	r0, r3
 800c166:	bd80      	pop	{r7, pc}
 800c168:	20000ab0 	.word	0x20000ab0
 800c16c:	200003ec 	.word	0x200003ec
 800c170:	200006b0 	.word	0x200006b0

0800c174 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c174:	b480      	push	{r7}
 800c176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c178:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bc80      	pop	{r7}
 800c180:	4770      	bx	lr
	...

0800c184 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	4603      	mov	r3, r0
 800c18c:	6039      	str	r1, [r7, #0]
 800c18e:	71fb      	strb	r3, [r7, #7]
 800c190:	4613      	mov	r3, r2
 800c192:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c194:	79fb      	ldrb	r3, [r7, #7]
 800c196:	2b23      	cmp	r3, #35	; 0x23
 800c198:	d84a      	bhi.n	800c230 <CDC_Control_FS+0xac>
 800c19a:	a201      	add	r2, pc, #4	; (adr r2, 800c1a0 <CDC_Control_FS+0x1c>)
 800c19c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a0:	0800c231 	.word	0x0800c231
 800c1a4:	0800c231 	.word	0x0800c231
 800c1a8:	0800c231 	.word	0x0800c231
 800c1ac:	0800c231 	.word	0x0800c231
 800c1b0:	0800c231 	.word	0x0800c231
 800c1b4:	0800c231 	.word	0x0800c231
 800c1b8:	0800c231 	.word	0x0800c231
 800c1bc:	0800c231 	.word	0x0800c231
 800c1c0:	0800c231 	.word	0x0800c231
 800c1c4:	0800c231 	.word	0x0800c231
 800c1c8:	0800c231 	.word	0x0800c231
 800c1cc:	0800c231 	.word	0x0800c231
 800c1d0:	0800c231 	.word	0x0800c231
 800c1d4:	0800c231 	.word	0x0800c231
 800c1d8:	0800c231 	.word	0x0800c231
 800c1dc:	0800c231 	.word	0x0800c231
 800c1e0:	0800c231 	.word	0x0800c231
 800c1e4:	0800c231 	.word	0x0800c231
 800c1e8:	0800c231 	.word	0x0800c231
 800c1ec:	0800c231 	.word	0x0800c231
 800c1f0:	0800c231 	.word	0x0800c231
 800c1f4:	0800c231 	.word	0x0800c231
 800c1f8:	0800c231 	.word	0x0800c231
 800c1fc:	0800c231 	.word	0x0800c231
 800c200:	0800c231 	.word	0x0800c231
 800c204:	0800c231 	.word	0x0800c231
 800c208:	0800c231 	.word	0x0800c231
 800c20c:	0800c231 	.word	0x0800c231
 800c210:	0800c231 	.word	0x0800c231
 800c214:	0800c231 	.word	0x0800c231
 800c218:	0800c231 	.word	0x0800c231
 800c21c:	0800c231 	.word	0x0800c231
 800c220:	0800c231 	.word	0x0800c231
 800c224:	0800c231 	.word	0x0800c231
 800c228:	0800c231 	.word	0x0800c231
 800c22c:	0800c231 	.word	0x0800c231
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c230:	bf00      	nop
  }

  return (USBD_OK);
 800c232:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c234:	4618      	mov	r0, r3
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	bc80      	pop	{r7}
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop

0800c240 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  for (int i = 0; i < *Len; ++i)
 800c24a:	2300      	movs	r3, #0
 800c24c:	60fb      	str	r3, [r7, #12]
 800c24e:	e00b      	b.n	800c268 <CDC_Receive_FS+0x28>
  {
	  Buffer_Write(FIFO_buf, Buf[i]);
 800c250:	4b11      	ldr	r3, [pc, #68]	; (800c298 <CDC_Receive_FS+0x58>)
 800c252:	6818      	ldr	r0, [r3, #0]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	687a      	ldr	r2, [r7, #4]
 800c258:	4413      	add	r3, r2
 800c25a:	781b      	ldrb	r3, [r3, #0]
 800c25c:	4619      	mov	r1, r3
 800c25e:	f7f4 fecd 	bl	8000ffc <Buffer_Write>
  for (int i = 0; i < *Len; ++i)
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	3301      	adds	r3, #1
 800c266:	60fb      	str	r3, [r7, #12]
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	681a      	ldr	r2, [r3, #0]
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	429a      	cmp	r2, r3
 800c270:	d8ee      	bhi.n	800c250 <CDC_Receive_FS+0x10>
  }
  memset(Buf, 0, *Len);
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	461a      	mov	r2, r3
 800c278:	2100      	movs	r1, #0
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f001 fd0a 	bl	800dc94 <memset>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c280:	6879      	ldr	r1, [r7, #4]
 800c282:	4806      	ldr	r0, [pc, #24]	; (800c29c <CDC_Receive_FS+0x5c>)
 800c284:	f7fe fe2b 	bl	800aede <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c288:	4804      	ldr	r0, [pc, #16]	; (800c29c <CDC_Receive_FS+0x5c>)
 800c28a:	f7fe fe6a 	bl	800af62 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c28e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c290:	4618      	mov	r0, r3
 800c292:	3710      	adds	r7, #16
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}
 800c298:	20000384 	.word	0x20000384
 800c29c:	200003ec 	.word	0x200003ec

0800c2a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c2b0:	4b0d      	ldr	r3, [pc, #52]	; (800c2e8 <CDC_Transmit_FS+0x48>)
 800c2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2b6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d001      	beq.n	800c2c6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e00b      	b.n	800c2de <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c2c6:	887b      	ldrh	r3, [r7, #2]
 800c2c8:	461a      	mov	r2, r3
 800c2ca:	6879      	ldr	r1, [r7, #4]
 800c2cc:	4806      	ldr	r0, [pc, #24]	; (800c2e8 <CDC_Transmit_FS+0x48>)
 800c2ce:	f7fe fded 	bl	800aeac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c2d2:	4805      	ldr	r0, [pc, #20]	; (800c2e8 <CDC_Transmit_FS+0x48>)
 800c2d4:	f7fe fe16 	bl	800af04 <USBD_CDC_TransmitPacket>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3710      	adds	r7, #16
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	200003ec 	.word	0x200003ec

0800c2ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	6039      	str	r1, [r7, #0]
 800c2f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2212      	movs	r2, #18
 800c2fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c2fe:	4b03      	ldr	r3, [pc, #12]	; (800c30c <USBD_FS_DeviceDescriptor+0x20>)
}
 800c300:	4618      	mov	r0, r3
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	bc80      	pop	{r7}
 800c308:	4770      	bx	lr
 800c30a:	bf00      	nop
 800c30c:	2000014c 	.word	0x2000014c

0800c310 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	4603      	mov	r3, r0
 800c318:	6039      	str	r1, [r7, #0]
 800c31a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	2204      	movs	r2, #4
 800c320:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c322:	4b03      	ldr	r3, [pc, #12]	; (800c330 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c324:	4618      	mov	r0, r3
 800c326:	370c      	adds	r7, #12
 800c328:	46bd      	mov	sp, r7
 800c32a:	bc80      	pop	{r7}
 800c32c:	4770      	bx	lr
 800c32e:	bf00      	nop
 800c330:	20000160 	.word	0x20000160

0800c334 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b082      	sub	sp, #8
 800c338:	af00      	add	r7, sp, #0
 800c33a:	4603      	mov	r3, r0
 800c33c:	6039      	str	r1, [r7, #0]
 800c33e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c340:	79fb      	ldrb	r3, [r7, #7]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d105      	bne.n	800c352 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c346:	683a      	ldr	r2, [r7, #0]
 800c348:	4907      	ldr	r1, [pc, #28]	; (800c368 <USBD_FS_ProductStrDescriptor+0x34>)
 800c34a:	4808      	ldr	r0, [pc, #32]	; (800c36c <USBD_FS_ProductStrDescriptor+0x38>)
 800c34c:	f7ff fdf0 	bl	800bf30 <USBD_GetString>
 800c350:	e004      	b.n	800c35c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c352:	683a      	ldr	r2, [r7, #0]
 800c354:	4904      	ldr	r1, [pc, #16]	; (800c368 <USBD_FS_ProductStrDescriptor+0x34>)
 800c356:	4805      	ldr	r0, [pc, #20]	; (800c36c <USBD_FS_ProductStrDescriptor+0x38>)
 800c358:	f7ff fdea 	bl	800bf30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c35c:	4b02      	ldr	r3, [pc, #8]	; (800c368 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3708      	adds	r7, #8
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
 800c366:	bf00      	nop
 800c368:	20000eb0 	.word	0x20000eb0
 800c36c:	0800de30 	.word	0x0800de30

0800c370 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	4603      	mov	r3, r0
 800c378:	6039      	str	r1, [r7, #0]
 800c37a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c37c:	683a      	ldr	r2, [r7, #0]
 800c37e:	4904      	ldr	r1, [pc, #16]	; (800c390 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c380:	4804      	ldr	r0, [pc, #16]	; (800c394 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c382:	f7ff fdd5 	bl	800bf30 <USBD_GetString>
  return USBD_StrDesc;
 800c386:	4b02      	ldr	r3, [pc, #8]	; (800c390 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c388:	4618      	mov	r0, r3
 800c38a:	3708      	adds	r7, #8
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}
 800c390:	20000eb0 	.word	0x20000eb0
 800c394:	0800de48 	.word	0x0800de48

0800c398 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	4603      	mov	r3, r0
 800c3a0:	6039      	str	r1, [r7, #0]
 800c3a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	221a      	movs	r2, #26
 800c3a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c3aa:	f000 f843 	bl	800c434 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c3ae:	4b02      	ldr	r3, [pc, #8]	; (800c3b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3708      	adds	r7, #8
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}
 800c3b8:	20000164 	.word	0x20000164

0800c3bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b082      	sub	sp, #8
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	6039      	str	r1, [r7, #0]
 800c3c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c3c8:	79fb      	ldrb	r3, [r7, #7]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d105      	bne.n	800c3da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	4907      	ldr	r1, [pc, #28]	; (800c3f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c3d2:	4808      	ldr	r0, [pc, #32]	; (800c3f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c3d4:	f7ff fdac 	bl	800bf30 <USBD_GetString>
 800c3d8:	e004      	b.n	800c3e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c3da:	683a      	ldr	r2, [r7, #0]
 800c3dc:	4904      	ldr	r1, [pc, #16]	; (800c3f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c3de:	4805      	ldr	r0, [pc, #20]	; (800c3f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c3e0:	f7ff fda6 	bl	800bf30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3e4:	4b02      	ldr	r3, [pc, #8]	; (800c3f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3708      	adds	r7, #8
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	20000eb0 	.word	0x20000eb0
 800c3f4:	0800de5c 	.word	0x0800de5c

0800c3f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b082      	sub	sp, #8
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	4603      	mov	r3, r0
 800c400:	6039      	str	r1, [r7, #0]
 800c402:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c404:	79fb      	ldrb	r3, [r7, #7]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d105      	bne.n	800c416 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c40a:	683a      	ldr	r2, [r7, #0]
 800c40c:	4907      	ldr	r1, [pc, #28]	; (800c42c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c40e:	4808      	ldr	r0, [pc, #32]	; (800c430 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c410:	f7ff fd8e 	bl	800bf30 <USBD_GetString>
 800c414:	e004      	b.n	800c420 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c416:	683a      	ldr	r2, [r7, #0]
 800c418:	4904      	ldr	r1, [pc, #16]	; (800c42c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c41a:	4805      	ldr	r0, [pc, #20]	; (800c430 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c41c:	f7ff fd88 	bl	800bf30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c420:	4b02      	ldr	r3, [pc, #8]	; (800c42c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c422:	4618      	mov	r0, r3
 800c424:	3708      	adds	r7, #8
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	20000eb0 	.word	0x20000eb0
 800c430:	0800de68 	.word	0x0800de68

0800c434 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b084      	sub	sp, #16
 800c438:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c43a:	4b0f      	ldr	r3, [pc, #60]	; (800c478 <Get_SerialNum+0x44>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c440:	4b0e      	ldr	r3, [pc, #56]	; (800c47c <Get_SerialNum+0x48>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c446:	4b0e      	ldr	r3, [pc, #56]	; (800c480 <Get_SerialNum+0x4c>)
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c44c:	68fa      	ldr	r2, [r7, #12]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	4413      	add	r3, r2
 800c452:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d009      	beq.n	800c46e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c45a:	2208      	movs	r2, #8
 800c45c:	4909      	ldr	r1, [pc, #36]	; (800c484 <Get_SerialNum+0x50>)
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	f000 f814 	bl	800c48c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c464:	2204      	movs	r2, #4
 800c466:	4908      	ldr	r1, [pc, #32]	; (800c488 <Get_SerialNum+0x54>)
 800c468:	68b8      	ldr	r0, [r7, #8]
 800c46a:	f000 f80f 	bl	800c48c <IntToUnicode>
  }
}
 800c46e:	bf00      	nop
 800c470:	3710      	adds	r7, #16
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
 800c476:	bf00      	nop
 800c478:	1ffff7e8 	.word	0x1ffff7e8
 800c47c:	1ffff7ec 	.word	0x1ffff7ec
 800c480:	1ffff7f0 	.word	0x1ffff7f0
 800c484:	20000166 	.word	0x20000166
 800c488:	20000176 	.word	0x20000176

0800c48c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b087      	sub	sp, #28
 800c490:	af00      	add	r7, sp, #0
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	4613      	mov	r3, r2
 800c498:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c49a:	2300      	movs	r3, #0
 800c49c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c49e:	2300      	movs	r3, #0
 800c4a0:	75fb      	strb	r3, [r7, #23]
 800c4a2:	e027      	b.n	800c4f4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	0f1b      	lsrs	r3, r3, #28
 800c4a8:	2b09      	cmp	r3, #9
 800c4aa:	d80b      	bhi.n	800c4c4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	0f1b      	lsrs	r3, r3, #28
 800c4b0:	b2da      	uxtb	r2, r3
 800c4b2:	7dfb      	ldrb	r3, [r7, #23]
 800c4b4:	005b      	lsls	r3, r3, #1
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	440b      	add	r3, r1
 800c4bc:	3230      	adds	r2, #48	; 0x30
 800c4be:	b2d2      	uxtb	r2, r2
 800c4c0:	701a      	strb	r2, [r3, #0]
 800c4c2:	e00a      	b.n	800c4da <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	0f1b      	lsrs	r3, r3, #28
 800c4c8:	b2da      	uxtb	r2, r3
 800c4ca:	7dfb      	ldrb	r3, [r7, #23]
 800c4cc:	005b      	lsls	r3, r3, #1
 800c4ce:	4619      	mov	r1, r3
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	440b      	add	r3, r1
 800c4d4:	3237      	adds	r2, #55	; 0x37
 800c4d6:	b2d2      	uxtb	r2, r2
 800c4d8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	011b      	lsls	r3, r3, #4
 800c4de:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c4e0:	7dfb      	ldrb	r3, [r7, #23]
 800c4e2:	005b      	lsls	r3, r3, #1
 800c4e4:	3301      	adds	r3, #1
 800c4e6:	68ba      	ldr	r2, [r7, #8]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c4ee:	7dfb      	ldrb	r3, [r7, #23]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	75fb      	strb	r3, [r7, #23]
 800c4f4:	7dfa      	ldrb	r2, [r7, #23]
 800c4f6:	79fb      	ldrb	r3, [r7, #7]
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d3d3      	bcc.n	800c4a4 <IntToUnicode+0x18>
  }
}
 800c4fc:	bf00      	nop
 800c4fe:	bf00      	nop
 800c500:	371c      	adds	r7, #28
 800c502:	46bd      	mov	sp, r7
 800c504:	bc80      	pop	{r7}
 800c506:	4770      	bx	lr

0800c508 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b084      	sub	sp, #16
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a0d      	ldr	r2, [pc, #52]	; (800c54c <HAL_PCD_MspInit+0x44>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d113      	bne.n	800c542 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c51a:	4b0d      	ldr	r3, [pc, #52]	; (800c550 <HAL_PCD_MspInit+0x48>)
 800c51c:	69db      	ldr	r3, [r3, #28]
 800c51e:	4a0c      	ldr	r2, [pc, #48]	; (800c550 <HAL_PCD_MspInit+0x48>)
 800c520:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c524:	61d3      	str	r3, [r2, #28]
 800c526:	4b0a      	ldr	r3, [pc, #40]	; (800c550 <HAL_PCD_MspInit+0x48>)
 800c528:	69db      	ldr	r3, [r3, #28]
 800c52a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c52e:	60fb      	str	r3, [r7, #12]
 800c530:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800c532:	2200      	movs	r2, #0
 800c534:	2100      	movs	r1, #0
 800c536:	2014      	movs	r0, #20
 800c538:	f7f5 fc97 	bl	8001e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800c53c:	2014      	movs	r0, #20
 800c53e:	f7f5 fcb0 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c542:	bf00      	nop
 800c544:	3710      	adds	r7, #16
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	40005c00 	.word	0x40005c00
 800c550:	40021000 	.word	0x40021000

0800c554 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800c568:	4619      	mov	r1, r3
 800c56a:	4610      	mov	r0, r2
 800c56c:	f7fe fdaf 	bl	800b0ce <USBD_LL_SetupStage>
}
 800c570:	bf00      	nop
 800c572:	3708      	adds	r7, #8
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	460b      	mov	r3, r1
 800c582:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c58a:	78fa      	ldrb	r2, [r7, #3]
 800c58c:	6879      	ldr	r1, [r7, #4]
 800c58e:	4613      	mov	r3, r2
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	4413      	add	r3, r2
 800c594:	00db      	lsls	r3, r3, #3
 800c596:	440b      	add	r3, r1
 800c598:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	78fb      	ldrb	r3, [r7, #3]
 800c5a0:	4619      	mov	r1, r3
 800c5a2:	f7fe fde1 	bl	800b168 <USBD_LL_DataOutStage>
}
 800c5a6:	bf00      	nop
 800c5a8:	3708      	adds	r7, #8
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5ae:	b580      	push	{r7, lr}
 800c5b0:	b082      	sub	sp, #8
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800c5c0:	78fa      	ldrb	r2, [r7, #3]
 800c5c2:	6879      	ldr	r1, [r7, #4]
 800c5c4:	4613      	mov	r3, r2
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	4413      	add	r3, r2
 800c5ca:	00db      	lsls	r3, r3, #3
 800c5cc:	440b      	add	r3, r1
 800c5ce:	333c      	adds	r3, #60	; 0x3c
 800c5d0:	681a      	ldr	r2, [r3, #0]
 800c5d2:	78fb      	ldrb	r3, [r7, #3]
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	f7fe fe38 	bl	800b24a <USBD_LL_DataInStage>
}
 800c5da:	bf00      	nop
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}

0800c5e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	b082      	sub	sp, #8
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f7fe ff48 	bl	800b486 <USBD_LL_SOF>
}
 800c5f6:	bf00      	nop
 800c5f8:	3708      	adds	r7, #8
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}

0800c5fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5fe:	b580      	push	{r7, lr}
 800c600:	b084      	sub	sp, #16
 800c602:	af00      	add	r7, sp, #0
 800c604:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c606:	2301      	movs	r3, #1
 800c608:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	2b02      	cmp	r3, #2
 800c610:	d001      	beq.n	800c616 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c612:	f7f5 f8ce 	bl	80017b2 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c61c:	7bfa      	ldrb	r2, [r7, #15]
 800c61e:	4611      	mov	r1, r2
 800c620:	4618      	mov	r0, r3
 800c622:	f7fe fef8 	bl	800b416 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c62c:	4618      	mov	r0, r3
 800c62e:	f7fe feb1 	bl	800b394 <USBD_LL_Reset>
}
 800c632:	bf00      	nop
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}
	...

0800c63c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7fe fef2 	bl	800b434 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	699b      	ldr	r3, [r3, #24]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d005      	beq.n	800c664 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c658:	4b04      	ldr	r3, [pc, #16]	; (800c66c <HAL_PCD_SuspendCallback+0x30>)
 800c65a:	691b      	ldr	r3, [r3, #16]
 800c65c:	4a03      	ldr	r2, [pc, #12]	; (800c66c <HAL_PCD_SuspendCallback+0x30>)
 800c65e:	f043 0306 	orr.w	r3, r3, #6
 800c662:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c664:	bf00      	nop
 800c666:	3708      	adds	r7, #8
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}
 800c66c:	e000ed00 	.word	0xe000ed00

0800c670 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b082      	sub	sp, #8
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fe feec 	bl	800b45c <USBD_LL_Resume>
}
 800c684:	bf00      	nop
 800c686:	3708      	adds	r7, #8
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c694:	4a28      	ldr	r2, [pc, #160]	; (800c738 <USBD_LL_Init+0xac>)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	4a26      	ldr	r2, [pc, #152]	; (800c738 <USBD_LL_Init+0xac>)
 800c6a0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800c6a4:	4b24      	ldr	r3, [pc, #144]	; (800c738 <USBD_LL_Init+0xac>)
 800c6a6:	4a25      	ldr	r2, [pc, #148]	; (800c73c <USBD_LL_Init+0xb0>)
 800c6a8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c6aa:	4b23      	ldr	r3, [pc, #140]	; (800c738 <USBD_LL_Init+0xac>)
 800c6ac:	2208      	movs	r2, #8
 800c6ae:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c6b0:	4b21      	ldr	r3, [pc, #132]	; (800c738 <USBD_LL_Init+0xac>)
 800c6b2:	2202      	movs	r2, #2
 800c6b4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c6b6:	4b20      	ldr	r3, [pc, #128]	; (800c738 <USBD_LL_Init+0xac>)
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c6bc:	4b1e      	ldr	r3, [pc, #120]	; (800c738 <USBD_LL_Init+0xac>)
 800c6be:	2200      	movs	r2, #0
 800c6c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c6c2:	4b1d      	ldr	r3, [pc, #116]	; (800c738 <USBD_LL_Init+0xac>)
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c6c8:	481b      	ldr	r0, [pc, #108]	; (800c738 <USBD_LL_Init+0xac>)
 800c6ca:	f7f8 fe4f 	bl	800536c <HAL_PCD_Init>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d001      	beq.n	800c6d8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800c6d4:	f7f5 f86d 	bl	80017b2 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c6de:	2318      	movs	r3, #24
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	2100      	movs	r1, #0
 800c6e4:	f7fa fac3 	bl	8006c6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c6ee:	2358      	movs	r3, #88	; 0x58
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	2180      	movs	r1, #128	; 0x80
 800c6f4:	f7fa fabb 	bl	8006c6e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c6fe:	23c0      	movs	r3, #192	; 0xc0
 800c700:	2200      	movs	r2, #0
 800c702:	2181      	movs	r1, #129	; 0x81
 800c704:	f7fa fab3 	bl	8006c6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c70e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800c712:	2200      	movs	r2, #0
 800c714:	2101      	movs	r1, #1
 800c716:	f7fa faaa 	bl	8006c6e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c720:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c724:	2200      	movs	r2, #0
 800c726:	2182      	movs	r1, #130	; 0x82
 800c728:	f7fa faa1 	bl	8006c6e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c72c:	2300      	movs	r3, #0
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3708      	adds	r7, #8
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}
 800c736:	bf00      	nop
 800c738:	200010b0 	.word	0x200010b0
 800c73c:	40005c00 	.word	0x40005c00

0800c740 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c748:	2300      	movs	r3, #0
 800c74a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c74c:	2300      	movs	r3, #0
 800c74e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c756:	4618      	mov	r0, r3
 800c758:	f7f8 ff13 	bl	8005582 <HAL_PCD_Start>
 800c75c:	4603      	mov	r3, r0
 800c75e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c760:	7bfb      	ldrb	r3, [r7, #15]
 800c762:	4618      	mov	r0, r3
 800c764:	f000 f94e 	bl	800ca04 <USBD_Get_USB_Status>
 800c768:	4603      	mov	r3, r0
 800c76a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c76c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c76e:	4618      	mov	r0, r3
 800c770:	3710      	adds	r7, #16
 800c772:	46bd      	mov	sp, r7
 800c774:	bd80      	pop	{r7, pc}

0800c776 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c776:	b580      	push	{r7, lr}
 800c778:	b084      	sub	sp, #16
 800c77a:	af00      	add	r7, sp, #0
 800c77c:	6078      	str	r0, [r7, #4]
 800c77e:	4608      	mov	r0, r1
 800c780:	4611      	mov	r1, r2
 800c782:	461a      	mov	r2, r3
 800c784:	4603      	mov	r3, r0
 800c786:	70fb      	strb	r3, [r7, #3]
 800c788:	460b      	mov	r3, r1
 800c78a:	70bb      	strb	r3, [r7, #2]
 800c78c:	4613      	mov	r3, r2
 800c78e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c790:	2300      	movs	r3, #0
 800c792:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c794:	2300      	movs	r3, #0
 800c796:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c79e:	78bb      	ldrb	r3, [r7, #2]
 800c7a0:	883a      	ldrh	r2, [r7, #0]
 800c7a2:	78f9      	ldrb	r1, [r7, #3]
 800c7a4:	f7f9 f88b 	bl	80058be <HAL_PCD_EP_Open>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7ac:	7bfb      	ldrb	r3, [r7, #15]
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f000 f928 	bl	800ca04 <USBD_Get_USB_Status>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3710      	adds	r7, #16
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}

0800c7c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b084      	sub	sp, #16
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c7dc:	78fa      	ldrb	r2, [r7, #3]
 800c7de:	4611      	mov	r1, r2
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f7f9 f8d2 	bl	800598a <HAL_PCD_EP_Close>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7ea:	7bfb      	ldrb	r3, [r7, #15]
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f000 f909 	bl	800ca04 <USBD_Get_USB_Status>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	3710      	adds	r7, #16
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b084      	sub	sp, #16
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
 800c808:	460b      	mov	r3, r1
 800c80a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c80c:	2300      	movs	r3, #0
 800c80e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c810:	2300      	movs	r3, #0
 800c812:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c81a:	78fa      	ldrb	r2, [r7, #3]
 800c81c:	4611      	mov	r1, r2
 800c81e:	4618      	mov	r0, r3
 800c820:	f7f9 f992 	bl	8005b48 <HAL_PCD_EP_SetStall>
 800c824:	4603      	mov	r3, r0
 800c826:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c828:	7bfb      	ldrb	r3, [r7, #15]
 800c82a:	4618      	mov	r0, r3
 800c82c:	f000 f8ea 	bl	800ca04 <USBD_Get_USB_Status>
 800c830:	4603      	mov	r3, r0
 800c832:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c834:	7bbb      	ldrb	r3, [r7, #14]
}
 800c836:	4618      	mov	r0, r3
 800c838:	3710      	adds	r7, #16
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}

0800c83e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c83e:	b580      	push	{r7, lr}
 800c840:	b084      	sub	sp, #16
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
 800c846:	460b      	mov	r3, r1
 800c848:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c84a:	2300      	movs	r3, #0
 800c84c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c84e:	2300      	movs	r3, #0
 800c850:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c858:	78fa      	ldrb	r2, [r7, #3]
 800c85a:	4611      	mov	r1, r2
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7f9 f9d3 	bl	8005c08 <HAL_PCD_EP_ClrStall>
 800c862:	4603      	mov	r3, r0
 800c864:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c866:	7bfb      	ldrb	r3, [r7, #15]
 800c868:	4618      	mov	r0, r3
 800c86a:	f000 f8cb 	bl	800ca04 <USBD_Get_USB_Status>
 800c86e:	4603      	mov	r3, r0
 800c870:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c872:	7bbb      	ldrb	r3, [r7, #14]
}
 800c874:	4618      	mov	r0, r3
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b085      	sub	sp, #20
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	460b      	mov	r3, r1
 800c886:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c88e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c890:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c894:	2b00      	cmp	r3, #0
 800c896:	da0c      	bge.n	800c8b2 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c898:	78fb      	ldrb	r3, [r7, #3]
 800c89a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c89e:	68f9      	ldr	r1, [r7, #12]
 800c8a0:	1c5a      	adds	r2, r3, #1
 800c8a2:	4613      	mov	r3, r2
 800c8a4:	009b      	lsls	r3, r3, #2
 800c8a6:	4413      	add	r3, r2
 800c8a8:	00db      	lsls	r3, r3, #3
 800c8aa:	440b      	add	r3, r1
 800c8ac:	3302      	adds	r3, #2
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	e00b      	b.n	800c8ca <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c8b2:	78fb      	ldrb	r3, [r7, #3]
 800c8b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8b8:	68f9      	ldr	r1, [r7, #12]
 800c8ba:	4613      	mov	r3, r2
 800c8bc:	009b      	lsls	r3, r3, #2
 800c8be:	4413      	add	r3, r2
 800c8c0:	00db      	lsls	r3, r3, #3
 800c8c2:	440b      	add	r3, r1
 800c8c4:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800c8c8:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3714      	adds	r7, #20
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bc80      	pop	{r7}
 800c8d2:	4770      	bx	lr

0800c8d4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	460b      	mov	r3, r1
 800c8de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c8ee:	78fa      	ldrb	r2, [r7, #3]
 800c8f0:	4611      	mov	r1, r2
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7f8 ffbe 	bl	8005874 <HAL_PCD_SetAddress>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8fc:	7bfb      	ldrb	r3, [r7, #15]
 800c8fe:	4618      	mov	r0, r3
 800c900:	f000 f880 	bl	800ca04 <USBD_Get_USB_Status>
 800c904:	4603      	mov	r3, r0
 800c906:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c908:	7bbb      	ldrb	r3, [r7, #14]
}
 800c90a:	4618      	mov	r0, r3
 800c90c:	3710      	adds	r7, #16
 800c90e:	46bd      	mov	sp, r7
 800c910:	bd80      	pop	{r7, pc}

0800c912 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c912:	b580      	push	{r7, lr}
 800c914:	b086      	sub	sp, #24
 800c916:	af00      	add	r7, sp, #0
 800c918:	60f8      	str	r0, [r7, #12]
 800c91a:	607a      	str	r2, [r7, #4]
 800c91c:	461a      	mov	r2, r3
 800c91e:	460b      	mov	r3, r1
 800c920:	72fb      	strb	r3, [r7, #11]
 800c922:	4613      	mov	r3, r2
 800c924:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c926:	2300      	movs	r3, #0
 800c928:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c92a:	2300      	movs	r3, #0
 800c92c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c934:	893b      	ldrh	r3, [r7, #8]
 800c936:	7af9      	ldrb	r1, [r7, #11]
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	f7f9 f8c2 	bl	8005ac2 <HAL_PCD_EP_Transmit>
 800c93e:	4603      	mov	r3, r0
 800c940:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c942:	7dfb      	ldrb	r3, [r7, #23]
 800c944:	4618      	mov	r0, r3
 800c946:	f000 f85d 	bl	800ca04 <USBD_Get_USB_Status>
 800c94a:	4603      	mov	r3, r0
 800c94c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c94e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c950:	4618      	mov	r0, r3
 800c952:	3718      	adds	r7, #24
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}

0800c958 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b086      	sub	sp, #24
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	607a      	str	r2, [r7, #4]
 800c962:	461a      	mov	r2, r3
 800c964:	460b      	mov	r3, r1
 800c966:	72fb      	strb	r3, [r7, #11]
 800c968:	4613      	mov	r3, r2
 800c96a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c96c:	2300      	movs	r3, #0
 800c96e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c970:	2300      	movs	r3, #0
 800c972:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800c97a:	893b      	ldrh	r3, [r7, #8]
 800c97c:	7af9      	ldrb	r1, [r7, #11]
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	f7f9 f84b 	bl	8005a1a <HAL_PCD_EP_Receive>
 800c984:	4603      	mov	r3, r0
 800c986:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c988:	7dfb      	ldrb	r3, [r7, #23]
 800c98a:	4618      	mov	r0, r3
 800c98c:	f000 f83a 	bl	800ca04 <USBD_Get_USB_Status>
 800c990:	4603      	mov	r3, r0
 800c992:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c994:	7dbb      	ldrb	r3, [r7, #22]
}
 800c996:	4618      	mov	r0, r3
 800c998:	3718      	adds	r7, #24
 800c99a:	46bd      	mov	sp, r7
 800c99c:	bd80      	pop	{r7, pc}

0800c99e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c99e:	b580      	push	{r7, lr}
 800c9a0:	b082      	sub	sp, #8
 800c9a2:	af00      	add	r7, sp, #0
 800c9a4:	6078      	str	r0, [r7, #4]
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c9b0:	78fa      	ldrb	r2, [r7, #3]
 800c9b2:	4611      	mov	r1, r2
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f7f9 f86d 	bl	8005a94 <HAL_PCD_EP_GetRxCount>
 800c9ba:	4603      	mov	r3, r0
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3708      	adds	r7, #8
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}

0800c9c4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c9cc:	4b02      	ldr	r3, [pc, #8]	; (800c9d8 <USBD_static_malloc+0x14>)
}
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	370c      	adds	r7, #12
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bc80      	pop	{r7}
 800c9d6:	4770      	bx	lr
 800c9d8:	2000139c 	.word	0x2000139c

0800c9dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b083      	sub	sp, #12
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]

}
 800c9e4:	bf00      	nop
 800c9e6:	370c      	adds	r7, #12
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bc80      	pop	{r7}
 800c9ec:	4770      	bx	lr

0800c9ee <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c9ee:	b480      	push	{r7}
 800c9f0:	b083      	sub	sp, #12
 800c9f2:	af00      	add	r7, sp, #0
 800c9f4:	6078      	str	r0, [r7, #4]
 800c9f6:	460b      	mov	r3, r1
 800c9f8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c9fa:	bf00      	nop
 800c9fc:	370c      	adds	r7, #12
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bc80      	pop	{r7}
 800ca02:	4770      	bx	lr

0800ca04 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b085      	sub	sp, #20
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ca12:	79fb      	ldrb	r3, [r7, #7]
 800ca14:	2b03      	cmp	r3, #3
 800ca16:	d817      	bhi.n	800ca48 <USBD_Get_USB_Status+0x44>
 800ca18:	a201      	add	r2, pc, #4	; (adr r2, 800ca20 <USBD_Get_USB_Status+0x1c>)
 800ca1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca1e:	bf00      	nop
 800ca20:	0800ca31 	.word	0x0800ca31
 800ca24:	0800ca37 	.word	0x0800ca37
 800ca28:	0800ca3d 	.word	0x0800ca3d
 800ca2c:	0800ca43 	.word	0x0800ca43
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca30:	2300      	movs	r3, #0
 800ca32:	73fb      	strb	r3, [r7, #15]
    break;
 800ca34:	e00b      	b.n	800ca4e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca36:	2302      	movs	r3, #2
 800ca38:	73fb      	strb	r3, [r7, #15]
    break;
 800ca3a:	e008      	b.n	800ca4e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	73fb      	strb	r3, [r7, #15]
    break;
 800ca40:	e005      	b.n	800ca4e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ca42:	2302      	movs	r3, #2
 800ca44:	73fb      	strb	r3, [r7, #15]
    break;
 800ca46:	e002      	b.n	800ca4e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ca48:	2302      	movs	r3, #2
 800ca4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca4c:	bf00      	nop
  }
  return usb_status;
 800ca4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca50:	4618      	mov	r0, r3
 800ca52:	3714      	adds	r7, #20
 800ca54:	46bd      	mov	sp, r7
 800ca56:	bc80      	pop	{r7}
 800ca58:	4770      	bx	lr
 800ca5a:	bf00      	nop

0800ca5c <BMX055_init_globals>:
float q[4] = {1.0f, 0.0f, 0.0f, 0.0f};    // vector to hold quaternion
float eInt[3] = {0.0f, 0.0f, 0.0f};       // vector to hold integral error for Mahony method


void BMX055_init_globals()
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	b083      	sub	sp, #12
 800ca60:	af00      	add	r7, sp, #0
	Gscale = GFS_125DPS;
 800ca62:	4b23      	ldr	r3, [pc, #140]	; (800caf0 <BMX055_init_globals+0x94>)
 800ca64:	2204      	movs	r2, #4
 800ca66:	701a      	strb	r2, [r3, #0]
	GODRBW = G_200Hz23Hz;      // set gyro ODR and bandwidth
 800ca68:	4b22      	ldr	r3, [pc, #136]	; (800caf4 <BMX055_init_globals+0x98>)
 800ca6a:	2204      	movs	r2, #4
 800ca6c:	701a      	strb	r2, [r3, #0]
	Ascale = AFS_2G;           // set accel full scale
 800ca6e:	4b22      	ldr	r3, [pc, #136]	; (800caf8 <BMX055_init_globals+0x9c>)
 800ca70:	2203      	movs	r2, #3
 800ca72:	701a      	strb	r2, [r3, #0]
	ACCBW  = 0x08 | ABW_16Hz;  // Choose bandwidth for accelerometer, need bit 3 = 1 to enable bandwidth choice in enum
 800ca74:	4b21      	ldr	r3, [pc, #132]	; (800cafc <BMX055_init_globals+0xa0>)
 800ca76:	2209      	movs	r2, #9
 800ca78:	701a      	strb	r2, [r3, #0]
	Mmode  = Regular;          // Choose magnetometer operation mode
 800ca7a:	4b21      	ldr	r3, [pc, #132]	; (800cb00 <BMX055_init_globals+0xa4>)
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	701a      	strb	r2, [r3, #0]
	MODR   = MODR_10Hz;
 800ca80:	4b20      	ldr	r3, [pc, #128]	; (800cb04 <BMX055_init_globals+0xa8>)
 800ca82:	2200      	movs	r2, #0
 800ca84:	701a      	strb	r2, [r3, #0]

	intACC1   =  8;  // These are fixed on the BMX055 Mini Add-On for Teensy 3.1
 800ca86:	4b20      	ldr	r3, [pc, #128]	; (800cb08 <BMX055_init_globals+0xac>)
 800ca88:	2208      	movs	r2, #8
 800ca8a:	601a      	str	r2, [r3, #0]
	intACC2   =  9;
 800ca8c:	4b1f      	ldr	r3, [pc, #124]	; (800cb0c <BMX055_init_globals+0xb0>)
 800ca8e:	2209      	movs	r2, #9
 800ca90:	601a      	str	r2, [r3, #0]
	intGYRO1  = 11;
 800ca92:	4b1f      	ldr	r3, [pc, #124]	; (800cb10 <BMX055_init_globals+0xb4>)
 800ca94:	220b      	movs	r2, #11
 800ca96:	601a      	str	r2, [r3, #0]
	intGYRO2  = 10;
 800ca98:	4b1e      	ldr	r3, [pc, #120]	; (800cb14 <BMX055_init_globals+0xb8>)
 800ca9a:	220a      	movs	r2, #10
 800ca9c:	601a      	str	r2, [r3, #0]
	intMAG1   = 12;
 800ca9e:	4b1e      	ldr	r3, [pc, #120]	; (800cb18 <BMX055_init_globals+0xbc>)
 800caa0:	220c      	movs	r2, #12
 800caa2:	601a      	str	r2, [r3, #0]
	intDRDYM  = 15;
 800caa4:	4b1d      	ldr	r3, [pc, #116]	; (800cb1c <BMX055_init_globals+0xc0>)
 800caa6:	220f      	movs	r2, #15
 800caa8:	601a      	str	r2, [r3, #0]
	myLed     = 13;  // LED on the Teensy 3.1
 800caaa:	4b1d      	ldr	r3, [pc, #116]	; (800cb20 <BMX055_init_globals+0xc4>)
 800caac:	220d      	movs	r2, #13
 800caae:	601a      	str	r2, [r3, #0]

	// Bias corrections for gyro, accelerometer, mag
	for (int i=0; i < 3; i++)
 800cab0:	2300      	movs	r3, #0
 800cab2:	607b      	str	r3, [r7, #4]
 800cab4:	e012      	b.n	800cadc <BMX055_init_globals+0x80>
	{
		gyroBias[i] = 0;
 800cab6:	4a1b      	ldr	r2, [pc, #108]	; (800cb24 <BMX055_init_globals+0xc8>)
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f04f 0100 	mov.w	r1, #0
 800cabe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		accelBias[i] = 0;
 800cac2:	4a19      	ldr	r2, [pc, #100]	; (800cb28 <BMX055_init_globals+0xcc>)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f04f 0100 	mov.w	r1, #0
 800caca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		magBias[3] = 0;
 800cace:	4b17      	ldr	r3, [pc, #92]	; (800cb2c <BMX055_init_globals+0xd0>)
 800cad0:	f04f 0200 	mov.w	r2, #0
 800cad4:	60da      	str	r2, [r3, #12]
	for (int i=0; i < 3; i++)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	3301      	adds	r3, #1
 800cada:	607b      	str	r3, [r7, #4]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2b02      	cmp	r3, #2
 800cae0:	dde9      	ble.n	800cab6 <BMX055_init_globals+0x5a>
	}


}
 800cae2:	bf00      	nop
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	bc80      	pop	{r7}
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	200015bc 	.word	0x200015bc
 800caf4:	200015bd 	.word	0x200015bd
 800caf8:	200015be 	.word	0x200015be
 800cafc:	200015bf 	.word	0x200015bf
 800cb00:	200015c0 	.word	0x200015c0
 800cb04:	200015c1 	.word	0x200015c1
 800cb08:	200015e0 	.word	0x200015e0
 800cb0c:	200015e4 	.word	0x200015e4
 800cb10:	200015e8 	.word	0x200015e8
 800cb14:	200015ec 	.word	0x200015ec
 800cb18:	200015f0 	.word	0x200015f0
 800cb1c:	200015f4 	.word	0x200015f4
 800cb20:	200015f8 	.word	0x200015f8
 800cb24:	20001614 	.word	0x20001614
 800cb28:	20001620 	.word	0x20001620
 800cb2c:	2000162c 	.word	0x2000162c

0800cb30 <BMX055_setup>:

bool BMX055_setup()
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
//  display.clearDisplay();   // clears the screen and buffer

  // Read the BMX-055 WHO_AM_I registers, this is a good test of communication
//  Serial.println("BMX055 accelerometer...");

  uint8_t c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_WHOAMI);  // Read ACC WHO_AM_I register for BMX055
 800cb36:	2100      	movs	r1, #0
 800cb38:	2018      	movs	r0, #24
 800cb3a:	f000 fcf1 	bl	800d520 <readByte>
 800cb3e:	4603      	mov	r3, r0
 800cb40:	71fb      	strb	r3, [r7, #7]
//  display.setCursor(0,10); display.print("I AM");
//  display.setCursor(0,20); display.print("0x"); display.print(c, HEX);
//  display.setCursor(0,30); display.print("I Should Be");
//  display.setCursor(0,40); display.print("0x"); display.print(0xFA, HEX);
//  display.display();
  HAL_Delay(1000);
 800cb42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cb46:	f7f5 f895 	bl	8001c74 <HAL_Delay>

//  display.clearDisplay();   // clears the screen and buffer
//  Serial.println("BMX055 gyroscope...");

  uint8_t d = readByte(BMX055_GYRO_ADDRESS, BMX055_GYRO_WHOAMI);  // Read GYRO WHO_AM_I register for BMX055
 800cb4a:	2100      	movs	r1, #0
 800cb4c:	2068      	movs	r0, #104	; 0x68
 800cb4e:	f000 fce7 	bl	800d520 <readByte>
 800cb52:	4603      	mov	r3, r0
 800cb54:	71bb      	strb	r3, [r7, #6]
//  display.setCursor(0,10); display.print("I AM");
//  display.setCursor(0,20); display.print("0x"); display.print(d, HEX);
//  display.setCursor(0,30); display.print("I Should Be");
//  display.setCursor(0,40); display.print("0x"); display.print(0x0F, HEX);
//  display.display();
  HAL_Delay(1000);
 800cb56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cb5a:	f7f5 f88b 	bl	8001c74 <HAL_Delay>

//  Serial.println("BMX055 magnetometer...");

  writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_PWR_CNTL1, 0x01); // wake up magnetometer first thing
 800cb5e:	2201      	movs	r2, #1
 800cb60:	214b      	movs	r1, #75	; 0x4b
 800cb62:	2010      	movs	r0, #16
 800cb64:	f000 fcbc 	bl	800d4e0 <writeByte>
  HAL_Delay(100);
 800cb68:	2064      	movs	r0, #100	; 0x64
 800cb6a:	f7f5 f883 	bl	8001c74 <HAL_Delay>
  uint8_t e = readByte(BMX055_MAG_ADDRESS, BMX055_MAG_WHOAMI);  // Read MAG WHO_AM_I register for BMX055
 800cb6e:	2140      	movs	r1, #64	; 0x40
 800cb70:	2010      	movs	r0, #16
 800cb72:	f000 fcd5 	bl	800d520 <readByte>
 800cb76:	4603      	mov	r3, r0
 800cb78:	717b      	strb	r3, [r7, #5]
//  display.setCursor(0,10); display.print("I AM");
//  display.setCursor(0,20); display.print("0x"); display.print(e, HEX);
//  display.setCursor(0,30); display.print("I Should Be");
//  display.setCursor(0,40); display.print("0x"); display.print(0x32, HEX);
//  display.display();
  HAL_Delay(1000);
 800cb7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cb7e:	f7f5 f879 	bl	8001c74 <HAL_Delay>

  if ((c == 0xFA) && (d == 0x0F) && (e == 0x32)) // WHO_AM_I should always be ACC = 0xFA, GYRO = 0x0F, MAG = 0x32
 800cb82:	79fb      	ldrb	r3, [r7, #7]
 800cb84:	2bfa      	cmp	r3, #250	; 0xfa
 800cb86:	d120      	bne.n	800cbca <BMX055_setup+0x9a>
 800cb88:	79bb      	ldrb	r3, [r7, #6]
 800cb8a:	2b0f      	cmp	r3, #15
 800cb8c:	d11d      	bne.n	800cbca <BMX055_setup+0x9a>
 800cb8e:	797b      	ldrb	r3, [r7, #5]
 800cb90:	2b32      	cmp	r3, #50	; 0x32
 800cb92:	d11a      	bne.n	800cbca <BMX055_setup+0x9a>
//  display.setCursor(0, 0); display.print("BMX055 online");
//  display.setCursor(0,10); display.print("configuring");
//  display.display();
//  delay(1000);

  initBMX055();
 800cb94:	f000 faac 	bl	800d0f0 <initBMX055>
//  display.setCursor(0, 0); display.print("BMX055 online");
//  display.setCursor(0,10); display.print("initialized");
//  display.display();
//  delay(1000);

  HAL_Delay(1000);
 800cb98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cb9c:	f7f5 f86a 	bl	8001c74 <HAL_Delay>

  // get sensor resolutions, only need to do this once
   getAres();
 800cba0:	f000 f85a 	bl	800cc58 <getAres>
   getGres();
 800cba4:	f000 f81e 	bl	800cbe4 <getGres>
   // magnetometer resolution is 1 microTesla/16 counts or 1/1.6 milliGauss/count
   mRes = 1./1.6;
 800cba8:	4b0a      	ldr	r3, [pc, #40]	; (800cbd4 <BMX055_setup+0xa4>)
 800cbaa:	4a0b      	ldr	r2, [pc, #44]	; (800cbd8 <BMX055_setup+0xa8>)
 800cbac:	601a      	str	r2, [r3, #0]
   trimBMX055();  // read the magnetometer calibration data
 800cbae:	f000 fa05 	bl	800cfbc <trimBMX055>
//   display.setCursor(0, 0); display.print("BMX055 Res");
//   display.setCursor(0,10); display.print("ACC ");  display.setCursor(50,10); display.print(1000.*aRes, 2);
//   display.setCursor(0,20); display.print("GYRO "); display.setCursor(50,20); display.print(1000.*gRes, 2);
////   display.setCursor(0,30); display.print("MAG ");  display.setCursor(50,30); display.print((int)dig_x1);
//   display.display();
   HAL_Delay(1000);
 800cbb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cbb6:	f7f5 f85d 	bl	8001c74 <HAL_Delay>


  fastcompaccelBMX055(accelBias);
 800cbba:	4808      	ldr	r0, [pc, #32]	; (800cbdc <BMX055_setup+0xac>)
 800cbbc:	f000 fb2c 	bl	800d218 <fastcompaccelBMX055>
//  Serial.println("accel biases (mg)"); Serial.println(1000.*accelBias[0]); Serial.println(1000.*accelBias[1]); Serial.println(1000.*accelBias[2]);
//  Serial.println("gyro biases (dps)"); Serial.println(gyroBias[0]); Serial.println(gyroBias[1]); Serial.println(gyroBias[2]);

  magcalBMX055(magBias);
 800cbc0:	4807      	ldr	r0, [pc, #28]	; (800cbe0 <BMX055_setup+0xb0>)
 800cbc2:	f000 fbc9 	bl	800d358 <magcalBMX055>
//  Serial.println("mag biases (mG)"); Serial.println(magBias[0]); Serial.println(magBias[1]); Serial.println(magBias[2]);

  return true;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	e000      	b.n	800cbcc <BMX055_setup+0x9c>
  {
//    Serial.print("Could not connect to BMX055: 0x");
//    Serial.println(c, HEX);

    //while(1) ; // Loop forever if communication doesn't happen
	  return false;
 800cbca:	2300      	movs	r3, #0
  }
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3708      	adds	r7, #8
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}
 800cbd4:	200015cc 	.word	0x200015cc
 800cbd8:	3f200000 	.word	0x3f200000
 800cbdc:	20001620 	.word	0x20001620
 800cbe0:	2000162c 	.word	0x2000162c

0800cbe4 <getGres>:

//===================================================================================================================
//====== Set of useful function to access acceleration. gyroscope, magnetometer, and temperature data
//===================================================================================================================

void getGres() {
 800cbe4:	b480      	push	{r7}
 800cbe6:	af00      	add	r7, sp, #0
  switch (Gscale)
 800cbe8:	4b14      	ldr	r3, [pc, #80]	; (800cc3c <getGres+0x58>)
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	2b04      	cmp	r3, #4
 800cbee:	d821      	bhi.n	800cc34 <getGres+0x50>
 800cbf0:	a201      	add	r2, pc, #4	; (adr r2, 800cbf8 <getGres+0x14>)
 800cbf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbf6:	bf00      	nop
 800cbf8:	0800cc2d 	.word	0x0800cc2d
 800cbfc:	0800cc25 	.word	0x0800cc25
 800cc00:	0800cc1d 	.word	0x0800cc1d
 800cc04:	0800cc15 	.word	0x0800cc15
 800cc08:	0800cc0d 	.word	0x0800cc0d
  {
 	// Possible gyro scales (and their register bit settings) are:
	// 125 DPS (100), 250 DPS (011), 500 DPS (010), 1000 DPS (001), and 2000 DPS (000).
    case GFS_125DPS:
          gRes = 124.87/32768.0; // per data sheet, not exactly 125!?
 800cc0c:	4b0c      	ldr	r3, [pc, #48]	; (800cc40 <getGres+0x5c>)
 800cc0e:	4a0d      	ldr	r2, [pc, #52]	; (800cc44 <getGres+0x60>)
 800cc10:	601a      	str	r2, [r3, #0]
          break;
 800cc12:	e00f      	b.n	800cc34 <getGres+0x50>
    case GFS_250DPS:
          gRes = 249.75/32768.0;
 800cc14:	4b0a      	ldr	r3, [pc, #40]	; (800cc40 <getGres+0x5c>)
 800cc16:	4a0c      	ldr	r2, [pc, #48]	; (800cc48 <getGres+0x64>)
 800cc18:	601a      	str	r2, [r3, #0]
          break;
 800cc1a:	e00b      	b.n	800cc34 <getGres+0x50>
    case GFS_500DPS:
          gRes = 499.5/32768.0;
 800cc1c:	4b08      	ldr	r3, [pc, #32]	; (800cc40 <getGres+0x5c>)
 800cc1e:	4a0b      	ldr	r2, [pc, #44]	; (800cc4c <getGres+0x68>)
 800cc20:	601a      	str	r2, [r3, #0]
          break;
 800cc22:	e007      	b.n	800cc34 <getGres+0x50>
    case GFS_1000DPS:
          gRes = 999.0/32768.0;
 800cc24:	4b06      	ldr	r3, [pc, #24]	; (800cc40 <getGres+0x5c>)
 800cc26:	4a0a      	ldr	r2, [pc, #40]	; (800cc50 <getGres+0x6c>)
 800cc28:	601a      	str	r2, [r3, #0]
          break;
 800cc2a:	e003      	b.n	800cc34 <getGres+0x50>
    case GFS_2000DPS:
          gRes = 1998.0/32768.0;
 800cc2c:	4b04      	ldr	r3, [pc, #16]	; (800cc40 <getGres+0x5c>)
 800cc2e:	4a09      	ldr	r2, [pc, #36]	; (800cc54 <getGres+0x70>)
 800cc30:	601a      	str	r2, [r3, #0]
          break;
 800cc32:	bf00      	nop
  }
}
 800cc34:	bf00      	nop
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bc80      	pop	{r7}
 800cc3a:	4770      	bx	lr
 800cc3c:	200015bc 	.word	0x200015bc
 800cc40:	200015c8 	.word	0x200015c8
 800cc44:	3b79bd71 	.word	0x3b79bd71
 800cc48:	3bf9c000 	.word	0x3bf9c000
 800cc4c:	3c79c000 	.word	0x3c79c000
 800cc50:	3cf9c000 	.word	0x3cf9c000
 800cc54:	3d79c000 	.word	0x3d79c000

0800cc58 <getAres>:

void getAres() {
 800cc58:	b480      	push	{r7}
 800cc5a:	af00      	add	r7, sp, #0
  switch (Ascale)
 800cc5c:	4b19      	ldr	r3, [pc, #100]	; (800ccc4 <getAres+0x6c>)
 800cc5e:	781b      	ldrb	r3, [r3, #0]
 800cc60:	3b03      	subs	r3, #3
 800cc62:	2b09      	cmp	r3, #9
 800cc64:	d82a      	bhi.n	800ccbc <getAres+0x64>
 800cc66:	a201      	add	r2, pc, #4	; (adr r2, 800cc6c <getAres+0x14>)
 800cc68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc6c:	0800cc95 	.word	0x0800cc95
 800cc70:	0800ccbd 	.word	0x0800ccbd
 800cc74:	0800cc9f 	.word	0x0800cc9f
 800cc78:	0800ccbd 	.word	0x0800ccbd
 800cc7c:	0800ccbd 	.word	0x0800ccbd
 800cc80:	0800cca9 	.word	0x0800cca9
 800cc84:	0800ccbd 	.word	0x0800ccbd
 800cc88:	0800ccbd 	.word	0x0800ccbd
 800cc8c:	0800ccbd 	.word	0x0800ccbd
 800cc90:	0800ccb3 	.word	0x0800ccb3
  {
 	// Possible accelerometer scales (and their register bit settings) are:
	// 2 Gs (0011), 4 Gs (0101), 8 Gs (1000), and 16 Gs  (1100).
        // BMX055 ACC data is signed 12 bit
    case AFS_2G:
          aRes = 2.0/2048.0;
 800cc94:	4b0c      	ldr	r3, [pc, #48]	; (800ccc8 <getAres+0x70>)
 800cc96:	f04f 526a 	mov.w	r2, #981467136	; 0x3a800000
 800cc9a:	601a      	str	r2, [r3, #0]
          break;
 800cc9c:	e00e      	b.n	800ccbc <getAres+0x64>
    case AFS_4G:
          aRes = 4.0/2048.0;
 800cc9e:	4b0a      	ldr	r3, [pc, #40]	; (800ccc8 <getAres+0x70>)
 800cca0:	f04f 526c 	mov.w	r2, #989855744	; 0x3b000000
 800cca4:	601a      	str	r2, [r3, #0]
          break;
 800cca6:	e009      	b.n	800ccbc <getAres+0x64>
    case AFS_8G:
          aRes = 8.0/2048.0;
 800cca8:	4b07      	ldr	r3, [pc, #28]	; (800ccc8 <getAres+0x70>)
 800ccaa:	f04f 526e 	mov.w	r2, #998244352	; 0x3b800000
 800ccae:	601a      	str	r2, [r3, #0]
          break;
 800ccb0:	e004      	b.n	800ccbc <getAres+0x64>
    case AFS_16G:
          aRes = 16.0/2048.0;
 800ccb2:	4b05      	ldr	r3, [pc, #20]	; (800ccc8 <getAres+0x70>)
 800ccb4:	f04f 5270 	mov.w	r2, #1006632960	; 0x3c000000
 800ccb8:	601a      	str	r2, [r3, #0]
          break;
 800ccba:	bf00      	nop
  }
}
 800ccbc:	bf00      	nop
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bc80      	pop	{r7}
 800ccc2:	4770      	bx	lr
 800ccc4:	200015be 	.word	0x200015be
 800ccc8:	200015c4 	.word	0x200015c4

0800cccc <readAccelData>:


void readAccelData(int16_t * destination)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b084      	sub	sp, #16
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
  uint8_t rawData[6];  // x/y/z accel register data stored here
  readBytes(BMX055_ACC_ADDRESS, BMX055_ACC_D_X_LSB, 6, &rawData[0]);       // Read the six raw data registers into data array
 800ccd4:	f107 0308 	add.w	r3, r7, #8
 800ccd8:	2206      	movs	r2, #6
 800ccda:	2102      	movs	r1, #2
 800ccdc:	2018      	movs	r0, #24
 800ccde:	f000 fc51 	bl	800d584 <readBytes>
  if((rawData[0] & 0x01) && (rawData[2] & 0x01) && (rawData[4] & 0x01)) {  // Check that all 3 axes have new data
 800cce2:	7a3b      	ldrb	r3, [r7, #8]
 800cce4:	f003 0301 	and.w	r3, r3, #1
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d02c      	beq.n	800cd46 <readAccelData+0x7a>
 800ccec:	7abb      	ldrb	r3, [r7, #10]
 800ccee:	f003 0301 	and.w	r3, r3, #1
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d027      	beq.n	800cd46 <readAccelData+0x7a>
 800ccf6:	7b3b      	ldrb	r3, [r7, #12]
 800ccf8:	f003 0301 	and.w	r3, r3, #1
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d022      	beq.n	800cd46 <readAccelData+0x7a>
  destination[0] = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]) >> 4;  // Turn the MSB and LSB into a signed 12-bit value
 800cd00:	7a7b      	ldrb	r3, [r7, #9]
 800cd02:	021b      	lsls	r3, r3, #8
 800cd04:	b21a      	sxth	r2, r3
 800cd06:	7a3b      	ldrb	r3, [r7, #8]
 800cd08:	b21b      	sxth	r3, r3
 800cd0a:	4313      	orrs	r3, r2
 800cd0c:	b21b      	sxth	r3, r3
 800cd0e:	111b      	asrs	r3, r3, #4
 800cd10:	b21a      	sxth	r2, r3
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	801a      	strh	r2, [r3, #0]
  destination[1] = (int16_t) (((int16_t)rawData[3] << 8) | rawData[2]) >> 4;
 800cd16:	7afb      	ldrb	r3, [r7, #11]
 800cd18:	021b      	lsls	r3, r3, #8
 800cd1a:	b21a      	sxth	r2, r3
 800cd1c:	7abb      	ldrb	r3, [r7, #10]
 800cd1e:	b21b      	sxth	r3, r3
 800cd20:	4313      	orrs	r3, r2
 800cd22:	b21a      	sxth	r2, r3
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	3302      	adds	r3, #2
 800cd28:	1112      	asrs	r2, r2, #4
 800cd2a:	b212      	sxth	r2, r2
 800cd2c:	801a      	strh	r2, [r3, #0]
  destination[2] = (int16_t) (((int16_t)rawData[5] << 8) | rawData[4]) >> 4;
 800cd2e:	7b7b      	ldrb	r3, [r7, #13]
 800cd30:	021b      	lsls	r3, r3, #8
 800cd32:	b21a      	sxth	r2, r3
 800cd34:	7b3b      	ldrb	r3, [r7, #12]
 800cd36:	b21b      	sxth	r3, r3
 800cd38:	4313      	orrs	r3, r2
 800cd3a:	b21a      	sxth	r2, r3
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	3304      	adds	r3, #4
 800cd40:	1112      	asrs	r2, r2, #4
 800cd42:	b212      	sxth	r2, r2
 800cd44:	801a      	strh	r2, [r3, #0]
  }
}
 800cd46:	bf00      	nop
 800cd48:	3710      	adds	r7, #16
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}

0800cd4e <readGyroData>:

void readGyroData(int16_t * destination)
{
 800cd4e:	b580      	push	{r7, lr}
 800cd50:	b084      	sub	sp, #16
 800cd52:	af00      	add	r7, sp, #0
 800cd54:	6078      	str	r0, [r7, #4]
  uint8_t rawData[6];  // x/y/z gyro register data stored here
  readBytes(BMX055_GYRO_ADDRESS, BMX055_GYRO_RATE_X_LSB, 6, &rawData[0]);  // Read the six raw data registers sequentially into data array
 800cd56:	f107 0308 	add.w	r3, r7, #8
 800cd5a:	2206      	movs	r2, #6
 800cd5c:	2102      	movs	r1, #2
 800cd5e:	2068      	movs	r0, #104	; 0x68
 800cd60:	f000 fc10 	bl	800d584 <readBytes>
  destination[0] = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]);   // Turn the MSB and LSB into a signed 16-bit value
 800cd64:	7a7b      	ldrb	r3, [r7, #9]
 800cd66:	021b      	lsls	r3, r3, #8
 800cd68:	b21a      	sxth	r2, r3
 800cd6a:	7a3b      	ldrb	r3, [r7, #8]
 800cd6c:	b21b      	sxth	r3, r3
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	b21a      	sxth	r2, r3
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	801a      	strh	r2, [r3, #0]
  destination[1] = (int16_t) (((int16_t)rawData[3] << 8) | rawData[2]);
 800cd76:	7afb      	ldrb	r3, [r7, #11]
 800cd78:	021b      	lsls	r3, r3, #8
 800cd7a:	b219      	sxth	r1, r3
 800cd7c:	7abb      	ldrb	r3, [r7, #10]
 800cd7e:	b21a      	sxth	r2, r3
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	3302      	adds	r3, #2
 800cd84:	430a      	orrs	r2, r1
 800cd86:	b212      	sxth	r2, r2
 800cd88:	801a      	strh	r2, [r3, #0]
  destination[2] = (int16_t) (((int16_t)rawData[5] << 8) | rawData[4]);
 800cd8a:	7b7b      	ldrb	r3, [r7, #13]
 800cd8c:	021b      	lsls	r3, r3, #8
 800cd8e:	b219      	sxth	r1, r3
 800cd90:	7b3b      	ldrb	r3, [r7, #12]
 800cd92:	b21a      	sxth	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	3304      	adds	r3, #4
 800cd98:	430a      	orrs	r2, r1
 800cd9a:	b212      	sxth	r2, r2
 800cd9c:	801a      	strh	r2, [r3, #0]
}
 800cd9e:	bf00      	nop
 800cda0:	3710      	adds	r7, #16
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
	...

0800cda8 <readMagData>:

void readMagData(int16_t * magData)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b088      	sub	sp, #32
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  int16_t mdata_x = 0, mdata_y = 0, mdata_z = 0, temp = 0;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	83fb      	strh	r3, [r7, #30]
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	83bb      	strh	r3, [r7, #28]
 800cdb8:	2300      	movs	r3, #0
 800cdba:	837b      	strh	r3, [r7, #26]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	833b      	strh	r3, [r7, #24]
  uint16_t data_r = 0;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	82fb      	strh	r3, [r7, #22]
  uint8_t rawData[8];  // x/y/z hall magnetic field data, and Hall resistance data
  readBytes(BMX055_MAG_ADDRESS, BMX055_MAG_XOUT_LSB, 8, &rawData[0]);  // Read the eight raw data registers sequentially into data array
 800cdc4:	f107 030c 	add.w	r3, r7, #12
 800cdc8:	2208      	movs	r2, #8
 800cdca:	2142      	movs	r1, #66	; 0x42
 800cdcc:	2010      	movs	r0, #16
 800cdce:	f000 fbd9 	bl	800d584 <readBytes>
    if(rawData[6] & 0x01) { // Check if data ready status bit is set
 800cdd2:	7cbb      	ldrb	r3, [r7, #18]
 800cdd4:	f003 0301 	and.w	r3, r3, #1
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	f000 80d5 	beq.w	800cf88 <readMagData+0x1e0>
    mdata_x = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]) >> 3;  // 13-bit signed integer for x-axis field
 800cdde:	7b7b      	ldrb	r3, [r7, #13]
 800cde0:	021b      	lsls	r3, r3, #8
 800cde2:	b21a      	sxth	r2, r3
 800cde4:	7b3b      	ldrb	r3, [r7, #12]
 800cde6:	b21b      	sxth	r3, r3
 800cde8:	4313      	orrs	r3, r2
 800cdea:	b21b      	sxth	r3, r3
 800cdec:	10db      	asrs	r3, r3, #3
 800cdee:	83fb      	strh	r3, [r7, #30]
    mdata_y = (int16_t) (((int16_t)rawData[3] << 8) | rawData[2]) >> 3;  // 13-bit signed integer for y-axis field
 800cdf0:	7bfb      	ldrb	r3, [r7, #15]
 800cdf2:	021b      	lsls	r3, r3, #8
 800cdf4:	b21a      	sxth	r2, r3
 800cdf6:	7bbb      	ldrb	r3, [r7, #14]
 800cdf8:	b21b      	sxth	r3, r3
 800cdfa:	4313      	orrs	r3, r2
 800cdfc:	b21b      	sxth	r3, r3
 800cdfe:	10db      	asrs	r3, r3, #3
 800ce00:	83bb      	strh	r3, [r7, #28]
    mdata_z = (int16_t) (((int16_t)rawData[5] << 8) | rawData[4]) >> 1;  // 15-bit signed integer for z-axis field
 800ce02:	7c7b      	ldrb	r3, [r7, #17]
 800ce04:	021b      	lsls	r3, r3, #8
 800ce06:	b21a      	sxth	r2, r3
 800ce08:	7c3b      	ldrb	r3, [r7, #16]
 800ce0a:	b21b      	sxth	r3, r3
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	b21b      	sxth	r3, r3
 800ce10:	105b      	asrs	r3, r3, #1
 800ce12:	837b      	strh	r3, [r7, #26]
    data_r = (uint16_t) (((uint16_t)rawData[7] << 8) | rawData[6]) >> 2;  // 14-bit unsigned integer for Hall resistance
 800ce14:	7cfb      	ldrb	r3, [r7, #19]
 800ce16:	021b      	lsls	r3, r3, #8
 800ce18:	b21a      	sxth	r2, r3
 800ce1a:	7cbb      	ldrb	r3, [r7, #18]
 800ce1c:	b21b      	sxth	r3, r3
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	b21b      	sxth	r3, r3
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	089b      	lsrs	r3, r3, #2
 800ce26:	82fb      	strh	r3, [r7, #22]

   // calculate temperature compensated 16-bit magnetic fields
   temp = ((int16_t)(((uint16_t)((((int32_t)dig_xyz1) << 14)/(data_r != 0 ? data_r : dig_xyz1))) - ((uint16_t)0x4000)));
 800ce28:	4b59      	ldr	r3, [pc, #356]	; (800cf90 <readMagData+0x1e8>)
 800ce2a:	881b      	ldrh	r3, [r3, #0]
 800ce2c:	039a      	lsls	r2, r3, #14
 800ce2e:	8afb      	ldrh	r3, [r7, #22]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d001      	beq.n	800ce38 <readMagData+0x90>
 800ce34:	8afb      	ldrh	r3, [r7, #22]
 800ce36:	e001      	b.n	800ce3c <readMagData+0x94>
 800ce38:	4b55      	ldr	r3, [pc, #340]	; (800cf90 <readMagData+0x1e8>)
 800ce3a:	881b      	ldrh	r3, [r3, #0]
 800ce3c:	fb92 f3f3 	sdiv	r3, r2, r3
 800ce40:	b29b      	uxth	r3, r3
 800ce42:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	833b      	strh	r3, [r7, #24]
   magData[0] = ((int16_t)((((int32_t)mdata_x) *
 800ce4a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
				((((((((int32_t)dig_xy2) * ((((int32_t)temp) * ((int32_t)temp)) >> 7)) +
 800ce4e:	4a51      	ldr	r2, [pc, #324]	; (800cf94 <readMagData+0x1ec>)
 800ce50:	f992 2000 	ldrsb.w	r2, [r2]
 800ce54:	4610      	mov	r0, r2
 800ce56:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800ce5a:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 800ce5e:	fb01 f202 	mul.w	r2, r1, r2
 800ce62:	11d2      	asrs	r2, r2, #7
 800ce64:	fb02 f100 	mul.w	r1, r2, r0
			     (((int32_t)temp) * ((int32_t)(((int16_t)dig_xy1) << 7)))) >> 9) +
 800ce68:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800ce6c:	484a      	ldr	r0, [pc, #296]	; (800cf98 <readMagData+0x1f0>)
 800ce6e:	7800      	ldrb	r0, [r0, #0]
 800ce70:	01c0      	lsls	r0, r0, #7
 800ce72:	fb00 f202 	mul.w	r2, r0, r2
				((((((((int32_t)dig_xy2) * ((((int32_t)temp) * ((int32_t)temp)) >> 7)) +
 800ce76:	440a      	add	r2, r1
			     (((int32_t)temp) * ((int32_t)(((int16_t)dig_xy1) << 7)))) >> 9) +
 800ce78:	1252      	asrs	r2, r2, #9
 800ce7a:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
			   ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_x2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800ce7e:	4947      	ldr	r1, [pc, #284]	; (800cf9c <readMagData+0x1f4>)
 800ce80:	f991 1000 	ldrsb.w	r1, [r1]
 800ce84:	31a0      	adds	r1, #160	; 0xa0
 800ce86:	fb01 f202 	mul.w	r2, r1, r2
 800ce8a:	1312      	asrs	r2, r2, #12
   magData[0] = ((int16_t)((((int32_t)mdata_x) *
 800ce8c:	fb02 f303 	mul.w	r3, r2, r3
			   ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_x2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800ce90:	135b      	asrs	r3, r3, #13
   magData[0] = ((int16_t)((((int32_t)mdata_x) *
 800ce92:	b29a      	uxth	r2, r3
			(((int16_t)dig_x1) << 3);
 800ce94:	4b42      	ldr	r3, [pc, #264]	; (800cfa0 <readMagData+0x1f8>)
 800ce96:	f993 3000 	ldrsb.w	r3, [r3]
 800ce9a:	b29b      	uxth	r3, r3
 800ce9c:	00db      	lsls	r3, r3, #3
 800ce9e:	b29b      	uxth	r3, r3
			   ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_x2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800cea0:	4413      	add	r3, r2
 800cea2:	b29b      	uxth	r3, r3
 800cea4:	b21a      	sxth	r2, r3
   magData[0] = ((int16_t)((((int32_t)mdata_x) *
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	801a      	strh	r2, [r3, #0]

   temp = ((int16_t)(((uint16_t)((((int32_t)dig_xyz1) << 14)/(data_r != 0 ? data_r : dig_xyz1))) - ((uint16_t)0x4000)));
 800ceaa:	4b39      	ldr	r3, [pc, #228]	; (800cf90 <readMagData+0x1e8>)
 800ceac:	881b      	ldrh	r3, [r3, #0]
 800ceae:	039a      	lsls	r2, r3, #14
 800ceb0:	8afb      	ldrh	r3, [r7, #22]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d001      	beq.n	800ceba <readMagData+0x112>
 800ceb6:	8afb      	ldrh	r3, [r7, #22]
 800ceb8:	e001      	b.n	800cebe <readMagData+0x116>
 800ceba:	4b35      	ldr	r3, [pc, #212]	; (800cf90 <readMagData+0x1e8>)
 800cebc:	881b      	ldrh	r3, [r3, #0]
 800cebe:	fb92 f3f3 	sdiv	r3, r2, r3
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800cec8:	b29b      	uxth	r3, r3
 800ceca:	833b      	strh	r3, [r7, #24]
   magData[1] = ((int16_t)((((int32_t)mdata_y) *
 800cecc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
				((((((((int32_t)dig_xy2) * ((((int32_t)temp) * ((int32_t)temp)) >> 7)) +
 800ced0:	4a30      	ldr	r2, [pc, #192]	; (800cf94 <readMagData+0x1ec>)
 800ced2:	f992 2000 	ldrsb.w	r2, [r2]
 800ced6:	4610      	mov	r0, r2
 800ced8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800cedc:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 800cee0:	fb01 f202 	mul.w	r2, r1, r2
 800cee4:	11d2      	asrs	r2, r2, #7
 800cee6:	fb02 f100 	mul.w	r1, r2, r0
			     (((int32_t)temp) * ((int32_t)(((int16_t)dig_xy1) << 7)))) >> 9) +
 800ceea:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800ceee:	482a      	ldr	r0, [pc, #168]	; (800cf98 <readMagData+0x1f0>)
 800cef0:	7800      	ldrb	r0, [r0, #0]
 800cef2:	01c0      	lsls	r0, r0, #7
 800cef4:	fb00 f202 	mul.w	r2, r0, r2
				((((((((int32_t)dig_xy2) * ((((int32_t)temp) * ((int32_t)temp)) >> 7)) +
 800cef8:	440a      	add	r2, r1
			     (((int32_t)temp) * ((int32_t)(((int16_t)dig_xy1) << 7)))) >> 9) +
 800cefa:	1252      	asrs	r2, r2, #9
 800cefc:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
		           ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_y2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800cf00:	4928      	ldr	r1, [pc, #160]	; (800cfa4 <readMagData+0x1fc>)
 800cf02:	f991 1000 	ldrsb.w	r1, [r1]
 800cf06:	31a0      	adds	r1, #160	; 0xa0
 800cf08:	fb01 f202 	mul.w	r2, r1, r2
 800cf0c:	1312      	asrs	r2, r2, #12
   magData[1] = ((int16_t)((((int32_t)mdata_y) *
 800cf0e:	fb02 f303 	mul.w	r3, r2, r3
		           ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_y2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800cf12:	135b      	asrs	r3, r3, #13
   magData[1] = ((int16_t)((((int32_t)mdata_y) *
 800cf14:	b29a      	uxth	r2, r3
			(((int16_t)dig_y1) << 3);
 800cf16:	4b24      	ldr	r3, [pc, #144]	; (800cfa8 <readMagData+0x200>)
 800cf18:	f993 3000 	ldrsb.w	r3, [r3]
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	00db      	lsls	r3, r3, #3
 800cf20:	b29b      	uxth	r3, r3
		           ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_y2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800cf22:	4413      	add	r3, r2
 800cf24:	b29a      	uxth	r2, r3
   magData[1] = ((int16_t)((((int32_t)mdata_y) *
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	3302      	adds	r3, #2
		           ((int32_t)0x100000)) * ((int32_t)(((int16_t)dig_y2) + ((int16_t)0xA0)))) >> 12)) >> 13)) +
 800cf2a:	b212      	sxth	r2, r2
   magData[1] = ((int16_t)((((int32_t)mdata_y) *
 800cf2c:	801a      	strh	r2, [r3, #0]
   magData[2] = (((((int32_t)(mdata_z - dig_z4)) << 15) - ((((int32_t)dig_z3) * ((int32_t)(((int16_t)data_r) -
 800cf2e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800cf32:	4a1e      	ldr	r2, [pc, #120]	; (800cfac <readMagData+0x204>)
 800cf34:	f9b2 2000 	ldrsh.w	r2, [r2]
 800cf38:	1a9b      	subs	r3, r3, r2
 800cf3a:	03da      	lsls	r2, r3, #15
 800cf3c:	4b1c      	ldr	r3, [pc, #112]	; (800cfb0 <readMagData+0x208>)
 800cf3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cf42:	4619      	mov	r1, r3
 800cf44:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800cf48:	4618      	mov	r0, r3
	((int16_t)dig_xyz1))))>>2))/(dig_z2 + ((int16_t)(((((int32_t)dig_z1) * ((((int16_t)data_r) << 1)))+(1<<15))>>16))));
 800cf4a:	4b11      	ldr	r3, [pc, #68]	; (800cf90 <readMagData+0x1e8>)
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	b21b      	sxth	r3, r3
   magData[2] = (((((int32_t)(mdata_z - dig_z4)) << 15) - ((((int32_t)dig_z3) * ((int32_t)(((int16_t)data_r) -
 800cf50:	1ac3      	subs	r3, r0, r3
 800cf52:	fb01 f303 	mul.w	r3, r1, r3
	((int16_t)dig_xyz1))))>>2))/(dig_z2 + ((int16_t)(((((int32_t)dig_z1) * ((((int16_t)data_r) << 1)))+(1<<15))>>16))));
 800cf56:	109b      	asrs	r3, r3, #2
   magData[2] = (((((int32_t)(mdata_z - dig_z4)) << 15) - ((((int32_t)dig_z3) * ((int32_t)(((int16_t)data_r) -
 800cf58:	1ad2      	subs	r2, r2, r3
	((int16_t)dig_xyz1))))>>2))/(dig_z2 + ((int16_t)(((((int32_t)dig_z1) * ((((int16_t)data_r) << 1)))+(1<<15))>>16))));
 800cf5a:	4b16      	ldr	r3, [pc, #88]	; (800cfb4 <readMagData+0x20c>)
 800cf5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cf60:	4619      	mov	r1, r3
 800cf62:	4b15      	ldr	r3, [pc, #84]	; (800cfb8 <readMagData+0x210>)
 800cf64:	881b      	ldrh	r3, [r3, #0]
 800cf66:	4618      	mov	r0, r3
 800cf68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800cf6c:	005b      	lsls	r3, r3, #1
 800cf6e:	fb00 f303 	mul.w	r3, r0, r3
 800cf72:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800cf76:	141b      	asrs	r3, r3, #16
 800cf78:	b21b      	sxth	r3, r3
 800cf7a:	440b      	add	r3, r1
 800cf7c:	fb92 f2f3 	sdiv	r2, r2, r3
   magData[2] = (((((int32_t)(mdata_z - dig_z4)) << 15) - ((((int32_t)dig_z3) * ((int32_t)(((int16_t)data_r) -
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	3304      	adds	r3, #4
 800cf84:	b212      	sxth	r2, r2
 800cf86:	801a      	strh	r2, [r3, #0]
    }
  }
 800cf88:	bf00      	nop
 800cf8a:	3720      	adds	r7, #32
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bd80      	pop	{r7, pc}
 800cf90:	200015de 	.word	0x200015de
 800cf94:	200015dd 	.word	0x200015dd
 800cf98:	200015dc 	.word	0x200015dc
 800cf9c:	200015d2 	.word	0x200015d2
 800cfa0:	200015d0 	.word	0x200015d0
 800cfa4:	200015d3 	.word	0x200015d3
 800cfa8:	200015d1 	.word	0x200015d1
 800cfac:	200015da 	.word	0x200015da
 800cfb0:	200015d8 	.word	0x200015d8
 800cfb4:	200015d6 	.word	0x200015d6
 800cfb8:	200015d4 	.word	0x200015d4

0800cfbc <trimBMX055>:
  uint8_t c =  readByte(BMX055_ACC_ADDRESS, BMX055_ACC_D_TEMP);  // Read the raw data register
  return ((int16_t)((int16_t)c << 8)) >> 8 ;  // Turn the byte into a signed 8-bit integer
}

void trimBMX055()  // get trim values for magnetometer sensitivity
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b082      	sub	sp, #8
 800cfc0:	af00      	add	r7, sp, #0
  uint8_t rawData[2];  //placeholder for 2-byte trim data
  dig_x1 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_X1);
 800cfc2:	215d      	movs	r1, #93	; 0x5d
 800cfc4:	2018      	movs	r0, #24
 800cfc6:	f000 faab 	bl	800d520 <readByte>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	b25a      	sxtb	r2, r3
 800cfce:	4b3d      	ldr	r3, [pc, #244]	; (800d0c4 <trimBMX055+0x108>)
 800cfd0:	701a      	strb	r2, [r3, #0]
  dig_x2 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_X2);
 800cfd2:	2164      	movs	r1, #100	; 0x64
 800cfd4:	2018      	movs	r0, #24
 800cfd6:	f000 faa3 	bl	800d520 <readByte>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	b25a      	sxtb	r2, r3
 800cfde:	4b3a      	ldr	r3, [pc, #232]	; (800d0c8 <trimBMX055+0x10c>)
 800cfe0:	701a      	strb	r2, [r3, #0]
  dig_y1 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_Y1);
 800cfe2:	215e      	movs	r1, #94	; 0x5e
 800cfe4:	2018      	movs	r0, #24
 800cfe6:	f000 fa9b 	bl	800d520 <readByte>
 800cfea:	4603      	mov	r3, r0
 800cfec:	b25a      	sxtb	r2, r3
 800cfee:	4b37      	ldr	r3, [pc, #220]	; (800d0cc <trimBMX055+0x110>)
 800cff0:	701a      	strb	r2, [r3, #0]
  dig_y2 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_Y2);
 800cff2:	2165      	movs	r1, #101	; 0x65
 800cff4:	2018      	movs	r0, #24
 800cff6:	f000 fa93 	bl	800d520 <readByte>
 800cffa:	4603      	mov	r3, r0
 800cffc:	b25a      	sxtb	r2, r3
 800cffe:	4b34      	ldr	r3, [pc, #208]	; (800d0d0 <trimBMX055+0x114>)
 800d000:	701a      	strb	r2, [r3, #0]
  dig_xy1 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_XY1);
 800d002:	2171      	movs	r1, #113	; 0x71
 800d004:	2018      	movs	r0, #24
 800d006:	f000 fa8b 	bl	800d520 <readByte>
 800d00a:	4603      	mov	r3, r0
 800d00c:	461a      	mov	r2, r3
 800d00e:	4b31      	ldr	r3, [pc, #196]	; (800d0d4 <trimBMX055+0x118>)
 800d010:	701a      	strb	r2, [r3, #0]
  dig_xy2 = readByte(BMX055_ACC_ADDRESS, BMM050_DIG_XY2);
 800d012:	2170      	movs	r1, #112	; 0x70
 800d014:	2018      	movs	r0, #24
 800d016:	f000 fa83 	bl	800d520 <readByte>
 800d01a:	4603      	mov	r3, r0
 800d01c:	b25a      	sxtb	r2, r3
 800d01e:	4b2e      	ldr	r3, [pc, #184]	; (800d0d8 <trimBMX055+0x11c>)
 800d020:	701a      	strb	r2, [r3, #0]
    readBytes(BMX055_MAG_ADDRESS, BMM050_DIG_Z1_LSB, 2, &rawData[0]);
 800d022:	1d3b      	adds	r3, r7, #4
 800d024:	2202      	movs	r2, #2
 800d026:	216a      	movs	r1, #106	; 0x6a
 800d028:	2010      	movs	r0, #16
 800d02a:	f000 faab 	bl	800d584 <readBytes>
  dig_z1 = (uint16_t) (((uint16_t)rawData[1] << 8) | rawData[0]);
 800d02e:	797b      	ldrb	r3, [r7, #5]
 800d030:	021b      	lsls	r3, r3, #8
 800d032:	b21a      	sxth	r2, r3
 800d034:	793b      	ldrb	r3, [r7, #4]
 800d036:	b21b      	sxth	r3, r3
 800d038:	4313      	orrs	r3, r2
 800d03a:	b21b      	sxth	r3, r3
 800d03c:	b29a      	uxth	r2, r3
 800d03e:	4b27      	ldr	r3, [pc, #156]	; (800d0dc <trimBMX055+0x120>)
 800d040:	801a      	strh	r2, [r3, #0]
    readBytes(BMX055_MAG_ADDRESS, BMM050_DIG_Z2_LSB, 2, &rawData[0]);
 800d042:	1d3b      	adds	r3, r7, #4
 800d044:	2202      	movs	r2, #2
 800d046:	2168      	movs	r1, #104	; 0x68
 800d048:	2010      	movs	r0, #16
 800d04a:	f000 fa9b 	bl	800d584 <readBytes>
  dig_z2 = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]);
 800d04e:	797b      	ldrb	r3, [r7, #5]
 800d050:	021b      	lsls	r3, r3, #8
 800d052:	b21a      	sxth	r2, r3
 800d054:	793b      	ldrb	r3, [r7, #4]
 800d056:	b21b      	sxth	r3, r3
 800d058:	4313      	orrs	r3, r2
 800d05a:	b21a      	sxth	r2, r3
 800d05c:	4b20      	ldr	r3, [pc, #128]	; (800d0e0 <trimBMX055+0x124>)
 800d05e:	801a      	strh	r2, [r3, #0]
    readBytes(BMX055_MAG_ADDRESS, BMM050_DIG_Z3_LSB, 2, &rawData[0]);
 800d060:	1d3b      	adds	r3, r7, #4
 800d062:	2202      	movs	r2, #2
 800d064:	216e      	movs	r1, #110	; 0x6e
 800d066:	2010      	movs	r0, #16
 800d068:	f000 fa8c 	bl	800d584 <readBytes>
  dig_z3 = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]);
 800d06c:	797b      	ldrb	r3, [r7, #5]
 800d06e:	021b      	lsls	r3, r3, #8
 800d070:	b21a      	sxth	r2, r3
 800d072:	793b      	ldrb	r3, [r7, #4]
 800d074:	b21b      	sxth	r3, r3
 800d076:	4313      	orrs	r3, r2
 800d078:	b21a      	sxth	r2, r3
 800d07a:	4b1a      	ldr	r3, [pc, #104]	; (800d0e4 <trimBMX055+0x128>)
 800d07c:	801a      	strh	r2, [r3, #0]
    readBytes(BMX055_MAG_ADDRESS, BMM050_DIG_Z4_LSB, 2, &rawData[0]);
 800d07e:	1d3b      	adds	r3, r7, #4
 800d080:	2202      	movs	r2, #2
 800d082:	2162      	movs	r1, #98	; 0x62
 800d084:	2010      	movs	r0, #16
 800d086:	f000 fa7d 	bl	800d584 <readBytes>
  dig_z4 = (int16_t) (((int16_t)rawData[1] << 8) | rawData[0]);
 800d08a:	797b      	ldrb	r3, [r7, #5]
 800d08c:	021b      	lsls	r3, r3, #8
 800d08e:	b21a      	sxth	r2, r3
 800d090:	793b      	ldrb	r3, [r7, #4]
 800d092:	b21b      	sxth	r3, r3
 800d094:	4313      	orrs	r3, r2
 800d096:	b21a      	sxth	r2, r3
 800d098:	4b13      	ldr	r3, [pc, #76]	; (800d0e8 <trimBMX055+0x12c>)
 800d09a:	801a      	strh	r2, [r3, #0]
    readBytes(BMX055_MAG_ADDRESS, BMM050_DIG_XYZ1_LSB, 2, &rawData[0]);
 800d09c:	1d3b      	adds	r3, r7, #4
 800d09e:	2202      	movs	r2, #2
 800d0a0:	216c      	movs	r1, #108	; 0x6c
 800d0a2:	2010      	movs	r0, #16
 800d0a4:	f000 fa6e 	bl	800d584 <readBytes>
  dig_xyz1 = (uint16_t) (((uint16_t)rawData[1] << 8) | rawData[0]);
 800d0a8:	797b      	ldrb	r3, [r7, #5]
 800d0aa:	021b      	lsls	r3, r3, #8
 800d0ac:	b21a      	sxth	r2, r3
 800d0ae:	793b      	ldrb	r3, [r7, #4]
 800d0b0:	b21b      	sxth	r3, r3
 800d0b2:	4313      	orrs	r3, r2
 800d0b4:	b21b      	sxth	r3, r3
 800d0b6:	b29a      	uxth	r2, r3
 800d0b8:	4b0c      	ldr	r3, [pc, #48]	; (800d0ec <trimBMX055+0x130>)
 800d0ba:	801a      	strh	r2, [r3, #0]
}
 800d0bc:	bf00      	nop
 800d0be:	3708      	adds	r7, #8
 800d0c0:	46bd      	mov	sp, r7
 800d0c2:	bd80      	pop	{r7, pc}
 800d0c4:	200015d0 	.word	0x200015d0
 800d0c8:	200015d2 	.word	0x200015d2
 800d0cc:	200015d1 	.word	0x200015d1
 800d0d0:	200015d3 	.word	0x200015d3
 800d0d4:	200015dc 	.word	0x200015dc
 800d0d8:	200015dd 	.word	0x200015dd
 800d0dc:	200015d4 	.word	0x200015d4
 800d0e0:	200015d6 	.word	0x200015d6
 800d0e4:	200015d8 	.word	0x200015d8
 800d0e8:	200015da 	.word	0x200015da
 800d0ec:	200015de 	.word	0x200015de

0800d0f0 <initBMX055>:


void initBMX055()
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	af00      	add	r7, sp, #0
   // start with all sensors in default mode with all registers reset
   writeByte(BMX055_ACC_ADDRESS,  BMX055_ACC_BGW_SOFTRESET, 0xB6);  // reset accelerometer
 800d0f4:	22b6      	movs	r2, #182	; 0xb6
 800d0f6:	2114      	movs	r1, #20
 800d0f8:	2018      	movs	r0, #24
 800d0fa:	f000 f9f1 	bl	800d4e0 <writeByte>
   HAL_Delay(1000); // Wait for all registers to reset
 800d0fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d102:	f7f4 fdb7 	bl	8001c74 <HAL_Delay>

   // Configure accelerometer
   writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_PMU_RANGE, Ascale & 0x0F); // Set accelerometer full range
 800d106:	4b3e      	ldr	r3, [pc, #248]	; (800d200 <initBMX055+0x110>)
 800d108:	781b      	ldrb	r3, [r3, #0]
 800d10a:	f003 030f 	and.w	r3, r3, #15
 800d10e:	b2db      	uxtb	r3, r3
 800d110:	461a      	mov	r2, r3
 800d112:	210f      	movs	r1, #15
 800d114:	2018      	movs	r0, #24
 800d116:	f000 f9e3 	bl	800d4e0 <writeByte>
   writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_PMU_BW, ACCBW & 0x0F);     // Set accelerometer bandwidth
 800d11a:	4b3a      	ldr	r3, [pc, #232]	; (800d204 <initBMX055+0x114>)
 800d11c:	781b      	ldrb	r3, [r3, #0]
 800d11e:	f003 030f 	and.w	r3, r3, #15
 800d122:	b2db      	uxtb	r3, r3
 800d124:	461a      	mov	r2, r3
 800d126:	2110      	movs	r1, #16
 800d128:	2018      	movs	r0, #24
 800d12a:	f000 f9d9 	bl	800d4e0 <writeByte>
   writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_D_HBW, 0x00);              // Use filtered data
 800d12e:	2200      	movs	r2, #0
 800d130:	2113      	movs	r1, #19
 800d132:	2018      	movs	r0, #24
 800d134:	f000 f9d4 	bl	800d4e0 <writeByte>
// set gyro to fast wake up mode, will sleep for 20 ms then run normally for 20 ms
// and collect data for an effective ODR of 50 Hz, other duty cycles are possible but there
// is a minimum wake duration determined by the bandwidth duration, e.g.,  > 10 ms for 23Hz gyro bandwidth
//  writeByte(BMX055_ACC_ADDRESS, BMX055_GYRO_LPM2, 0x87);

 writeByte(BMX055_GYRO_ADDRESS, BMX055_GYRO_RANGE, Gscale);  // set GYRO FS range
 800d138:	4b33      	ldr	r3, [pc, #204]	; (800d208 <initBMX055+0x118>)
 800d13a:	781b      	ldrb	r3, [r3, #0]
 800d13c:	461a      	mov	r2, r3
 800d13e:	210f      	movs	r1, #15
 800d140:	2068      	movs	r0, #104	; 0x68
 800d142:	f000 f9cd 	bl	800d4e0 <writeByte>
 writeByte(BMX055_GYRO_ADDRESS, BMX055_GYRO_BW, GODRBW);     // set GYRO ODR and Bandwidth
 800d146:	4b31      	ldr	r3, [pc, #196]	; (800d20c <initBMX055+0x11c>)
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	461a      	mov	r2, r3
 800d14c:	2110      	movs	r1, #16
 800d14e:	2068      	movs	r0, #104	; 0x68
 800d150:	f000 f9c6 	bl	800d4e0 <writeByte>

// writeByte(BMX055_GYRO_ADDRESS, BMX055_GYRO_BGW_SPI3_WDT, 0x06); // Enable watchdog timer for I2C with 50 ms window


// Configure magnetometer
writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_PWR_CNTL1, 0x82);  // Softreset magnetometer, ends up in sleep mode
 800d154:	2282      	movs	r2, #130	; 0x82
 800d156:	214b      	movs	r1, #75	; 0x4b
 800d158:	2010      	movs	r0, #16
 800d15a:	f000 f9c1 	bl	800d4e0 <writeByte>
HAL_Delay(100);
 800d15e:	2064      	movs	r0, #100	; 0x64
 800d160:	f7f4 fd88 	bl	8001c74 <HAL_Delay>
writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_PWR_CNTL1, 0x01); // Wake up magnetometer
 800d164:	2201      	movs	r2, #1
 800d166:	214b      	movs	r1, #75	; 0x4b
 800d168:	2010      	movs	r0, #16
 800d16a:	f000 f9b9 	bl	800d4e0 <writeByte>
HAL_Delay(100);
 800d16e:	2064      	movs	r0, #100	; 0x64
 800d170:	f7f4 fd80 	bl	8001c74 <HAL_Delay>

writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_PWR_CNTL2, MODR << 3); // Normal mode
 800d174:	4b26      	ldr	r3, [pc, #152]	; (800d210 <initBMX055+0x120>)
 800d176:	781b      	ldrb	r3, [r3, #0]
 800d178:	00db      	lsls	r3, r3, #3
 800d17a:	b2db      	uxtb	r3, r3
 800d17c:	461a      	mov	r2, r3
 800d17e:	214c      	movs	r1, #76	; 0x4c
 800d180:	2010      	movs	r0, #16
 800d182:	f000 f9ad 	bl	800d4e0 <writeByte>
//writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_PWR_CNTL2, MODR << 3 | 0x02); // Forced mode

//writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_INT_EN_2, 0x84); // Enable data ready pin interrupt, active high

// Set up four standard configurations for the magnetometer
  switch (Mmode)
 800d186:	4b23      	ldr	r3, [pc, #140]	; (800d214 <initBMX055+0x124>)
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	2b03      	cmp	r3, #3
 800d18c:	d836      	bhi.n	800d1fc <initBMX055+0x10c>
 800d18e:	a201      	add	r2, pc, #4	; (adr r2, 800d194 <initBMX055+0xa4>)
 800d190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d194:	0800d1a5 	.word	0x0800d1a5
 800d198:	0800d1bb 	.word	0x0800d1bb
 800d19c:	0800d1d1 	.word	0x0800d1d1
 800d1a0:	0800d1e7 	.word	0x0800d1e7
  {
    case lowPower:
         // Low-power
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_XY, 0x01);  // 3 repetitions (oversampling)
 800d1a4:	2201      	movs	r2, #1
 800d1a6:	2151      	movs	r1, #81	; 0x51
 800d1a8:	2010      	movs	r0, #16
 800d1aa:	f000 f999 	bl	800d4e0 <writeByte>
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_Z,  0x02);  // 3 repetitions (oversampling)
 800d1ae:	2202      	movs	r2, #2
 800d1b0:	2152      	movs	r1, #82	; 0x52
 800d1b2:	2010      	movs	r0, #16
 800d1b4:	f000 f994 	bl	800d4e0 <writeByte>
          break;
 800d1b8:	e020      	b.n	800d1fc <initBMX055+0x10c>
    case Regular:
          // Regular
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_XY, 0x04);  //  9 repetitions (oversampling)
 800d1ba:	2204      	movs	r2, #4
 800d1bc:	2151      	movs	r1, #81	; 0x51
 800d1be:	2010      	movs	r0, #16
 800d1c0:	f000 f98e 	bl	800d4e0 <writeByte>
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_Z,  0x16);  // 15 repetitions (oversampling)
 800d1c4:	2216      	movs	r2, #22
 800d1c6:	2152      	movs	r1, #82	; 0x52
 800d1c8:	2010      	movs	r0, #16
 800d1ca:	f000 f989 	bl	800d4e0 <writeByte>
          break;
 800d1ce:	e015      	b.n	800d1fc <initBMX055+0x10c>
    case enhancedRegular:
          // Enhanced Regular
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_XY, 0x07);  // 15 repetitions (oversampling)
 800d1d0:	2207      	movs	r2, #7
 800d1d2:	2151      	movs	r1, #81	; 0x51
 800d1d4:	2010      	movs	r0, #16
 800d1d6:	f000 f983 	bl	800d4e0 <writeByte>
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_Z,  0x22);  // 27 repetitions (oversampling)
 800d1da:	2222      	movs	r2, #34	; 0x22
 800d1dc:	2152      	movs	r1, #82	; 0x52
 800d1de:	2010      	movs	r0, #16
 800d1e0:	f000 f97e 	bl	800d4e0 <writeByte>
          break;
 800d1e4:	e00a      	b.n	800d1fc <initBMX055+0x10c>
    case highAccuracy:
          // High Accuracy
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_XY, 0x17);  // 47 repetitions (oversampling)
 800d1e6:	2217      	movs	r2, #23
 800d1e8:	2151      	movs	r1, #81	; 0x51
 800d1ea:	2010      	movs	r0, #16
 800d1ec:	f000 f978 	bl	800d4e0 <writeByte>
          writeByte(BMX055_MAG_ADDRESS, BMX055_MAG_REP_Z,  0x51);  // 83 repetitions (oversampling)
 800d1f0:	2251      	movs	r2, #81	; 0x51
 800d1f2:	2152      	movs	r1, #82	; 0x52
 800d1f4:	2010      	movs	r0, #16
 800d1f6:	f000 f973 	bl	800d4e0 <writeByte>
          break;
 800d1fa:	bf00      	nop
  }
}
 800d1fc:	bf00      	nop
 800d1fe:	bd80      	pop	{r7, pc}
 800d200:	200015be 	.word	0x200015be
 800d204:	200015bf 	.word	0x200015bf
 800d208:	200015bc 	.word	0x200015bc
 800d20c:	200015bd 	.word	0x200015bd
 800d210:	200015c1 	.word	0x200015c1
 800d214:	200015c0 	.word	0x200015c0

0800d218 <fastcompaccelBMX055>:

void fastcompaccelBMX055(float * dest1)
{
 800d218:	b590      	push	{r4, r7, lr}
 800d21a:	b085      	sub	sp, #20
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL, 0x80); // set all accel offset compensation registers to zero
 800d220:	2280      	movs	r2, #128	; 0x80
 800d222:	2136      	movs	r1, #54	; 0x36
 800d224:	2018      	movs	r0, #24
 800d226:	f000 f95b 	bl	800d4e0 <writeByte>
  writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_SETTING, 0x20);  // set offset targets to 0, 0, and +1 g for x, y, z axes
 800d22a:	2220      	movs	r2, #32
 800d22c:	2137      	movs	r1, #55	; 0x37
 800d22e:	2018      	movs	r0, #24
 800d230:	f000 f956 	bl	800d4e0 <writeByte>
  writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL, 0x20); // calculate x-axis offset
 800d234:	2220      	movs	r2, #32
 800d236:	2136      	movs	r1, #54	; 0x36
 800d238:	2018      	movs	r0, #24
 800d23a:	f000 f951 	bl	800d4e0 <writeByte>

  uint8_t c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d23e:	2136      	movs	r1, #54	; 0x36
 800d240:	2018      	movs	r0, #24
 800d242:	f000 f96d 	bl	800d520 <readByte>
 800d246:	4603      	mov	r3, r0
 800d248:	73fb      	strb	r3, [r7, #15]
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d24a:	e008      	b.n	800d25e <fastcompaccelBMX055+0x46>
  c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d24c:	2136      	movs	r1, #54	; 0x36
 800d24e:	2018      	movs	r0, #24
 800d250:	f000 f966 	bl	800d520 <readByte>
 800d254:	4603      	mov	r3, r0
 800d256:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(10);
 800d258:	200a      	movs	r0, #10
 800d25a:	f7f4 fd0b 	bl	8001c74 <HAL_Delay>
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d25e:	7bfb      	ldrb	r3, [r7, #15]
 800d260:	f003 0310 	and.w	r3, r3, #16
 800d264:	2b00      	cmp	r3, #0
 800d266:	d0f1      	beq.n	800d24c <fastcompaccelBMX055+0x34>
}
  writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL, 0x40); // calculate y-axis offset
 800d268:	2240      	movs	r2, #64	; 0x40
 800d26a:	2136      	movs	r1, #54	; 0x36
 800d26c:	2018      	movs	r0, #24
 800d26e:	f000 f937 	bl	800d4e0 <writeByte>

  c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d272:	2136      	movs	r1, #54	; 0x36
 800d274:	2018      	movs	r0, #24
 800d276:	f000 f953 	bl	800d520 <readByte>
 800d27a:	4603      	mov	r3, r0
 800d27c:	73fb      	strb	r3, [r7, #15]
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d27e:	e008      	b.n	800d292 <fastcompaccelBMX055+0x7a>
  c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d280:	2136      	movs	r1, #54	; 0x36
 800d282:	2018      	movs	r0, #24
 800d284:	f000 f94c 	bl	800d520 <readByte>
 800d288:	4603      	mov	r3, r0
 800d28a:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(10);
 800d28c:	200a      	movs	r0, #10
 800d28e:	f7f4 fcf1 	bl	8001c74 <HAL_Delay>
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d292:	7bfb      	ldrb	r3, [r7, #15]
 800d294:	f003 0310 	and.w	r3, r3, #16
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d0f1      	beq.n	800d280 <fastcompaccelBMX055+0x68>
}
  writeByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL, 0x60); // calculate z-axis offset
 800d29c:	2260      	movs	r2, #96	; 0x60
 800d29e:	2136      	movs	r1, #54	; 0x36
 800d2a0:	2018      	movs	r0, #24
 800d2a2:	f000 f91d 	bl	800d4e0 <writeByte>

  c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d2a6:	2136      	movs	r1, #54	; 0x36
 800d2a8:	2018      	movs	r0, #24
 800d2aa:	f000 f939 	bl	800d520 <readByte>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	73fb      	strb	r3, [r7, #15]
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d2b2:	e008      	b.n	800d2c6 <fastcompaccelBMX055+0xae>
  c = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_CTRL);
 800d2b4:	2136      	movs	r1, #54	; 0x36
 800d2b6:	2018      	movs	r0, #24
 800d2b8:	f000 f932 	bl	800d520 <readByte>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(10);
 800d2c0:	200a      	movs	r0, #10
 800d2c2:	f7f4 fcd7 	bl	8001c74 <HAL_Delay>
  while(!(c & 0x10)) {   // check if fast calibration complete
 800d2c6:	7bfb      	ldrb	r3, [r7, #15]
 800d2c8:	f003 0310 	and.w	r3, r3, #16
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d0f1      	beq.n	800d2b4 <fastcompaccelBMX055+0x9c>
}

  int8_t compx = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_OFFSET_X);
 800d2d0:	2138      	movs	r1, #56	; 0x38
 800d2d2:	2018      	movs	r0, #24
 800d2d4:	f000 f924 	bl	800d520 <readByte>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73bb      	strb	r3, [r7, #14]
  int8_t compy = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_OFFSET_Y);
 800d2dc:	2139      	movs	r1, #57	; 0x39
 800d2de:	2018      	movs	r0, #24
 800d2e0:	f000 f91e 	bl	800d520 <readByte>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	737b      	strb	r3, [r7, #13]
  int8_t compz = readByte(BMX055_ACC_ADDRESS, BMX055_ACC_OFC_OFFSET_Z);
 800d2e8:	213a      	movs	r1, #58	; 0x3a
 800d2ea:	2018      	movs	r0, #24
 800d2ec:	f000 f918 	bl	800d520 <readByte>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	733b      	strb	r3, [r7, #12]

  dest1[0] = (float) compx/128.; // accleration bias in g
 800d2f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f7f3 fbd1 	bl	8000aa0 <__aeabi_i2f>
 800d2fe:	4603      	mov	r3, r0
 800d300:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 800d304:	4618      	mov	r0, r3
 800d306:	f7f3 fcd3 	bl	8000cb0 <__aeabi_fdiv>
 800d30a:	4603      	mov	r3, r0
 800d30c:	461a      	mov	r2, r3
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	601a      	str	r2, [r3, #0]
  dest1[1] = (float) compy/128.; // accleration bias in g
 800d312:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800d316:	4618      	mov	r0, r3
 800d318:	f7f3 fbc2 	bl	8000aa0 <__aeabi_i2f>
 800d31c:	4602      	mov	r2, r0
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	1d1c      	adds	r4, r3, #4
 800d322:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 800d326:	4610      	mov	r0, r2
 800d328:	f7f3 fcc2 	bl	8000cb0 <__aeabi_fdiv>
 800d32c:	4603      	mov	r3, r0
 800d32e:	6023      	str	r3, [r4, #0]
  dest1[2] = (float) compz/128.; // accleration bias in g
 800d330:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800d334:	4618      	mov	r0, r3
 800d336:	f7f3 fbb3 	bl	8000aa0 <__aeabi_i2f>
 800d33a:	4602      	mov	r2, r0
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f103 0408 	add.w	r4, r3, #8
 800d342:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
 800d346:	4610      	mov	r0, r2
 800d348:	f7f3 fcb2 	bl	8000cb0 <__aeabi_fdiv>
 800d34c:	4603      	mov	r3, r0
 800d34e:	6023      	str	r3, [r4, #0]
}
 800d350:	bf00      	nop
 800d352:	3714      	adds	r7, #20
 800d354:	46bd      	mov	sp, r7
 800d356:	bd90      	pop	{r4, r7, pc}

0800d358 <magcalBMX055>:


void magcalBMX055(float * dest1)
{
 800d358:	b590      	push	{r4, r7, lr}
 800d35a:	b08f      	sub	sp, #60	; 0x3c
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	6078      	str	r0, [r7, #4]
  uint16_t ii = 0, sample_count = 0;
 800d360:	2300      	movs	r3, #0
 800d362:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d364:	2300      	movs	r3, #0
 800d366:	85fb      	strh	r3, [r7, #46]	; 0x2e
  int32_t mag_bias[3] = {0, 0, 0};
 800d368:	2300      	movs	r3, #0
 800d36a:	623b      	str	r3, [r7, #32]
 800d36c:	2300      	movs	r3, #0
 800d36e:	627b      	str	r3, [r7, #36]	; 0x24
 800d370:	2300      	movs	r3, #0
 800d372:	62bb      	str	r3, [r7, #40]	; 0x28
  int16_t mag_max[3] = {0, 0, 0}, mag_min[3] = {0, 0, 0};
 800d374:	2300      	movs	r3, #0
 800d376:	833b      	strh	r3, [r7, #24]
 800d378:	2300      	movs	r3, #0
 800d37a:	837b      	strh	r3, [r7, #26]
 800d37c:	2300      	movs	r3, #0
 800d37e:	83bb      	strh	r3, [r7, #28]
 800d380:	2300      	movs	r3, #0
 800d382:	823b      	strh	r3, [r7, #16]
 800d384:	2300      	movs	r3, #0
 800d386:	827b      	strh	r3, [r7, #18]
 800d388:	2300      	movs	r3, #0
 800d38a:	82bb      	strh	r3, [r7, #20]

//  Serial.println("Mag Calibration: Wave device in a figure eight until done!");
  HAL_Delay(4000);
 800d38c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800d390:	f7f4 fc70 	bl	8001c74 <HAL_Delay>

   sample_count = 128;
 800d394:	2380      	movs	r3, #128	; 0x80
 800d396:	85fb      	strh	r3, [r7, #46]	; 0x2e
   for(ii = 0; ii < sample_count; ii++) {
 800d398:	2300      	movs	r3, #0
 800d39a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d39c:	e04d      	b.n	800d43a <magcalBMX055+0xe2>
    int16_t mag_temp[3] = {0, 0, 0};
 800d39e:	2300      	movs	r3, #0
 800d3a0:	813b      	strh	r3, [r7, #8]
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	817b      	strh	r3, [r7, #10]
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	81bb      	strh	r3, [r7, #12]
    readMagData(mag_temp);
 800d3aa:	f107 0308 	add.w	r3, r7, #8
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7ff fcfa 	bl	800cda8 <readMagData>
    for (int jj = 0; jj < 3; jj++) {
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	633b      	str	r3, [r7, #48]	; 0x30
 800d3b8:	e036      	b.n	800d428 <magcalBMX055+0xd0>
      if(mag_temp[jj] > mag_max[jj]) mag_max[jj] = mag_temp[jj];
 800d3ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3bc:	005b      	lsls	r3, r3, #1
 800d3be:	3338      	adds	r3, #56	; 0x38
 800d3c0:	443b      	add	r3, r7
 800d3c2:	f933 2c30 	ldrsh.w	r2, [r3, #-48]
 800d3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3c8:	005b      	lsls	r3, r3, #1
 800d3ca:	3338      	adds	r3, #56	; 0x38
 800d3cc:	443b      	add	r3, r7
 800d3ce:	f933 3c20 	ldrsh.w	r3, [r3, #-32]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	dd0b      	ble.n	800d3ee <magcalBMX055+0x96>
 800d3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3d8:	005b      	lsls	r3, r3, #1
 800d3da:	3338      	adds	r3, #56	; 0x38
 800d3dc:	443b      	add	r3, r7
 800d3de:	f933 2c30 	ldrsh.w	r2, [r3, #-48]
 800d3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3e4:	005b      	lsls	r3, r3, #1
 800d3e6:	3338      	adds	r3, #56	; 0x38
 800d3e8:	443b      	add	r3, r7
 800d3ea:	f823 2c20 	strh.w	r2, [r3, #-32]
      if(mag_temp[jj] < mag_min[jj]) mag_min[jj] = mag_temp[jj];
 800d3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3f0:	005b      	lsls	r3, r3, #1
 800d3f2:	3338      	adds	r3, #56	; 0x38
 800d3f4:	443b      	add	r3, r7
 800d3f6:	f933 2c30 	ldrsh.w	r2, [r3, #-48]
 800d3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3fc:	005b      	lsls	r3, r3, #1
 800d3fe:	3338      	adds	r3, #56	; 0x38
 800d400:	443b      	add	r3, r7
 800d402:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 800d406:	429a      	cmp	r2, r3
 800d408:	da0b      	bge.n	800d422 <magcalBMX055+0xca>
 800d40a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d40c:	005b      	lsls	r3, r3, #1
 800d40e:	3338      	adds	r3, #56	; 0x38
 800d410:	443b      	add	r3, r7
 800d412:	f933 2c30 	ldrsh.w	r2, [r3, #-48]
 800d416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d418:	005b      	lsls	r3, r3, #1
 800d41a:	3338      	adds	r3, #56	; 0x38
 800d41c:	443b      	add	r3, r7
 800d41e:	f823 2c28 	strh.w	r2, [r3, #-40]
    for (int jj = 0; jj < 3; jj++) {
 800d422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d424:	3301      	adds	r3, #1
 800d426:	633b      	str	r3, [r7, #48]	; 0x30
 800d428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d42a:	2b02      	cmp	r3, #2
 800d42c:	ddc5      	ble.n	800d3ba <magcalBMX055+0x62>
    }
    HAL_Delay(105);  // at 10 Hz ODR, new mag data is available every 100 ms
 800d42e:	2069      	movs	r0, #105	; 0x69
 800d430:	f7f4 fc20 	bl	8001c74 <HAL_Delay>
   for(ii = 0; ii < sample_count; ii++) {
 800d434:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d436:	3301      	adds	r3, #1
 800d438:	86fb      	strh	r3, [r7, #54]	; 0x36
 800d43a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800d43c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d43e:	429a      	cmp	r2, r3
 800d440:	d3ad      	bcc.n	800d39e <magcalBMX055+0x46>

//    Serial.println("mag x min/max:"); Serial.println(mag_max[0]); Serial.println(mag_min[0]);
//    Serial.println("mag y min/max:"); Serial.println(mag_max[1]); Serial.println(mag_min[1]);
//    Serial.println("mag z min/max:"); Serial.println(mag_max[2]); Serial.println(mag_min[2]);

    mag_bias[0]  = (mag_max[0] + mag_min[0])/2;  // get average x mag bias in counts
 800d442:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800d446:	461a      	mov	r2, r3
 800d448:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d44c:	4413      	add	r3, r2
 800d44e:	0fda      	lsrs	r2, r3, #31
 800d450:	4413      	add	r3, r2
 800d452:	105b      	asrs	r3, r3, #1
 800d454:	623b      	str	r3, [r7, #32]
    mag_bias[1]  = (mag_max[1] + mag_min[1])/2;  // get average y mag bias in counts
 800d456:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800d45a:	461a      	mov	r2, r3
 800d45c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d460:	4413      	add	r3, r2
 800d462:	0fda      	lsrs	r2, r3, #31
 800d464:	4413      	add	r3, r2
 800d466:	105b      	asrs	r3, r3, #1
 800d468:	627b      	str	r3, [r7, #36]	; 0x24
    mag_bias[2]  = (mag_max[2] + mag_min[2])/2;  // get average z mag bias in counts
 800d46a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800d46e:	461a      	mov	r2, r3
 800d470:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800d474:	4413      	add	r3, r2
 800d476:	0fda      	lsrs	r2, r3, #31
 800d478:	4413      	add	r3, r2
 800d47a:	105b      	asrs	r3, r3, #1
 800d47c:	62bb      	str	r3, [r7, #40]	; 0x28

    dest1[0] = (float) mag_bias[0]*mRes;  // save mag biases in G for main program
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	4618      	mov	r0, r3
 800d482:	f7f3 fb0d 	bl	8000aa0 <__aeabi_i2f>
 800d486:	4602      	mov	r2, r0
 800d488:	4b14      	ldr	r3, [pc, #80]	; (800d4dc <magcalBMX055+0x184>)
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	4619      	mov	r1, r3
 800d48e:	4610      	mov	r0, r2
 800d490:	f7f3 fb5a 	bl	8000b48 <__aeabi_fmul>
 800d494:	4603      	mov	r3, r0
 800d496:	461a      	mov	r2, r3
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	601a      	str	r2, [r3, #0]
    dest1[1] = (float) mag_bias[1]*mRes;
 800d49c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f7f3 fafe 	bl	8000aa0 <__aeabi_i2f>
 800d4a4:	4b0d      	ldr	r3, [pc, #52]	; (800d4dc <magcalBMX055+0x184>)
 800d4a6:	681a      	ldr	r2, [r3, #0]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	1d1c      	adds	r4, r3, #4
 800d4ac:	4611      	mov	r1, r2
 800d4ae:	f7f3 fb4b 	bl	8000b48 <__aeabi_fmul>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	6023      	str	r3, [r4, #0]
    dest1[2] = (float) mag_bias[2]*mRes;
 800d4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f7f3 faf1 	bl	8000aa0 <__aeabi_i2f>
 800d4be:	4b07      	ldr	r3, [pc, #28]	; (800d4dc <magcalBMX055+0x184>)
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	f103 0408 	add.w	r4, r3, #8
 800d4c8:	4611      	mov	r1, r2
 800d4ca:	f7f3 fb3d 	bl	8000b48 <__aeabi_fmul>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	6023      	str	r3, [r4, #0]
  writeByte(BMX055M_ADDRESS, BMX055M_OFFSET_Y_REG_H_M, ((int16_t)mag_bias[1] >> 8) & 0xFF);
  writeByte(BMX055M_ADDRESS, BMX055M_OFFSET_Z_REG_L_M, (int16_t) mag_bias[2] & 0xFF);
  writeByte(BMX055M_ADDRESS, BMX055M_OFFSET_Z_REG_H_M, ((int16_t)mag_bias[2] >> 8) & 0xFF);
 */
//   Serial.println("Mag Calibration done!");
}
 800d4d2:	bf00      	nop
 800d4d4:	373c      	adds	r7, #60	; 0x3c
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd90      	pop	{r4, r7, pc}
 800d4da:	bf00      	nop
 800d4dc:	200015cc 	.word	0x200015cc

0800d4e0 <writeByte>:


// I2C read/write functions for the MPU9250 and AK8963 sensors

void writeByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af02      	add	r7, sp, #8
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	71fb      	strb	r3, [r7, #7]
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	71bb      	strb	r3, [r7, #6]
 800d4ee:	4613      	mov	r3, r2
 800d4f0:	717b      	strb	r3, [r7, #5]
//	Wire.write(data);                 // Put data in Tx buffer
//	Wire.endTransmission();           // Send the Tx buffer


	uint8_t buffer[2];
	buffer[0]=subAddress;
 800d4f2:	79bb      	ldrb	r3, [r7, #6]
 800d4f4:	733b      	strb	r3, [r7, #12]
	buffer[1]=data;
 800d4f6:	797b      	ldrb	r3, [r7, #5]
 800d4f8:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&cur_i2c, address<<1, buffer, 2, 10);
 800d4fa:	79fb      	ldrb	r3, [r7, #7]
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	005b      	lsls	r3, r3, #1
 800d500:	b299      	uxth	r1, r3
 800d502:	f107 020c 	add.w	r2, r7, #12
 800d506:	230a      	movs	r3, #10
 800d508:	9300      	str	r3, [sp, #0]
 800d50a:	2302      	movs	r3, #2
 800d50c:	4803      	ldr	r0, [pc, #12]	; (800d51c <writeByte+0x3c>)
 800d50e:	f7f5 f87f 	bl	8002610 <HAL_I2C_Master_Transmit>
}
 800d512:	bf00      	nop
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}
 800d51a:	bf00      	nop
 800d51c:	20000388 	.word	0x20000388

0800d520 <readByte>:

uint8_t readByte(uint8_t address, uint8_t subAddress)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b086      	sub	sp, #24
 800d524:	af02      	add	r7, sp, #8
 800d526:	4603      	mov	r3, r0
 800d528:	460a      	mov	r2, r1
 800d52a:	71fb      	strb	r3, [r7, #7]
 800d52c:	4613      	mov	r3, r2
 800d52e:	71bb      	strb	r3, [r7, #6]
////	Wire.requestFrom(address, 1);  // Read one byte from slave register address
//	Wire.requestFrom(address, (size_t) 1);   // Read one byte from slave register address
//	data = Wire.read();                      // Fill Rx buffer with result
//	return data;                             // Return data read from slave register

	uint8_t cmd_size = 1;
 800d530:	2301      	movs	r3, #1
 800d532:	73fb      	strb	r3, [r7, #15]
	uint8_t count = 1;
 800d534:	2301      	movs	r3, #1
 800d536:	73bb      	strb	r3, [r7, #14]
	uint8_t data = 0;
 800d538:	2300      	movs	r3, #0
 800d53a:	72fb      	strb	r3, [r7, #11]
//	HAL_I2C_Mem_Read(&cur_i2c, address<< 1, subAddress, cmd_size, &data, count, 10);
//	return data;

uint16_t addr = address;
 800d53c:	79fb      	ldrb	r3, [r7, #7]
 800d53e:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Master_Transmit	(&cur_i2c, addr << 1, &subAddress, cmd_size, 10);
 800d540:	89bb      	ldrh	r3, [r7, #12]
 800d542:	005b      	lsls	r3, r3, #1
 800d544:	b299      	uxth	r1, r3
 800d546:	7bfb      	ldrb	r3, [r7, #15]
 800d548:	b29b      	uxth	r3, r3
 800d54a:	1dba      	adds	r2, r7, #6
 800d54c:	200a      	movs	r0, #10
 800d54e:	9000      	str	r0, [sp, #0]
 800d550:	480b      	ldr	r0, [pc, #44]	; (800d580 <readByte+0x60>)
 800d552:	f7f5 f85d 	bl	8002610 <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Receive (&cur_i2c, addr<< 1 | 1, &data, count, 10);
 800d556:	89bb      	ldrh	r3, [r7, #12]
 800d558:	005b      	lsls	r3, r3, #1
 800d55a:	b21b      	sxth	r3, r3
 800d55c:	f043 0301 	orr.w	r3, r3, #1
 800d560:	b21b      	sxth	r3, r3
 800d562:	b299      	uxth	r1, r3
 800d564:	7bbb      	ldrb	r3, [r7, #14]
 800d566:	b29b      	uxth	r3, r3
 800d568:	f107 020b 	add.w	r2, r7, #11
 800d56c:	200a      	movs	r0, #10
 800d56e:	9000      	str	r0, [sp, #0]
 800d570:	4803      	ldr	r0, [pc, #12]	; (800d580 <readByte+0x60>)
 800d572:	f7f5 f94b 	bl	800280c <HAL_I2C_Master_Receive>

	return data;
 800d576:	7afb      	ldrb	r3, [r7, #11]

}
 800d578:	4618      	mov	r0, r3
 800d57a:	3710      	adds	r7, #16
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}
 800d580:	20000388 	.word	0x20000388

0800d584 <readBytes>:

void readBytes(uint8_t address, uint8_t subAddress, uint8_t count, uint8_t * dest)
{
 800d584:	b590      	push	{r4, r7, lr}
 800d586:	b089      	sub	sp, #36	; 0x24
 800d588:	af04      	add	r7, sp, #16
 800d58a:	603b      	str	r3, [r7, #0]
 800d58c:	4603      	mov	r3, r0
 800d58e:	71fb      	strb	r3, [r7, #7]
 800d590:	460b      	mov	r3, r1
 800d592:	71bb      	strb	r3, [r7, #6]
 800d594:	4613      	mov	r3, r2
 800d596:	717b      	strb	r3, [r7, #5]
////        Wire.requestFrom(address, count);  // Read bytes from slave register address
//        Wire.requestFrom(address, (size_t) count);  // Read bytes from slave register address
//	while (Wire.available()) {
//        dest[i++] = Wire.read(); }         // Put read results in the Rx buffer

	uint8_t cmd_size = 1;
 800d598:	2301      	movs	r3, #1
 800d59a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&cur_i2c, address<< 1, subAddress, cmd_size, dest, count, 10);
 800d59c:	79fb      	ldrb	r3, [r7, #7]
 800d59e:	b29b      	uxth	r3, r3
 800d5a0:	005b      	lsls	r3, r3, #1
 800d5a2:	b299      	uxth	r1, r3
 800d5a4:	79bb      	ldrb	r3, [r7, #6]
 800d5a6:	b29a      	uxth	r2, r3
 800d5a8:	7bfb      	ldrb	r3, [r7, #15]
 800d5aa:	b298      	uxth	r0, r3
 800d5ac:	797b      	ldrb	r3, [r7, #5]
 800d5ae:	b29b      	uxth	r3, r3
 800d5b0:	240a      	movs	r4, #10
 800d5b2:	9402      	str	r4, [sp, #8]
 800d5b4:	9301      	str	r3, [sp, #4]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	9300      	str	r3, [sp, #0]
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	4803      	ldr	r0, [pc, #12]	; (800d5cc <readBytes+0x48>)
 800d5be:	f7f5 fb85 	bl	8002ccc <HAL_I2C_Mem_Read>
}
 800d5c2:	bf00      	nop
 800d5c4:	3714      	adds	r7, #20
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd90      	pop	{r4, r7, pc}
 800d5ca:	bf00      	nop
 800d5cc:	20000388 	.word	0x20000388

0800d5d0 <ob1203_I2C_Write>:
{
	HAL_GPIO_WritePin(ob1203_RST_GPIO_PORT, ob1203_RST_PIN, RESET);
}

HAL_StatusTypeDef ob1203_I2C_Write(uint8_t address, uint8_t * data, uint8_t count)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b084      	sub	sp, #16
 800d5d4:	af02      	add	r7, sp, #8
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	6039      	str	r1, [r7, #0]
 800d5da:	71fb      	strb	r3, [r7, #7]
 800d5dc:	4613      	mov	r3, r2
 800d5de:	71bb      	strb	r3, [r7, #6]
	return HAL_I2C_Master_Transmit(&cur_i2c, address << 1, data, count, 10);
 800d5e0:	79fb      	ldrb	r3, [r7, #7]
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	005b      	lsls	r3, r3, #1
 800d5e6:	b299      	uxth	r1, r3
 800d5e8:	79bb      	ldrb	r3, [r7, #6]
 800d5ea:	b29b      	uxth	r3, r3
 800d5ec:	220a      	movs	r2, #10
 800d5ee:	9200      	str	r2, [sp, #0]
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	4804      	ldr	r0, [pc, #16]	; (800d604 <ob1203_I2C_Write+0x34>)
 800d5f4:	f7f5 f80c 	bl	8002610 <HAL_I2C_Master_Transmit>
 800d5f8:	4603      	mov	r3, r0
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3708      	adds	r7, #8
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}
 800d602:	bf00      	nop
 800d604:	20000388 	.word	0x20000388

0800d608 <ob1203_I2C_Read>:

HAL_StatusTypeDef ob1203_I2C_Read(uint8_t address, uint8_t * reg, uint8_t * buffer, uint8_t cmd_size, uint8_t count)
{
 800d608:	b590      	push	{r4, r7, lr}
 800d60a:	b089      	sub	sp, #36	; 0x24
 800d60c:	af04      	add	r7, sp, #16
 800d60e:	60b9      	str	r1, [r7, #8]
 800d610:	607a      	str	r2, [r7, #4]
 800d612:	461a      	mov	r2, r3
 800d614:	4603      	mov	r3, r0
 800d616:	73fb      	strb	r3, [r7, #15]
 800d618:	4613      	mov	r3, r2
 800d61a:	73bb      	strb	r3, [r7, #14]
	return HAL_I2C_Mem_Read(&cur_i2c, address << 1, *reg, cmd_size, buffer, count, 10);
 800d61c:	7bfb      	ldrb	r3, [r7, #15]
 800d61e:	b29b      	uxth	r3, r3
 800d620:	005b      	lsls	r3, r3, #1
 800d622:	b299      	uxth	r1, r3
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	b29a      	uxth	r2, r3
 800d62a:	7bbb      	ldrb	r3, [r7, #14]
 800d62c:	b298      	uxth	r0, r3
 800d62e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d632:	b29b      	uxth	r3, r3
 800d634:	240a      	movs	r4, #10
 800d636:	9402      	str	r4, [sp, #8]
 800d638:	9301      	str	r3, [sp, #4]
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	9300      	str	r3, [sp, #0]
 800d63e:	4603      	mov	r3, r0
 800d640:	4803      	ldr	r0, [pc, #12]	; (800d650 <ob1203_I2C_Read+0x48>)
 800d642:	f7f5 fb43 	bl	8002ccc <HAL_I2C_Mem_Read>
 800d646:	4603      	mov	r3, r0
}
 800d648:	4618      	mov	r0, r3
 800d64a:	3714      	adds	r7, #20
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd90      	pop	{r4, r7, pc}
 800d650:	20000388 	.word	0x20000388

0800d654 <tca9544a_I2C_SetX>:

void tca9544a_I2C_SetX(uint8_t slave)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af02      	add	r7, sp, #8
 800d65a:	4603      	mov	r3, r0
 800d65c:	71fb      	strb	r3, [r7, #7]
	slave = slave | 4;
 800d65e:	79fb      	ldrb	r3, [r7, #7]
 800d660:	f043 0304 	orr.w	r3, r3, #4
 800d664:	b2db      	uxtb	r3, r3
 800d666:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(&cur_i2c, tca9544a_address << 1, &slave, 1, 10);
 800d668:	1dfa      	adds	r2, r7, #7
 800d66a:	230a      	movs	r3, #10
 800d66c:	9300      	str	r3, [sp, #0]
 800d66e:	2301      	movs	r3, #1
 800d670:	21e0      	movs	r1, #224	; 0xe0
 800d672:	4803      	ldr	r0, [pc, #12]	; (800d680 <tca9544a_I2C_SetX+0x2c>)
 800d674:	f7f4 ffcc 	bl	8002610 <HAL_I2C_Master_Transmit>
}
 800d678:	bf00      	nop
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}
 800d680:	20000388 	.word	0x20000388

0800d684 <tca9544a_I2C_ReadX>:

void tca9544a_I2C_ReadX(uint8_t* data)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af02      	add	r7, sp, #8
 800d68a:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Receive(&cur_i2c, tca9544a_address << 1 | 1, data, 1, 10);
 800d68c:	230a      	movs	r3, #10
 800d68e:	9300      	str	r3, [sp, #0]
 800d690:	2301      	movs	r3, #1
 800d692:	687a      	ldr	r2, [r7, #4]
 800d694:	21e1      	movs	r1, #225	; 0xe1
 800d696:	4803      	ldr	r0, [pc, #12]	; (800d6a4 <tca9544a_I2C_ReadX+0x20>)
 800d698:	f7f5 f8b8 	bl	800280c <HAL_I2C_Master_Receive>
}
 800d69c:	bf00      	nop
 800d69e:	3708      	adds	r7, #8
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	20000388 	.word	0x20000388

0800d6a8 <ob1203_Delay_ms>:

void ob1203_Delay_ms(uint32_t ms)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f7f4 fadf 	bl	8001c74 <HAL_Delay>
}
 800d6b6:	bf00      	nop
 800d6b8:	3708      	adds	r7, #8
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
	...

0800d6c0 <ob1203_send_results>:

void ob1203_send_results(uint32_t ppg, unsigned char channel_num)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b082      	sub	sp, #8
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	70fb      	strb	r3, [r7, #3]
	send_buf = &ppg;
 800d6cc:	4a0e      	ldr	r2, [pc, #56]	; (800d708 <ob1203_send_results+0x48>)
 800d6ce:	1d3b      	adds	r3, r7, #4
 800d6d0:	6013      	str	r3, [r2, #0]
	ob1203_Delay_ms(2);
 800d6d2:	2002      	movs	r0, #2
 800d6d4:	f7ff ffe8 	bl	800d6a8 <ob1203_Delay_ms>
	ob1203_send_preambula();
 800d6d8:	f000 f85a 	bl	800d790 <ob1203_send_preambula>
	ob1203_Delay_ms(2);
 800d6dc:	2002      	movs	r0, #2
 800d6de:	f7ff ffe3 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d6e2:	1cfb      	adds	r3, r7, #3
 800d6e4:	2101      	movs	r1, #1
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7fe fdda 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d6ec:	2002      	movs	r0, #2
 800d6ee:	f7ff ffdb 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) send_buf, 4);
 800d6f2:	4b05      	ldr	r3, [pc, #20]	; (800d708 <ob1203_send_results+0x48>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	2104      	movs	r1, #4
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f7fe fdd1 	bl	800c2a0 <CDC_Transmit_FS>
}
 800d6fe:	bf00      	nop
 800d700:	3708      	adds	r7, #8
 800d702:	46bd      	mov	sp, r7
 800d704:	bd80      	pop	{r7, pc}
 800d706:	bf00      	nop
 800d708:	20001638 	.word	0x20001638

0800d70c <BMX_send_result>:

void BMX_send_result(uint16_t* acc, uint16_t* giro, uint16_t* mag) //, unsigned char channel_num)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b086      	sub	sp, #24
 800d710:	af00      	add	r7, sp, #0
 800d712:	60f8      	str	r0, [r7, #12]
 800d714:	60b9      	str	r1, [r7, #8]
 800d716:	607a      	str	r2, [r7, #4]
	ob1203_send_preambula();
 800d718:	f000 f83a 	bl	800d790 <ob1203_send_preambula>
	ob1203_Delay_ms(2);
 800d71c:	2002      	movs	r0, #2
 800d71e:	f7ff ffc3 	bl	800d6a8 <ob1203_Delay_ms>
	uint8_t channel_num = 4;
 800d722:	2304      	movs	r3, #4
 800d724:	75fb      	strb	r3, [r7, #23]
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d726:	f107 0317 	add.w	r3, r7, #23
 800d72a:	2101      	movs	r1, #1
 800d72c:	4618      	mov	r0, r3
 800d72e:	f7fe fdb7 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d732:	2002      	movs	r0, #2
 800d734:	f7ff ffb8 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) acc, 6);
 800d738:	2106      	movs	r1, #6
 800d73a:	68f8      	ldr	r0, [r7, #12]
 800d73c:	f7fe fdb0 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d740:	2002      	movs	r0, #2
 800d742:	f7ff ffb1 	bl	800d6a8 <ob1203_Delay_ms>
	channel_num = 5;
 800d746:	2305      	movs	r3, #5
 800d748:	75fb      	strb	r3, [r7, #23]
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d74a:	f107 0317 	add.w	r3, r7, #23
 800d74e:	2101      	movs	r1, #1
 800d750:	4618      	mov	r0, r3
 800d752:	f7fe fda5 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d756:	2002      	movs	r0, #2
 800d758:	f7ff ffa6 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) giro, 6);
 800d75c:	2106      	movs	r1, #6
 800d75e:	68b8      	ldr	r0, [r7, #8]
 800d760:	f7fe fd9e 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d764:	2002      	movs	r0, #2
 800d766:	f7ff ff9f 	bl	800d6a8 <ob1203_Delay_ms>
	channel_num = 6;
 800d76a:	2306      	movs	r3, #6
 800d76c:	75fb      	strb	r3, [r7, #23]
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d76e:	f107 0317 	add.w	r3, r7, #23
 800d772:	2101      	movs	r1, #1
 800d774:	4618      	mov	r0, r3
 800d776:	f7fe fd93 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d77a:	2002      	movs	r0, #2
 800d77c:	f7ff ff94 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) mag, 6);
 800d780:	2106      	movs	r1, #6
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f7fe fd8c 	bl	800c2a0 <CDC_Transmit_FS>

}
 800d788:	bf00      	nop
 800d78a:	3718      	adds	r7, #24
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}

0800d790 <ob1203_send_preambula>:

void ob1203_send_preambula()
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
	char preambula[4];
	preambula[0] = 0xAA;
 800d796:	23aa      	movs	r3, #170	; 0xaa
 800d798:	713b      	strb	r3, [r7, #4]
	preambula[1] = 0x55;
 800d79a:	2355      	movs	r3, #85	; 0x55
 800d79c:	717b      	strb	r3, [r7, #5]
	preambula[2] = 0xAA;
 800d79e:	23aa      	movs	r3, #170	; 0xaa
 800d7a0:	71bb      	strb	r3, [r7, #6]
	preambula[3] = 0x55;
 800d7a2:	2355      	movs	r3, #85	; 0x55
 800d7a4:	71fb      	strb	r3, [r7, #7]
	CDC_Transmit_FS((unsigned char*) &preambula, 4);
 800d7a6:	1d3b      	adds	r3, r7, #4
 800d7a8:	2104      	movs	r1, #4
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7fe fd78 	bl	800c2a0 <CDC_Transmit_FS>
}
 800d7b0:	bf00      	nop
 800d7b2:	3708      	adds	r7, #8
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}

0800d7b8 <ob1203_send_info>:

void ob1203_send_info(uint8_t rate)
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b084      	sub	sp, #16
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	4603      	mov	r3, r0
 800d7c0:	71fb      	strb	r3, [r7, #7]
	uint8_t size = 4;
 800d7c2:	2304      	movs	r3, #4
 800d7c4:	73fb      	strb	r3, [r7, #15]
	uint8_t channel_num = 1;
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	73bb      	strb	r3, [r7, #14]
	ob1203_send_preambula();
 800d7ca:	f7ff ffe1 	bl	800d790 <ob1203_send_preambula>
	ob1203_Delay_ms(2);
 800d7ce:	2002      	movs	r0, #2
 800d7d0:	f7ff ff6a 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &rate, 1);
 800d7d4:	1dfb      	adds	r3, r7, #7
 800d7d6:	2101      	movs	r1, #1
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7fe fd61 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d7de:	2002      	movs	r0, #2
 800d7e0:	f7ff ff62 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &size, 1);
 800d7e4:	f107 030f 	add.w	r3, r7, #15
 800d7e8:	2101      	movs	r1, #1
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	f7fe fd58 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d7f0:	2002      	movs	r0, #2
 800d7f2:	f7ff ff59 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d7f6:	f107 030e 	add.w	r3, r7, #14
 800d7fa:	2101      	movs	r1, #1
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f7fe fd4f 	bl	800c2a0 <CDC_Transmit_FS>
}
 800d802:	bf00      	nop
 800d804:	3710      	adds	r7, #16
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <bmx055_send_info>:

void bmx055_send_info(uint8_t rate)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	4603      	mov	r3, r0
 800d812:	71fb      	strb	r3, [r7, #7]
	uint8_t size = 6;
 800d814:	2306      	movs	r3, #6
 800d816:	73fb      	strb	r3, [r7, #15]
	uint8_t channel_num = 1;
 800d818:	2301      	movs	r3, #1
 800d81a:	73bb      	strb	r3, [r7, #14]
	ob1203_send_preambula();
 800d81c:	f7ff ffb8 	bl	800d790 <ob1203_send_preambula>
	ob1203_Delay_ms(2);
 800d820:	2002      	movs	r0, #2
 800d822:	f7ff ff41 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &rate, 1);
 800d826:	1dfb      	adds	r3, r7, #7
 800d828:	2101      	movs	r1, #1
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7fe fd38 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d830:	2002      	movs	r0, #2
 800d832:	f7ff ff39 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &size, 1);
 800d836:	f107 030f 	add.w	r3, r7, #15
 800d83a:	2101      	movs	r1, #1
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fe fd2f 	bl	800c2a0 <CDC_Transmit_FS>
	ob1203_Delay_ms(2);
 800d842:	2002      	movs	r0, #2
 800d844:	f7ff ff30 	bl	800d6a8 <ob1203_Delay_ms>
	CDC_Transmit_FS((unsigned char*) &channel_num, 1);
 800d848:	f107 030e 	add.w	r3, r7, #14
 800d84c:	2101      	movs	r1, #1
 800d84e:	4618      	mov	r0, r3
 800d850:	f7fe fd26 	bl	800c2a0 <CDC_Transmit_FS>
}
 800d854:	bf00      	nop
 800d856:	3710      	adds	r7, #16
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <heartrate11_default_cfg>:
    return I2C_MASTER_SUCCESS;
}
#endif

err_t heartrate11_default_cfg(heartrate11_t *ctx)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b084      	sub	sp, #16
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
    err_t error_flag = HEARTRATE11_OK;
 800d864:	2300      	movs	r3, #0
 800d866:	73fb      	strb	r3, [r7, #15]
    error_flag |= heartrate11_reset_device(ctx);
 800d868:	6878      	ldr	r0, [r7, #4]
 800d86a:	f000 f903 	bl	800da74 <heartrate11_reset_device>
 800d86e:	4603      	mov	r3, r0
 800d870:	461a      	mov	r2, r3
 800d872:	7bfb      	ldrb	r3, [r7, #15]
 800d874:	4313      	orrs	r3, r2
 800d876:	73fb      	strb	r3, [r7, #15]
#if defined(__MIKROC_PRO_FOR_ARM__)
    Delay_100ms();
#endif
#if defined(HAL_STM32F103)
    ob1203_Delay_ms(100);
 800d878:	2064      	movs	r0, #100	; 0x64
 800d87a:	f7ff ff15 	bl	800d6a8 <ob1203_Delay_ms>
#endif
    error_flag |= heartrate11_write_register ( ctx, HEARTRATE11_REG_MAIN_CTRL_1, HEARTRATE11_PS_SAI_OFF |
 800d87e:	2203      	movs	r2, #3
 800d880:	2116      	movs	r1, #22
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f000 f8d1 	bl	800da2a <heartrate11_write_register>
 800d888:	4603      	mov	r3, r0
 800d88a:	461a      	mov	r2, r3
 800d88c:	7bfb      	ldrb	r3, [r7, #15]
 800d88e:	4313      	orrs	r3, r2
 800d890:	73fb      	strb	r3, [r7, #15]
                                                                                     HEARTRATE11_HR_MODE |
                                                                                     HEARTRATE11_PPG_PS_ON );
	error_flag |= heartrate11_write_register ( ctx, HEARTRATE11_REG_INT_CFG_1, HEARTRATE11_PPG_INT_ON );
 800d892:	2210      	movs	r2, #16
 800d894:	212c      	movs	r1, #44	; 0x2c
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 f8c7 	bl	800da2a <heartrate11_write_register>
 800d89c:	4603      	mov	r3, r0
 800d89e:	461a      	mov	r2, r3
 800d8a0:	7bfb      	ldrb	r3, [r7, #15]
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	73fb      	strb	r3, [r7, #15]
	error_flag |= heartrate11_set_led_current ( ctx, HEARTRATE11_IR_LED, HEARTRATE11_IR_LED_DEFAULT_CURRENT );
 800d8a6:	4a19      	ldr	r2, [pc, #100]	; (800d90c <heartrate11_default_cfg+0xb0>)
 800d8a8:	2101      	movs	r1, #1
 800d8aa:	6878      	ldr	r0, [r7, #4]
 800d8ac:	f000 f8f0 	bl	800da90 <heartrate11_set_led_current>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	7bfb      	ldrb	r3, [r7, #15]
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	73fb      	strb	r3, [r7, #15]
	error_flag |= heartrate11_write_register ( ctx, HEARTRATE11_REG_PPG_PS_GAIN, HEARTRATE11_PPG_PS_GAIN_1 |
 800d8ba:	2209      	movs	r2, #9
 800d8bc:	212e      	movs	r1, #46	; 0x2e
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f8b3 	bl	800da2a <heartrate11_write_register>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	461a      	mov	r2, r3
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	73fb      	strb	r3, [r7, #15]
																				 HEARTRATE11_PPG_PS_GAIN_RESERVED );
	error_flag |= heartrate11_write_register ( ctx, HEARTRATE11_REG_PPG_AVG, HEARTRATE11_PPG_AVG_32 |
 800d8ce:	225a      	movs	r2, #90	; 0x5a
 800d8d0:	2135      	movs	r1, #53	; 0x35
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f000 f8a9 	bl	800da2a <heartrate11_write_register>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	461a      	mov	r2, r3
 800d8dc:	7bfb      	ldrb	r3, [r7, #15]
 800d8de:	4313      	orrs	r3, r2
 800d8e0:	73fb      	strb	r3, [r7, #15]
																			 HEARTRATE11_PPG_AVG_RESERVED );
	error_flag |= heartrate11_write_register ( ctx, HEARTRATE11_REG_PPG_PWIDTH_PERIOD, HEARTRATE11_PPG_PWIDTH_247US |
 800d8e2:	4b0b      	ldr	r3, [pc, #44]	; (800d910 <heartrate11_default_cfg+0xb4>)
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	461a      	mov	r2, r3
 800d8ee:	2136      	movs	r1, #54	; 0x36
 800d8f0:	6878      	ldr	r0, [r7, #4]
 800d8f2:	f000 f89a 	bl	800da2a <heartrate11_write_register>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	7bfb      	ldrb	r3, [r7, #15]
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	73fb      	strb	r3, [r7, #15]
																					   rate);
    return error_flag;
 800d900:	7bfb      	ldrb	r3, [r7, #15]
}
 800d902:	4618      	mov	r0, r3
 800d904:	3710      	adds	r7, #16
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
 800d90a:	bf00      	nop
 800d90c:	42480000 	.word	0x42480000
 800d910:	200003dc 	.word	0x200003dc

0800d914 <heartrate11_generic_write>:

err_t heartrate11_generic_write(heartrate11_t *ctx, uint8_t reg, uint8_t *data_in, uint8_t len)
{
 800d914:	b590      	push	{r4, r7, lr}
 800d916:	b0c7      	sub	sp, #284	; 0x11c
 800d918:	af00      	add	r7, sp, #0
 800d91a:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800d91e:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 800d922:	6020      	str	r0, [r4, #0]
 800d924:	4608      	mov	r0, r1
 800d926:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800d92a:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 800d92e:	600a      	str	r2, [r1, #0]
 800d930:	4619      	mov	r1, r3
 800d932:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d936:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 800d93a:	4602      	mov	r2, r0
 800d93c:	701a      	strb	r2, [r3, #0]
 800d93e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d942:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 800d946:	460a      	mov	r2, r1
 800d948:	701a      	strb	r2, [r3, #0]
    uint8_t data_buf[256] = { 0 };
 800d94a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d94e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d952:	2200      	movs	r2, #0
 800d954:	601a      	str	r2, [r3, #0]
 800d956:	3304      	adds	r3, #4
 800d958:	22fc      	movs	r2, #252	; 0xfc
 800d95a:	2100      	movs	r1, #0
 800d95c:	4618      	mov	r0, r3
 800d95e:	f000 f999 	bl	800dc94 <memset>
    data_buf[0] = reg;
 800d962:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d966:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d96a:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800d96e:	f2a2 120d 	subw	r2, r2, #269	; 0x10d
 800d972:	7812      	ldrb	r2, [r2, #0]
 800d974:	701a      	strb	r2, [r3, #0]
    for(uint8_t cnt = 0; cnt < len; cnt++)
 800d976:	2300      	movs	r3, #0
 800d978:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 800d97c:	e015      	b.n	800d9aa <heartrate11_generic_write+0x96>
    {
        data_buf[cnt + 1] = data_in[cnt];
 800d97e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d982:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800d986:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 800d98a:	6812      	ldr	r2, [r2, #0]
 800d98c:	441a      	add	r2, r3
 800d98e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d992:	3301      	adds	r3, #1
 800d994:	7811      	ldrb	r1, [r2, #0]
 800d996:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800d99a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800d99e:	54d1      	strb	r1, [r2, r3]
    for(uint8_t cnt = 0; cnt < len; cnt++)
 800d9a0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800d9a4:	3301      	adds	r3, #1
 800d9a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 800d9aa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d9ae:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 800d9b2:	f897 2117 	ldrb.w	r2, [r7, #279]	; 0x117
 800d9b6:	781b      	ldrb	r3, [r3, #0]
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d3e0      	bcc.n	800d97e <heartrate11_generic_write+0x6a>
    }
#if defined(__MIKROC_PRO_FOR_ARM__)
    return i2c_master_write(&ctx->i2c, data_buf, len + 1);
#endif
#if defined(HAL_STM32F103)
    if(HEARTRATE11_OK == ob1203_I2C_Write(HEARTRATE11_DEVICE_ADDRESS, data_buf, len + 1))
 800d9bc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d9c0:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 800d9c4:	781b      	ldrb	r3, [r3, #0]
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	b2da      	uxtb	r2, r3
 800d9ca:	f107 0314 	add.w	r3, r7, #20
 800d9ce:	4619      	mov	r1, r3
 800d9d0:	2053      	movs	r0, #83	; 0x53
 800d9d2:	f7ff fdfd 	bl	800d5d0 <ob1203_I2C_Write>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d101      	bne.n	800d9e0 <heartrate11_generic_write+0xcc>
    	return HEARTRATE11_OK;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	e000      	b.n	800d9e2 <heartrate11_generic_write+0xce>
#endif
    return HEARTRATE11_ERROR;
 800d9e0:	23ff      	movs	r3, #255	; 0xff
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd90      	pop	{r4, r7, pc}

0800d9ec <heartrate11_generic_read>:

err_t heartrate11_generic_read(heartrate11_t *ctx, uint8_t reg, uint8_t *data_out, uint8_t len)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b086      	sub	sp, #24
 800d9f0:	af02      	add	r7, sp, #8
 800d9f2:	60f8      	str	r0, [r7, #12]
 800d9f4:	607a      	str	r2, [r7, #4]
 800d9f6:	461a      	mov	r2, r3
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	72fb      	strb	r3, [r7, #11]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	72bb      	strb	r3, [r7, #10]
#if defined(__MIKROC_PRO_FOR_ARM__)
    return i2c_master_write_then_read(&ctx->i2c, &reg, 1, data_out, len);
#endif
#if defined(HAL_STM32F103)
    if(HEARTRATE11_OK == ob1203_I2C_Read(HEARTRATE11_DEVICE_ADDRESS, &reg, data_out, 1, len + 1))
 800da00:	7abb      	ldrb	r3, [r7, #10]
 800da02:	3301      	adds	r3, #1
 800da04:	b2db      	uxtb	r3, r3
 800da06:	f107 010b 	add.w	r1, r7, #11
 800da0a:	9300      	str	r3, [sp, #0]
 800da0c:	2301      	movs	r3, #1
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	2053      	movs	r0, #83	; 0x53
 800da12:	f7ff fdf9 	bl	800d608 <ob1203_I2C_Read>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d101      	bne.n	800da20 <heartrate11_generic_read+0x34>
    	return HEARTRATE11_OK;
 800da1c:	2300      	movs	r3, #0
 800da1e:	e000      	b.n	800da22 <heartrate11_generic_read+0x36>
#endif
    return HEARTRATE11_ERROR;
 800da20:	23ff      	movs	r3, #255	; 0xff
}
 800da22:	4618      	mov	r0, r3
 800da24:	3710      	adds	r7, #16
 800da26:	46bd      	mov	sp, r7
 800da28:	bd80      	pop	{r7, pc}

0800da2a <heartrate11_write_register>:

err_t heartrate11_write_register(heartrate11_t *ctx, uint8_t reg, uint8_t data_in)
{
 800da2a:	b580      	push	{r7, lr}
 800da2c:	b082      	sub	sp, #8
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
 800da32:	460b      	mov	r3, r1
 800da34:	70fb      	strb	r3, [r7, #3]
 800da36:	4613      	mov	r3, r2
 800da38:	70bb      	strb	r3, [r7, #2]
    return heartrate11_generic_write(ctx, reg, &data_in, 1);
 800da3a:	1cba      	adds	r2, r7, #2
 800da3c:	78f9      	ldrb	r1, [r7, #3]
 800da3e:	2301      	movs	r3, #1
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f7ff ff67 	bl	800d914 <heartrate11_generic_write>
 800da46:	4603      	mov	r3, r0
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3708      	adds	r7, #8
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}

0800da50 <heartrate11_read_register>:

err_t heartrate11_read_register(heartrate11_t *ctx, uint8_t reg, uint8_t *data_out)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b084      	sub	sp, #16
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	460b      	mov	r3, r1
 800da5a:	607a      	str	r2, [r7, #4]
 800da5c:	72fb      	strb	r3, [r7, #11]
    return heartrate11_generic_read(ctx, reg, data_out, 1);
 800da5e:	7af9      	ldrb	r1, [r7, #11]
 800da60:	2301      	movs	r3, #1
 800da62:	687a      	ldr	r2, [r7, #4]
 800da64:	68f8      	ldr	r0, [r7, #12]
 800da66:	f7ff ffc1 	bl	800d9ec <heartrate11_generic_read>
 800da6a:	4603      	mov	r3, r0
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3710      	adds	r7, #16
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}

0800da74 <heartrate11_reset_device>:
    return digital_in_read(&ctx->int_pin);
}
#endif

err_t heartrate11_reset_device(heartrate11_t *ctx)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b082      	sub	sp, #8
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
    return heartrate11_write_register(ctx, HEARTRATE11_REG_MAIN_CTRL_0, HEARTRATE11_SW_RESET);
 800da7c:	2280      	movs	r2, #128	; 0x80
 800da7e:	2115      	movs	r1, #21
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f7ff ffd2 	bl	800da2a <heartrate11_write_register>
 800da86:	4603      	mov	r3, r0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3708      	adds	r7, #8
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}

0800da90 <heartrate11_set_led_current>:

err_t heartrate11_set_led_current(heartrate11_t *ctx, uint8_t led, float current)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b086      	sub	sp, #24
 800da94:	af00      	add	r7, sp, #0
 800da96:	60f8      	str	r0, [r7, #12]
 800da98:	460b      	mov	r3, r1
 800da9a:	607a      	str	r2, [r7, #4]
 800da9c:	72fb      	strb	r3, [r7, #11]
    if(((HEARTRATE11_RED_LED == led) &&(current > HEARTRATE11_RED_LED_MAX_CURRENT)) ||
 800da9e:	7afb      	ldrb	r3, [r7, #11]
 800daa0:	2b02      	cmp	r3, #2
 800daa2:	d106      	bne.n	800dab2 <heartrate11_set_led_current+0x22>
 800daa4:	4944      	ldr	r1, [pc, #272]	; (800dbb8 <heartrate11_set_led_current+0x128>)
 800daa6:	6878      	ldr	r0, [r7, #4]
 800daa8:	f7f3 fa0a 	bl	8000ec0 <__aeabi_fcmpgt>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d109      	bne.n	800dac6 <heartrate11_set_led_current+0x36>
 800dab2:	7afb      	ldrb	r3, [r7, #11]
 800dab4:	2b02      	cmp	r3, #2
 800dab6:	d806      	bhi.n	800dac6 <heartrate11_set_led_current+0x36>
        (led > HEARTRATE11_RED_LED) || (current > HEARTRATE11_PS_IR_LED_MAX_CURRENT))
 800dab8:	4940      	ldr	r1, [pc, #256]	; (800dbbc <heartrate11_set_led_current+0x12c>)
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f7f3 fa00 	bl	8000ec0 <__aeabi_fcmpgt>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d001      	beq.n	800daca <heartrate11_set_led_current+0x3a>
    {
        return HEARTRATE11_ERROR;
 800dac6:	23ff      	movs	r3, #255	; 0xff
 800dac8:	e069      	b.n	800db9e <heartrate11_set_led_current+0x10e>
    }
    uint16_t raw_curr;
    uint8_t reg;
    if(HEARTRATE11_RED_LED == led)
 800daca:	7afb      	ldrb	r3, [r7, #11]
 800dacc:	2b02      	cmp	r3, #2
 800dace:	d128      	bne.n	800db22 <heartrate11_set_led_current+0x92>
    {
        raw_curr =(uint16_t)((current / HEARTRATE11_RED_LED_MAX_CURRENT) * HEARTRATE11_RED_LED_CURRENT_RES +
 800dad0:	6878      	ldr	r0, [r7, #4]
 800dad2:	f7f2 fca1 	bl	8000418 <__aeabi_f2d>
 800dad6:	f04f 0200 	mov.w	r2, #0
 800dada:	4b39      	ldr	r3, [pc, #228]	; (800dbc0 <heartrate11_set_led_current+0x130>)
 800dadc:	f7f2 fe1e 	bl	800071c <__aeabi_ddiv>
 800dae0:	4602      	mov	r2, r0
 800dae2:	460b      	mov	r3, r1
 800dae4:	4610      	mov	r0, r2
 800dae6:	4619      	mov	r1, r3
 800dae8:	a32f      	add	r3, pc, #188	; (adr r3, 800dba8 <heartrate11_set_led_current+0x118>)
 800daea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daee:	f7f2 fceb 	bl	80004c8 <__aeabi_dmul>
 800daf2:	4602      	mov	r2, r0
 800daf4:	460b      	mov	r3, r1
 800daf6:	4610      	mov	r0, r2
 800daf8:	4619      	mov	r1, r3
 800dafa:	f04f 0200 	mov.w	r2, #0
 800dafe:	4b31      	ldr	r3, [pc, #196]	; (800dbc4 <heartrate11_set_led_current+0x134>)
 800db00:	f7f2 fb2c 	bl	800015c <__adddf3>
 800db04:	4602      	mov	r2, r0
 800db06:	460b      	mov	r3, r1
 800db08:	4610      	mov	r0, r2
 800db0a:	4619      	mov	r1, r3
 800db0c:	f7f2 feee 	bl	80008ec <__aeabi_d2uiz>
 800db10:	4603      	mov	r3, r0
 800db12:	82fb      	strh	r3, [r7, #22]
                                  HEARTRATE11_ROUND_TO_NEAREST_INT);
        raw_curr &= HEARTRATE11_RED_LED_CURRENT_RES;
 800db14:	8afb      	ldrh	r3, [r7, #22]
 800db16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db1a:	82fb      	strh	r3, [r7, #22]
        reg = HEARTRATE11_REG_PPG_RLED_CURR_0;
 800db1c:	2332      	movs	r3, #50	; 0x32
 800db1e:	757b      	strb	r3, [r7, #21]
 800db20:	e02d      	b.n	800db7e <heartrate11_set_led_current+0xee>
    }
    else
    {
        raw_curr =(uint16_t)((current / HEARTRATE11_PS_IR_LED_MAX_CURRENT) * HEARTRATE11_PS_IR_LED_CURRENT_RES +
 800db22:	6878      	ldr	r0, [r7, #4]
 800db24:	f7f2 fc78 	bl	8000418 <__aeabi_f2d>
 800db28:	f04f 0200 	mov.w	r2, #0
 800db2c:	4b26      	ldr	r3, [pc, #152]	; (800dbc8 <heartrate11_set_led_current+0x138>)
 800db2e:	f7f2 fdf5 	bl	800071c <__aeabi_ddiv>
 800db32:	4602      	mov	r2, r0
 800db34:	460b      	mov	r3, r1
 800db36:	4610      	mov	r0, r2
 800db38:	4619      	mov	r1, r3
 800db3a:	a31d      	add	r3, pc, #116	; (adr r3, 800dbb0 <heartrate11_set_led_current+0x120>)
 800db3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db40:	f7f2 fcc2 	bl	80004c8 <__aeabi_dmul>
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	4610      	mov	r0, r2
 800db4a:	4619      	mov	r1, r3
 800db4c:	f04f 0200 	mov.w	r2, #0
 800db50:	4b1c      	ldr	r3, [pc, #112]	; (800dbc4 <heartrate11_set_led_current+0x134>)
 800db52:	f7f2 fb03 	bl	800015c <__adddf3>
 800db56:	4602      	mov	r2, r0
 800db58:	460b      	mov	r3, r1
 800db5a:	4610      	mov	r0, r2
 800db5c:	4619      	mov	r1, r3
 800db5e:	f7f2 fec5 	bl	80008ec <__aeabi_d2uiz>
 800db62:	4603      	mov	r3, r0
 800db64:	82fb      	strh	r3, [r7, #22]
                                  HEARTRATE11_ROUND_TO_NEAREST_INT);
        raw_curr &= HEARTRATE11_PS_IR_LED_CURRENT_RES;
 800db66:	8afb      	ldrh	r3, [r7, #22]
 800db68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800db6c:	82fb      	strh	r3, [r7, #22]
        if(HEARTRATE11_PS_LED == led)
 800db6e:	7afb      	ldrb	r3, [r7, #11]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d102      	bne.n	800db7a <heartrate11_set_led_current+0xea>
        {
            reg = HEARTRATE11_REG_PS_LED_CURR_0;
 800db74:	2317      	movs	r3, #23
 800db76:	757b      	strb	r3, [r7, #21]
 800db78:	e001      	b.n	800db7e <heartrate11_set_led_current+0xee>
        }
        else
        {
            reg = HEARTRATE11_REG_PPG_IRLED_CURR_0;
 800db7a:	2330      	movs	r3, #48	; 0x30
 800db7c:	757b      	strb	r3, [r7, #21]
        }
    }
    uint8_t data_buf[2];
    data_buf[0] =(uint8_t)(raw_curr & 0xFF);
 800db7e:	8afb      	ldrh	r3, [r7, #22]
 800db80:	b2db      	uxtb	r3, r3
 800db82:	743b      	strb	r3, [r7, #16]
    data_buf[1] =(uint8_t)((raw_curr >> 8) & 0xFF);
 800db84:	8afb      	ldrh	r3, [r7, #22]
 800db86:	0a1b      	lsrs	r3, r3, #8
 800db88:	b29b      	uxth	r3, r3
 800db8a:	b2db      	uxtb	r3, r3
 800db8c:	747b      	strb	r3, [r7, #17]
    return heartrate11_generic_write(ctx, reg, data_buf, 2);
 800db8e:	f107 0210 	add.w	r2, r7, #16
 800db92:	7d79      	ldrb	r1, [r7, #21]
 800db94:	2302      	movs	r3, #2
 800db96:	68f8      	ldr	r0, [r7, #12]
 800db98:	f7ff febc 	bl	800d914 <heartrate11_generic_write>
 800db9c:	4603      	mov	r3, r0
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3718      	adds	r7, #24
 800dba2:	46bd      	mov	sp, r7
 800dba4:	bd80      	pop	{r7, pc}
 800dba6:	bf00      	nop
 800dba8:	00000000 	.word	0x00000000
 800dbac:	407ff000 	.word	0x407ff000
 800dbb0:	00000000 	.word	0x00000000
 800dbb4:	408ff800 	.word	0x408ff800
 800dbb8:	42fa0000 	.word	0x42fa0000
 800dbbc:	437a0000 	.word	0x437a0000
 800dbc0:	405f4000 	.word	0x405f4000
 800dbc4:	3fe00000 	.word	0x3fe00000
 800dbc8:	406f4000 	.word	0x406f4000

0800dbcc <heartrate11_read_fifo>:
    *proximity =((uint16_t) data_buf[1] << 8) | data_buf[0];
    return error_flag;
}

err_t heartrate11_read_fifo(heartrate11_t *ctx, uint32_t *fifo_data)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b084      	sub	sp, #16
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	6039      	str	r1, [r7, #0]
    uint8_t data_buf[3] = { 0 };
 800dbd6:	4b0e      	ldr	r3, [pc, #56]	; (800dc10 <heartrate11_read_fifo+0x44>)
 800dbd8:	881b      	ldrh	r3, [r3, #0]
 800dbda:	81bb      	strh	r3, [r7, #12]
 800dbdc:	2300      	movs	r3, #0
 800dbde:	73bb      	strb	r3, [r7, #14]
    err_t error_flag = heartrate11_generic_read(ctx, HEARTRATE11_REG_FIFO_DATA, data_buf, 3);
 800dbe0:	f107 020c 	add.w	r2, r7, #12
 800dbe4:	2303      	movs	r3, #3
 800dbe6:	213b      	movs	r1, #59	; 0x3b
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f7ff feff 	bl	800d9ec <heartrate11_generic_read>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	73fb      	strb	r3, [r7, #15]
    *fifo_data =((uint32_t) data_buf[2] << 16) | ((uint16_t) data_buf[1] << 8) | data_buf[0];
 800dbf2:	7bbb      	ldrb	r3, [r7, #14]
 800dbf4:	041b      	lsls	r3, r3, #16
 800dbf6:	7b7a      	ldrb	r2, [r7, #13]
 800dbf8:	0212      	lsls	r2, r2, #8
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	7b3a      	ldrb	r2, [r7, #12]
 800dbfe:	431a      	orrs	r2, r3
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	601a      	str	r2, [r3, #0]
    return error_flag;
 800dc04:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc06:	4618      	mov	r0, r3
 800dc08:	3710      	adds	r7, #16
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}
 800dc0e:	bf00      	nop
 800dc10:	0800de78 	.word	0x0800de78

0800dc14 <__errno>:
 800dc14:	4b01      	ldr	r3, [pc, #4]	; (800dc1c <__errno+0x8>)
 800dc16:	6818      	ldr	r0, [r3, #0]
 800dc18:	4770      	bx	lr
 800dc1a:	bf00      	nop
 800dc1c:	20000180 	.word	0x20000180

0800dc20 <__libc_init_array>:
 800dc20:	b570      	push	{r4, r5, r6, lr}
 800dc22:	2600      	movs	r6, #0
 800dc24:	4d0c      	ldr	r5, [pc, #48]	; (800dc58 <__libc_init_array+0x38>)
 800dc26:	4c0d      	ldr	r4, [pc, #52]	; (800dc5c <__libc_init_array+0x3c>)
 800dc28:	1b64      	subs	r4, r4, r5
 800dc2a:	10a4      	asrs	r4, r4, #2
 800dc2c:	42a6      	cmp	r6, r4
 800dc2e:	d109      	bne.n	800dc44 <__libc_init_array+0x24>
 800dc30:	f000 f8ea 	bl	800de08 <_init>
 800dc34:	2600      	movs	r6, #0
 800dc36:	4d0a      	ldr	r5, [pc, #40]	; (800dc60 <__libc_init_array+0x40>)
 800dc38:	4c0a      	ldr	r4, [pc, #40]	; (800dc64 <__libc_init_array+0x44>)
 800dc3a:	1b64      	subs	r4, r4, r5
 800dc3c:	10a4      	asrs	r4, r4, #2
 800dc3e:	42a6      	cmp	r6, r4
 800dc40:	d105      	bne.n	800dc4e <__libc_init_array+0x2e>
 800dc42:	bd70      	pop	{r4, r5, r6, pc}
 800dc44:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc48:	4798      	blx	r3
 800dc4a:	3601      	adds	r6, #1
 800dc4c:	e7ee      	b.n	800dc2c <__libc_init_array+0xc>
 800dc4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc52:	4798      	blx	r3
 800dc54:	3601      	adds	r6, #1
 800dc56:	e7f2      	b.n	800dc3e <__libc_init_array+0x1e>
 800dc58:	0800de94 	.word	0x0800de94
 800dc5c:	0800de94 	.word	0x0800de94
 800dc60:	0800de94 	.word	0x0800de94
 800dc64:	0800de98 	.word	0x0800de98

0800dc68 <malloc>:
 800dc68:	4b02      	ldr	r3, [pc, #8]	; (800dc74 <malloc+0xc>)
 800dc6a:	4601      	mov	r1, r0
 800dc6c:	6818      	ldr	r0, [r3, #0]
 800dc6e:	f000 b839 	b.w	800dce4 <_malloc_r>
 800dc72:	bf00      	nop
 800dc74:	20000180 	.word	0x20000180

0800dc78 <memcpy>:
 800dc78:	440a      	add	r2, r1
 800dc7a:	4291      	cmp	r1, r2
 800dc7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc80:	d100      	bne.n	800dc84 <memcpy+0xc>
 800dc82:	4770      	bx	lr
 800dc84:	b510      	push	{r4, lr}
 800dc86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc8a:	4291      	cmp	r1, r2
 800dc8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc90:	d1f9      	bne.n	800dc86 <memcpy+0xe>
 800dc92:	bd10      	pop	{r4, pc}

0800dc94 <memset>:
 800dc94:	4603      	mov	r3, r0
 800dc96:	4402      	add	r2, r0
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d100      	bne.n	800dc9e <memset+0xa>
 800dc9c:	4770      	bx	lr
 800dc9e:	f803 1b01 	strb.w	r1, [r3], #1
 800dca2:	e7f9      	b.n	800dc98 <memset+0x4>

0800dca4 <sbrk_aligned>:
 800dca4:	b570      	push	{r4, r5, r6, lr}
 800dca6:	4e0e      	ldr	r6, [pc, #56]	; (800dce0 <sbrk_aligned+0x3c>)
 800dca8:	460c      	mov	r4, r1
 800dcaa:	6831      	ldr	r1, [r6, #0]
 800dcac:	4605      	mov	r5, r0
 800dcae:	b911      	cbnz	r1, 800dcb6 <sbrk_aligned+0x12>
 800dcb0:	f000 f88c 	bl	800ddcc <_sbrk_r>
 800dcb4:	6030      	str	r0, [r6, #0]
 800dcb6:	4621      	mov	r1, r4
 800dcb8:	4628      	mov	r0, r5
 800dcba:	f000 f887 	bl	800ddcc <_sbrk_r>
 800dcbe:	1c43      	adds	r3, r0, #1
 800dcc0:	d00a      	beq.n	800dcd8 <sbrk_aligned+0x34>
 800dcc2:	1cc4      	adds	r4, r0, #3
 800dcc4:	f024 0403 	bic.w	r4, r4, #3
 800dcc8:	42a0      	cmp	r0, r4
 800dcca:	d007      	beq.n	800dcdc <sbrk_aligned+0x38>
 800dccc:	1a21      	subs	r1, r4, r0
 800dcce:	4628      	mov	r0, r5
 800dcd0:	f000 f87c 	bl	800ddcc <_sbrk_r>
 800dcd4:	3001      	adds	r0, #1
 800dcd6:	d101      	bne.n	800dcdc <sbrk_aligned+0x38>
 800dcd8:	f04f 34ff 	mov.w	r4, #4294967295
 800dcdc:	4620      	mov	r0, r4
 800dcde:	bd70      	pop	{r4, r5, r6, pc}
 800dce0:	20001640 	.word	0x20001640

0800dce4 <_malloc_r>:
 800dce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dce8:	1ccd      	adds	r5, r1, #3
 800dcea:	f025 0503 	bic.w	r5, r5, #3
 800dcee:	3508      	adds	r5, #8
 800dcf0:	2d0c      	cmp	r5, #12
 800dcf2:	bf38      	it	cc
 800dcf4:	250c      	movcc	r5, #12
 800dcf6:	2d00      	cmp	r5, #0
 800dcf8:	4607      	mov	r7, r0
 800dcfa:	db01      	blt.n	800dd00 <_malloc_r+0x1c>
 800dcfc:	42a9      	cmp	r1, r5
 800dcfe:	d905      	bls.n	800dd0c <_malloc_r+0x28>
 800dd00:	230c      	movs	r3, #12
 800dd02:	2600      	movs	r6, #0
 800dd04:	603b      	str	r3, [r7, #0]
 800dd06:	4630      	mov	r0, r6
 800dd08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd0c:	4e2e      	ldr	r6, [pc, #184]	; (800ddc8 <_malloc_r+0xe4>)
 800dd0e:	f000 f86d 	bl	800ddec <__malloc_lock>
 800dd12:	6833      	ldr	r3, [r6, #0]
 800dd14:	461c      	mov	r4, r3
 800dd16:	bb34      	cbnz	r4, 800dd66 <_malloc_r+0x82>
 800dd18:	4629      	mov	r1, r5
 800dd1a:	4638      	mov	r0, r7
 800dd1c:	f7ff ffc2 	bl	800dca4 <sbrk_aligned>
 800dd20:	1c43      	adds	r3, r0, #1
 800dd22:	4604      	mov	r4, r0
 800dd24:	d14d      	bne.n	800ddc2 <_malloc_r+0xde>
 800dd26:	6834      	ldr	r4, [r6, #0]
 800dd28:	4626      	mov	r6, r4
 800dd2a:	2e00      	cmp	r6, #0
 800dd2c:	d140      	bne.n	800ddb0 <_malloc_r+0xcc>
 800dd2e:	6823      	ldr	r3, [r4, #0]
 800dd30:	4631      	mov	r1, r6
 800dd32:	4638      	mov	r0, r7
 800dd34:	eb04 0803 	add.w	r8, r4, r3
 800dd38:	f000 f848 	bl	800ddcc <_sbrk_r>
 800dd3c:	4580      	cmp	r8, r0
 800dd3e:	d13a      	bne.n	800ddb6 <_malloc_r+0xd2>
 800dd40:	6821      	ldr	r1, [r4, #0]
 800dd42:	3503      	adds	r5, #3
 800dd44:	1a6d      	subs	r5, r5, r1
 800dd46:	f025 0503 	bic.w	r5, r5, #3
 800dd4a:	3508      	adds	r5, #8
 800dd4c:	2d0c      	cmp	r5, #12
 800dd4e:	bf38      	it	cc
 800dd50:	250c      	movcc	r5, #12
 800dd52:	4638      	mov	r0, r7
 800dd54:	4629      	mov	r1, r5
 800dd56:	f7ff ffa5 	bl	800dca4 <sbrk_aligned>
 800dd5a:	3001      	adds	r0, #1
 800dd5c:	d02b      	beq.n	800ddb6 <_malloc_r+0xd2>
 800dd5e:	6823      	ldr	r3, [r4, #0]
 800dd60:	442b      	add	r3, r5
 800dd62:	6023      	str	r3, [r4, #0]
 800dd64:	e00e      	b.n	800dd84 <_malloc_r+0xa0>
 800dd66:	6822      	ldr	r2, [r4, #0]
 800dd68:	1b52      	subs	r2, r2, r5
 800dd6a:	d41e      	bmi.n	800ddaa <_malloc_r+0xc6>
 800dd6c:	2a0b      	cmp	r2, #11
 800dd6e:	d916      	bls.n	800dd9e <_malloc_r+0xba>
 800dd70:	1961      	adds	r1, r4, r5
 800dd72:	42a3      	cmp	r3, r4
 800dd74:	6025      	str	r5, [r4, #0]
 800dd76:	bf18      	it	ne
 800dd78:	6059      	strne	r1, [r3, #4]
 800dd7a:	6863      	ldr	r3, [r4, #4]
 800dd7c:	bf08      	it	eq
 800dd7e:	6031      	streq	r1, [r6, #0]
 800dd80:	5162      	str	r2, [r4, r5]
 800dd82:	604b      	str	r3, [r1, #4]
 800dd84:	4638      	mov	r0, r7
 800dd86:	f104 060b 	add.w	r6, r4, #11
 800dd8a:	f000 f835 	bl	800ddf8 <__malloc_unlock>
 800dd8e:	f026 0607 	bic.w	r6, r6, #7
 800dd92:	1d23      	adds	r3, r4, #4
 800dd94:	1af2      	subs	r2, r6, r3
 800dd96:	d0b6      	beq.n	800dd06 <_malloc_r+0x22>
 800dd98:	1b9b      	subs	r3, r3, r6
 800dd9a:	50a3      	str	r3, [r4, r2]
 800dd9c:	e7b3      	b.n	800dd06 <_malloc_r+0x22>
 800dd9e:	6862      	ldr	r2, [r4, #4]
 800dda0:	42a3      	cmp	r3, r4
 800dda2:	bf0c      	ite	eq
 800dda4:	6032      	streq	r2, [r6, #0]
 800dda6:	605a      	strne	r2, [r3, #4]
 800dda8:	e7ec      	b.n	800dd84 <_malloc_r+0xa0>
 800ddaa:	4623      	mov	r3, r4
 800ddac:	6864      	ldr	r4, [r4, #4]
 800ddae:	e7b2      	b.n	800dd16 <_malloc_r+0x32>
 800ddb0:	4634      	mov	r4, r6
 800ddb2:	6876      	ldr	r6, [r6, #4]
 800ddb4:	e7b9      	b.n	800dd2a <_malloc_r+0x46>
 800ddb6:	230c      	movs	r3, #12
 800ddb8:	4638      	mov	r0, r7
 800ddba:	603b      	str	r3, [r7, #0]
 800ddbc:	f000 f81c 	bl	800ddf8 <__malloc_unlock>
 800ddc0:	e7a1      	b.n	800dd06 <_malloc_r+0x22>
 800ddc2:	6025      	str	r5, [r4, #0]
 800ddc4:	e7de      	b.n	800dd84 <_malloc_r+0xa0>
 800ddc6:	bf00      	nop
 800ddc8:	2000163c 	.word	0x2000163c

0800ddcc <_sbrk_r>:
 800ddcc:	b538      	push	{r3, r4, r5, lr}
 800ddce:	2300      	movs	r3, #0
 800ddd0:	4d05      	ldr	r5, [pc, #20]	; (800dde8 <_sbrk_r+0x1c>)
 800ddd2:	4604      	mov	r4, r0
 800ddd4:	4608      	mov	r0, r1
 800ddd6:	602b      	str	r3, [r5, #0]
 800ddd8:	f7f3 fe88 	bl	8001aec <_sbrk>
 800dddc:	1c43      	adds	r3, r0, #1
 800ddde:	d102      	bne.n	800dde6 <_sbrk_r+0x1a>
 800dde0:	682b      	ldr	r3, [r5, #0]
 800dde2:	b103      	cbz	r3, 800dde6 <_sbrk_r+0x1a>
 800dde4:	6023      	str	r3, [r4, #0]
 800dde6:	bd38      	pop	{r3, r4, r5, pc}
 800dde8:	20001644 	.word	0x20001644

0800ddec <__malloc_lock>:
 800ddec:	4801      	ldr	r0, [pc, #4]	; (800ddf4 <__malloc_lock+0x8>)
 800ddee:	f000 b809 	b.w	800de04 <__retarget_lock_acquire_recursive>
 800ddf2:	bf00      	nop
 800ddf4:	20001648 	.word	0x20001648

0800ddf8 <__malloc_unlock>:
 800ddf8:	4801      	ldr	r0, [pc, #4]	; (800de00 <__malloc_unlock+0x8>)
 800ddfa:	f000 b804 	b.w	800de06 <__retarget_lock_release_recursive>
 800ddfe:	bf00      	nop
 800de00:	20001648 	.word	0x20001648

0800de04 <__retarget_lock_acquire_recursive>:
 800de04:	4770      	bx	lr

0800de06 <__retarget_lock_release_recursive>:
 800de06:	4770      	bx	lr

0800de08 <_init>:
 800de08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de0a:	bf00      	nop
 800de0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de0e:	bc08      	pop	{r3}
 800de10:	469e      	mov	lr, r3
 800de12:	4770      	bx	lr

0800de14 <_fini>:
 800de14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de16:	bf00      	nop
 800de18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de1a:	bc08      	pop	{r3}
 800de1c:	469e      	mov	lr, r3
 800de1e:	4770      	bx	lr
