

================================================================
== Vitis HLS Report for 'Compute_CRC_Pipeline_VITIS_LOOP_77_1'
================================================================
* Date:           Tue Dec 19 07:23:46 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.469 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1  |      168|      168|         1|          1|          1|   168|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_reversed = alloca i32 1" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 4 'alloca' 'data_reversed' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_18 = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %p_read"   --->   Operation 6 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.03ns)   --->   "%store_ln77 = store i8 0, i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 7 'store' 'store_ln77' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_24 = load i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 9 'load' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%icmp_ln77 = icmp_eq  i8 %i_24, i8 168" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 10 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.39ns)   --->   "%add_ln77 = add i8 %i_24, i8 1" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 11 'add' 'add_ln77' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc.split.i, void %for.inc63.i.preheader.exitStub" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 12 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_reversed_load_1 = load i168 %data_reversed" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 13 'load' 'data_reversed_load_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %i_24" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 14 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 15 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 17 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%sub_ln79 = sub i8 167, i8 %i_24" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 18 'sub' 'sub_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %sub_ln79" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 19 'zext' 'zext_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bit_select_i_i5_i = bitselect i1 @_ssdm_op_BitSelect.i1.i168.i32, i168 %p_read_18, i32 %zext_ln79" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 20 'bitselect' 'bit_select_i_i5_i' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_reversed_1 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_reversed_load_1, i32 %zext_ln77, i1 %bit_select_i_i5_i" [emitter.cpp:79->emitter.cpp:502]   --->   Operation 21 'bitset' 'data_reversed_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.03ns)   --->   "%store_ln77 = store i8 %add_ln77, i8 %i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 22 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.03>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln74 = store i168 %data_reversed_1, i168 %data_reversed" [emitter.cpp:74->emitter.cpp:502]   --->   Operation 23 'store' 'store_ln74' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc.i" [emitter.cpp:77->emitter.cpp:502]   --->   Operation 24 'br' 'br_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_reversed_load = load i168 %data_reversed"   --->   Operation 25 'load' 'data_reversed_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i168P0A, i168 %data_reversed_out, i168 %data_reversed_load"   --->   Operation 26 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_reversed_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_reversed          (alloca           ) [ 01]
i                      (alloca           ) [ 01]
p_read_18              (read             ) [ 00]
store_ln77             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_24                   (load             ) [ 00]
icmp_ln77              (icmp             ) [ 01]
add_ln77               (add              ) [ 00]
br_ln77                (br               ) [ 00]
data_reversed_load_1   (load             ) [ 00]
zext_ln77              (zext             ) [ 00]
specpipeline_ln74      (specpipeline     ) [ 00]
speclooptripcount_ln74 (speclooptripcount) [ 00]
specloopname_ln77      (specloopname     ) [ 00]
sub_ln79               (sub              ) [ 00]
zext_ln79              (zext             ) [ 00]
bit_select_i_i5_i      (bitselect        ) [ 00]
data_reversed_1        (bitset           ) [ 00]
store_ln77             (store            ) [ 00]
store_ln74             (store            ) [ 00]
br_ln77                (br               ) [ 00]
data_reversed_load     (load             ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_reversed_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_reversed_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i168"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i168.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i168.i168.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i168P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="data_reversed_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reversed/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_18_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="168" slack="0"/>
<pin id="48" dir="0" index="1" bw="168" slack="0"/>
<pin id="49" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="168" slack="0"/>
<pin id="55" dir="0" index="2" bw="168" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln77_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_24_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_24/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln77_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="add_ln77_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data_reversed_load_1_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="168" slack="0"/>
<pin id="81" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reversed_load_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln77_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sub_ln79_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln79_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bit_select_i_i5_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="168" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i5_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_reversed_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="168" slack="0"/>
<pin id="106" dir="0" index="1" bw="168" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="0" index="3" bw="1" slack="0"/>
<pin id="109" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_reversed_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln77_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln74_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="168" slack="0"/>
<pin id="121" dir="0" index="1" bw="168" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_reversed_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="168" slack="0"/>
<pin id="126" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reversed_load/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="data_reversed_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="168" slack="0"/>
<pin id="130" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opset="data_reversed "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="64" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="64" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="64" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="79" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="82" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="96" pin="3"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="73" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="104" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="131"><net_src comp="38" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="42" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_reversed_out | {1 }
 - Input state : 
	Port: Compute_CRC_Pipeline_VITIS_LOOP_77_1 : p_read | {1 }
  - Chain level:
	State 1
		store_ln77 : 1
		i_24 : 1
		icmp_ln77 : 2
		add_ln77 : 2
		br_ln77 : 3
		data_reversed_load_1 : 1
		zext_ln77 : 2
		sub_ln79 : 2
		zext_ln79 : 3
		bit_select_i_i5_i : 4
		data_reversed_1 : 5
		store_ln77 : 3
		store_ln74 : 6
		data_reversed_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln77_fu_67     |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |      add_ln77_fu_73     |    0    |    15   |
|----------|-------------------------|---------|---------|
|    sub   |      sub_ln79_fu_86     |    0    |    15   |
|----------|-------------------------|---------|---------|
|   read   |   p_read_18_read_fu_46  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_52  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln77_fu_82     |    0    |    0    |
|          |     zext_ln79_fu_92     |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect| bit_select_i_i5_i_fu_96 |    0    |    0    |
|----------|-------------------------|---------|---------|
|  bitset  |  data_reversed_1_fu_104 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    45   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|data_reversed_reg_128|   168  |
|      i_reg_135      |    8   |
+---------------------+--------+
|        Total        |   176  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   176  |    -   |
+-----------+--------+--------+
|   Total   |   176  |   45   |
+-----------+--------+--------+
