

================================================================
== Vivado HLS Report for 'find'
================================================================
* Date:           Sun Jul  9 16:52:33 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.185|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     35|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      12|     83|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_72_p2       |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_66_p2  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_1_fu_78_p2     |   icmp   |      0|  0|  11|           8|           8|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  35|          17|          14|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          4|    1|          4|
    |i_reg_55       |   9|          2|    4|          8|
    |in_vec_blk_n   |   9|          2|    1|          2|
    |out_vec_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  48|         10|    7|         16|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |i_1_reg_95     |  4|   0|    4|          0|
    |i_reg_55       |  4|   0|    4|          0|
    |tmp_1_reg_100  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 12|   0|   12|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     find     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     find     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     find     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     find     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     find     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     find     | return value |
|val_r           |  in |    8|   ap_none  |     val_r    |    scalar    |
|in_vec_dout     |  in |    8|   ap_fifo  |    in_vec    |    pointer   |
|in_vec_empty_n  |  in |    1|   ap_fifo  |    in_vec    |    pointer   |
|in_vec_read     | out |    1|   ap_fifo  |    in_vec    |    pointer   |
|out_vec_din     | out |    8|   ap_fifo  |    out_vec   |    pointer   |
|out_vec_full_n  |  in |    1|   ap_fifo  |    out_vec   |    pointer   |
|out_vec_write   | out |    1|   ap_fifo  |    out_vec   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

