vendor_name = ModelSim
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Mux16bit2x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Decoder.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/ULA.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Control.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/WrapperSim.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Mux4bit2x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Dec7Seg.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/RegisterBank.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/WrapperDE2.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/MemoryInitFile.mif
source_file = 1, /home/iuri/Projects/altera/Microprocessor/InstrMemory.qip
source_file = 1, /home/iuri/Projects/altera/Microprocessor/InstrMemory.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Mux16bit3x1.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Microprocessor.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/Mult.v
source_file = 1, /home/iuri/Projects/altera/Microprocessor/db/Microprocessor.cbx.xml
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/iuri/Projects/altera/Microprocessor/db/altsyncram_8q81.tdf
design_name = Microprocessor
instance = comp, \RST~I , RST, Microprocessor, 1
instance = comp, \CLK~I , CLK, Microprocessor, 1
