

================================================================
== Vitis HLS Report for 'decision_function_47'
================================================================
* Date:           Thu Jan 23 13:40:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.245 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_35_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_35_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_45_val_read, i18 190" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1244 = icmp_slt  i18 %x_12_val_read, i18 260933" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1244' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1245 = icmp_slt  i18 %x_22_val_read, i18 46" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1245' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1246 = icmp_slt  i18 %x_36_val_read, i18 24" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1246' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1247 = icmp_slt  i18 %x_11_val_read, i18 1000" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1247' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1248 = icmp_slt  i18 %x_27_val_read, i18 9271" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1248' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %x_23_val_read, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.76ns)   --->   "%icmp_ln86_1385 = icmp_slt  i14 %tmp, i14 1" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1385' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %x_38_val_read, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 33 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%icmp_ln86_1386 = icmp_slt  i15 %tmp_20, i15 1" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1386' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1251 = icmp_slt  i18 %x_27_val_read, i18 21402" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1251' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1252 = icmp_slt  i18 %x_38_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1252' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1253 = icmp_slt  i18 %x_22_val_read, i18 19" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1253' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1254 = icmp_slt  i18 %x_18_val_read, i18 2620" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1254' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1255 = icmp_slt  i18 %x_17_val_read, i18 15" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1255' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1256 = icmp_slt  i18 %x_5_val_read, i18 13423" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1256' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1257 = icmp_slt  i18 %x_21_val_read, i18 220" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1257' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1258 = icmp_slt  i18 %x_21_val_read, i18 44" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1258' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1259 = icmp_slt  i18 %x_10_val_read, i18 761" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1259' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1260 = icmp_slt  i18 %x_50_val_read, i18 155067" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1260' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1261 = icmp_slt  i18 %x_49_val_read, i18 166737" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1261' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1262 = icmp_slt  i18 %x_35_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1262' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1263 = icmp_slt  i18 %x_49_val_read, i18 3907" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1263' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1264 = icmp_slt  i18 %x_48_val_read, i18 1967" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1264' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1265 = icmp_slt  i18 %x_6_val_read, i18 6389" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1265' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1266 = icmp_slt  i18 %x_40_val_read, i18 366" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1266' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1267 = icmp_slt  i18 %x_10_val_read, i18 776" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1267' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1268 = icmp_slt  i18 %x_18_val_read, i18 2191" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1268' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1269 = icmp_slt  i18 %x_47_val_read, i18 38254" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1269' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1270 = icmp_slt  i18 %x_40_val_read, i18 1682" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1270' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_1271 = icmp_slt  i18 %x_16_val_read, i18 113" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1271' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_1272 = icmp_slt  i18 %x_44_val_read, i18 23" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1272' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1244, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_596 = xor i1 %icmp_ln86_1244, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_596" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1199 = and i1 %icmp_ln86_1246, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_242)   --->   "%xor_ln104_598 = xor i1 %icmp_ln86_1246, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_242 = and i1 %and_ln102, i1 %xor_ln104_598" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1200 = and i1 %icmp_ln86_1247, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_243)   --->   "%xor_ln104_599 = xor i1 %icmp_ln86_1247, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_243 = and i1 %and_ln104, i1 %xor_ln104_599" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_1203 = and i1 %icmp_ln86_1386, i1 %and_ln102_1199" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_602 = xor i1 %icmp_ln86_1386, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_1204 = and i1 %icmp_ln86_1251, i1 %and_ln104_242" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%xor_ln104_603 = xor i1 %icmp_ln86_1251, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln102_1205 = and i1 %icmp_ln86_1252, i1 %and_ln102_1200" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1206 = and i1 %icmp_ln86_1253, i1 %and_ln104_243" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%xor_ln104_604 = xor i1 %icmp_ln86_1253, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%and_ln102_1211 = and i1 %icmp_ln86_1258, i1 %and_ln102_1203" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1226 = and i1 %icmp_ln86_1259, i1 %xor_ln104_602" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1212 = and i1 %and_ln102_1226, i1 %and_ln102_1199" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1208)   --->   "%and_ln102_1213 = and i1 %icmp_ln86_1260, i1 %and_ln102_1204" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%and_ln102_1227 = and i1 %icmp_ln86_1261, i1 %xor_ln104_603" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%and_ln102_1214 = and i1 %and_ln102_1227, i1 %and_ln104_242" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1212)   --->   "%and_ln102_1215 = and i1 %icmp_ln86_1262, i1 %and_ln102_1205" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%and_ln102_1216 = and i1 %icmp_ln86_1263, i1 %and_ln102_1206" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%and_ln102_1228 = and i1 %icmp_ln86_1264, i1 %xor_ln104_604" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%and_ln102_1217 = and i1 %and_ln102_1228, i1 %and_ln104_243" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%xor_ln117 = xor i1 %and_ln102_1211, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1203, i1 %and_ln102_1212" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%select_ln117 = select i1 %and_ln102_1203, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%select_ln117_1205 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1206)   --->   "%zext_ln117_138 = zext i2 %select_ln117_1205" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1208)   --->   "%or_ln117_1131 = or i1 %and_ln102_1199, i1 %and_ln102_1213" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1206 = select i1 %and_ln102_1199, i3 %zext_ln117_138, i3 4" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1206' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns)   --->   "%or_ln117_1132 = or i1 %and_ln102_1199, i1 %and_ln102_1204" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1208)   --->   "%select_ln117_1207 = select i1 %or_ln117_1131, i3 %select_ln117_1206, i3 5" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%or_ln117_1133 = or i1 %or_ln117_1132, i1 %and_ln102_1214" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1208 = select i1 %or_ln117_1132, i3 %select_ln117_1207, i3 6" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1208' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%select_ln117_1209 = select i1 %or_ln117_1133, i3 %select_ln117_1208, i3 7" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1210)   --->   "%zext_ln117_139 = zext i3 %select_ln117_1209" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1212)   --->   "%or_ln117_1134 = or i1 %and_ln102, i1 %and_ln102_1215" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1210 = select i1 %and_ln102, i4 %zext_ln117_139, i4 8" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1210' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1212)   --->   "%or_ln117_1135 = or i1 %and_ln102, i1 %and_ln102_1205" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1212)   --->   "%select_ln117_1211 = select i1 %or_ln117_1134, i4 %select_ln117_1210, i4 9" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%or_ln117_1136 = or i1 %and_ln102, i1 %and_ln102_1200" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1212 = select i1 %or_ln117_1135, i4 %select_ln117_1211, i4 11" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1212' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%or_ln117_1137 = or i1 %or_ln117_1136, i1 %and_ln102_1216" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%select_ln117_1213 = select i1 %or_ln117_1136, i4 %select_ln117_1212, i4 12" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln117_1138 = or i1 %or_ln117_1136, i1 %and_ln102_1206" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1215)   --->   "%select_ln117_1214 = select i1 %or_ln117_1137, i4 %select_ln117_1213, i4 13" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%or_ln117_1139 = or i1 %or_ln117_1138, i1 %and_ln102_1217" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1215 = select i1 %or_ln117_1138, i4 %select_ln117_1214, i4 14" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1215' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%select_ln117_1216 = select i1 %or_ln117_1139, i4 %select_ln117_1215, i4 15" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1217)   --->   "%zext_ln117_140 = zext i4 %select_ln117_1216" [firmware/BDT.h:117]   --->   Operation 110 'zext' 'zext_ln117_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1217 = select i1 %icmp_ln86, i5 %zext_ln117_140, i5 16" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1217' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 112 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns)   --->   "%and_ln102_1198 = and i1 %icmp_ln86_1245, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_241)   --->   "%xor_ln104_597 = xor i1 %icmp_ln86_1245, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_241 = and i1 %xor_ln104_597, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1201 = and i1 %icmp_ln86_1248, i1 %and_ln102_1198" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_244)   --->   "%xor_ln104_600 = xor i1 %icmp_ln86_1248, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_244 = and i1 %and_ln102_1198, i1 %xor_ln104_600" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1202 = and i1 %icmp_ln86_1385, i1 %and_ln104_241" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_245)   --->   "%xor_ln104_601 = xor i1 %icmp_ln86_1385, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_245 = and i1 %and_ln104_241, i1 %xor_ln104_601" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1207 = and i1 %icmp_ln86_1254, i1 %and_ln102_1201" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%xor_ln104_605 = xor i1 %icmp_ln86_1254, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_1208 = and i1 %icmp_ln86_1255, i1 %and_ln104_244" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1225)   --->   "%xor_ln104_606 = xor i1 %icmp_ln86_1255, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_1209 = and i1 %icmp_ln86_1256, i1 %and_ln102_1202" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1229)   --->   "%xor_ln104_607 = xor i1 %icmp_ln86_1256, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%and_ln102_1210 = and i1 %icmp_ln86_1257, i1 %and_ln104_245" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_608 = xor i1 %icmp_ln86_1257, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%and_ln102_1218 = and i1 %icmp_ln86_1265, i1 %and_ln102_1207" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%and_ln102_1229 = and i1 %icmp_ln86_1266, i1 %xor_ln104_605" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%and_ln102_1219 = and i1 %and_ln102_1229, i1 %and_ln102_1201" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%and_ln102_1220 = and i1 %icmp_ln86_1267, i1 %and_ln102_1208" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1225)   --->   "%and_ln102_1230 = and i1 %icmp_ln86_1268, i1 %xor_ln104_606" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1225)   --->   "%and_ln102_1221 = and i1 %and_ln102_1230, i1 %and_ln104_244" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1227)   --->   "%and_ln102_1222 = and i1 %icmp_ln86_1269, i1 %and_ln102_1209" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1229)   --->   "%and_ln102_1231 = and i1 %icmp_ln86_1270, i1 %xor_ln104_607" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1229)   --->   "%and_ln102_1223 = and i1 %and_ln102_1231, i1 %and_ln102_1202" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1231)   --->   "%and_ln102_1224 = and i1 %icmp_ln86_1271, i1 %and_ln102_1210" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1232 = and i1 %icmp_ln86_1272, i1 %xor_ln104_608" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1225 = and i1 %and_ln102_1232, i1 %and_ln104_245" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%or_ln117_1140 = or i1 %icmp_ln86, i1 %and_ln102_1218" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_1141 = or i1 %icmp_ln86, i1 %and_ln102_1207" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1219)   --->   "%select_ln117_1218 = select i1 %or_ln117_1140, i5 %select_ln117_1217, i5 17" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%or_ln117_1142 = or i1 %or_ln117_1141, i1 %and_ln102_1219" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1219 = select i1 %or_ln117_1141, i5 %select_ln117_1218, i5 18" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1219' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln117_1143 = or i1 %icmp_ln86, i1 %and_ln102_1201" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1221)   --->   "%select_ln117_1220 = select i1 %or_ln117_1142, i5 %select_ln117_1219, i5 19" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%or_ln117_1144 = or i1 %or_ln117_1143, i1 %and_ln102_1220" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1221 = select i1 %or_ln117_1143, i5 %select_ln117_1220, i5 20" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1221' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_1145 = or i1 %or_ln117_1143, i1 %and_ln102_1208" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1223)   --->   "%select_ln117_1222 = select i1 %or_ln117_1144, i5 %select_ln117_1221, i5 21" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1225)   --->   "%or_ln117_1146 = or i1 %or_ln117_1145, i1 %and_ln102_1221" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1223 = select i1 %or_ln117_1145, i5 %select_ln117_1222, i5 22" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1223' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_1147 = or i1 %icmp_ln86, i1 %and_ln102_1198" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1225)   --->   "%select_ln117_1224 = select i1 %or_ln117_1146, i5 %select_ln117_1223, i5 23" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1227)   --->   "%or_ln117_1148 = or i1 %or_ln117_1147, i1 %and_ln102_1222" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1225 = select i1 %or_ln117_1147, i5 %select_ln117_1224, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1225' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_1149 = or i1 %or_ln117_1147, i1 %and_ln102_1209" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1227)   --->   "%select_ln117_1226 = select i1 %or_ln117_1148, i5 %select_ln117_1225, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1229)   --->   "%or_ln117_1150 = or i1 %or_ln117_1149, i1 %and_ln102_1223" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1227 = select i1 %or_ln117_1149, i5 %select_ln117_1226, i5 26" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1227' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_1151 = or i1 %or_ln117_1147, i1 %and_ln102_1202" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1229)   --->   "%select_ln117_1228 = select i1 %or_ln117_1150, i5 %select_ln117_1227, i5 27" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1231)   --->   "%or_ln117_1152 = or i1 %or_ln117_1151, i1 %and_ln102_1224" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1229 = select i1 %or_ln117_1151, i5 %select_ln117_1228, i5 28" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1229' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_1153 = or i1 %or_ln117_1151, i1 %and_ln102_1210" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1231)   --->   "%select_ln117_1230 = select i1 %or_ln117_1152, i5 %select_ln117_1229, i5 29" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1154 = or i1 %or_ln117_1153, i1 %and_ln102_1225" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1231 = select i1 %or_ln117_1153, i5 %select_ln117_1230, i5 30" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1231' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1232 = select i1 %or_ln117_1154, i5 %select_ln117_1231, i5 31" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 970, i5 1, i12 4030, i5 2, i12 113, i5 3, i12 3646, i5 4, i12 3837, i5 5, i12 315, i5 6, i12 497, i5 7, i12 3952, i5 8, i12 9, i5 9, i12 532, i5 10, i12 3441, i5 11, i12 218, i5 12, i12 4050, i5 13, i12 565, i5 14, i12 2111, i5 15, i12 4076, i5 16, i12 92, i5 17, i12 3758, i5 18, i12 1100, i5 19, i12 65, i5 20, i12 4036, i5 21, i12 480, i5 22, i12 3864, i5 23, i12 262, i5 24, i12 4067, i5 25, i12 82, i5 26, i12 4042, i5 27, i12 3867, i5 28, i12 21, i5 29, i12 133, i5 30, i12 3969, i5 31, i12 2, i12 0, i5 %select_ln117_1232" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 174 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.245ns
The critical path consists of the following:
	wire read operation ('x_45_val_read', firmware/BDT.h:86) on port 'x_45_val' (firmware/BDT.h:86) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [46]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [79]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1199', firmware/BDT.h:102) [85]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1203', firmware/BDT.h:102) [97]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [136]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1205', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1206', firmware/BDT.h:117) [141]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1207', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1208', firmware/BDT.h:117) [145]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1209', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1210', firmware/BDT.h:117) [149]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1211', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1212', firmware/BDT.h:117) [153]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1213', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1214', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1215', firmware/BDT.h:117) [159]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1216', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1217', firmware/BDT.h:117) [163]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [78]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1198', firmware/BDT.h:102) [82]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1201', firmware/BDT.h:102) [91]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1207', firmware/BDT.h:102) [104]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1141', firmware/BDT.h:117) [164]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1219', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1220', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1221', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1222', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1223', firmware/BDT.h:117) [175]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1224', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1225', firmware/BDT.h:117) [179]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1226', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1227', firmware/BDT.h:117) [183]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1228', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1229', firmware/BDT.h:117) [187]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1230', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1231', firmware/BDT.h:117) [191]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1232', firmware/BDT.h:117) [192]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [193]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
