# mips-superscalar-processor
A dual-issue superscalar MIPS processor that can handle two instructions at once. Written in Verilog for ECE 154B at UCSB.
See 'project4_report.pdf' for more details on how each module operates and how the entire system was tested.
