# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../W3_v2.srcs/sources_1/imports/chapter3_starters/bcdtoseg.vhd" \
"../../../../W3_v2.srcs/sources_1/imports/chapter3_starters/bcdtoseg_board.vhd" \
"../../../../W3_v2.srcs/sim_1/imports/chapter3_starters/tb_bcdtoseg.vhd" \

# Do not sort compile order
nosort
