<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='553' ll='555' type='bool llvm::MCRegisterInfo::isSubRegister(llvm::MCRegister RegA, llvm::MCRegister RegB) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='552'>/// Returns true if RegB is a sub-register of RegA.</doc>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='596' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='931' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='219' u='c' c='_ZN4llvm13LiveVariables18FindLastPartialDefENS_8RegisterERNS_8SmallSetIjLj4ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='342' u='c' c='_ZL9isNopCopyRKN4llvm12MachineInstrENS_10MCRegisterES3_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1051' u='c' c='_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1911' u='c' c='_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1976' u='c' c='_ZN4llvm12MachineInstr15addRegisterDeadENS_8RegisterEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='37' u='c' c='_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='7135' u='c' c='_ZL22describeORRLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1796' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1866' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3610' u='c' c='_ZL10isSubRegOfRKN4llvm14SIRegisterInfoERKNS_14MachineOperandES5_'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='592' u='c' c='_ZN4llvm16HexagonMCChecker14checkRegistersEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='605' u='c' c='_ZN4llvm16HexagonMCChecker14checkRegistersEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='868' u='c' c='_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE'/>
