

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Sun May 25 19:50:54 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lsal_first
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.298 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2163778|  2163778|  21.638 ms|  21.638 ms|  2163779|  2163779|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |    65598|    65598|         1|          1|          1|  65598|       yes|
        |- OUTER_LOOP  |  2098176|  2098176|        35|         32|          1|  65567|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 32, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 32, D = 35, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 39 37 
37 --> 38 
38 --> 4 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 40 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%database_buff = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 49 'alloca' 'database_buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%querry_buff = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %query" [lsal_first/lsal.cpp:31]   --->   Operation 50 'read' 'querry_buff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%database_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %database"   --->   Operation 51 'read' 'database_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln32 = br void %load-store-loop" [lsal_first/lsal.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.68>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%loop_index = phi i17 0, void, i17 %empty, void %load-store-loop.split"   --->   Operation 53 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.10ns)   --->   "%empty = add i17 %loop_index, i17 1"   --->   Operation 54 'add' 'empty' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.43ns)   --->   "%exitcond3284 = icmp_eq  i17 %loop_index, i17 65598"   --->   Operation 56 'icmp' 'exitcond3284' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598"   --->   Operation 57 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3284, void %load-store-loop.split, void %memcpy-split.preheader"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i17 %loop_index"   --->   Operation 59 'zext' 'loop_index_cast' <Predicate = (!exitcond3284)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%database_buff_addr = getelementptr i8 %database_buff, i64 0, i64 %loop_index_cast"   --->   Operation 60 'getelementptr' 'database_buff_addr' <Predicate = (!exitcond3284)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i17 %database_buff_addr"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond3284)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!exitcond3284)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln34 = br void %memcpy-split" [lsal_first/lsal.cpp:34]   --->   Operation 63 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%k = phi i17 %add_ln38, void %._crit_edge30, i17 0, void %memcpy-split.preheader" [lsal_first/lsal.cpp:70]   --->   Operation 64 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.43ns)   --->   "%icmp_ln34 = icmp_eq  i17 %k, i17 65567" [lsal_first/lsal.cpp:34]   --->   Operation 65 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i17 %k" [lsal_first/lsal.cpp:34]   --->   Operation 66 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%database_buff_addr_1 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln34" [lsal_first/lsal.cpp:38]   --->   Operation 67 'getelementptr' 'database_buff_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%database_buff_load = load i17 %database_buff_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 68 'load' 'database_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%diag_array_2_63 = phi i16 %max_value, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 69 'phi' 'diag_array_2_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%diag_array_1_30 = phi i16 %diag_array_2_64, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 70 'phi' 'diag_array_1_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.10ns)   --->   "%add_ln38 = add i17 %k, i17 1" [lsal_first/lsal.cpp:38]   --->   Operation 71 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%database_buff_load = load i17 %database_buff_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 72 'load' 'database_buff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_5 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp_eq  i8 %querry_buff, i8 %database_buff_load" [lsal_first/lsal.cpp:38]   --->   Operation 73 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %diag_array_2_63" [lsal_first/lsal.cpp:39]   --->   Operation 74 'sext' 'sext_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.07ns)   --->   "%north = add i17 %sext_ln39, i17 131071" [lsal_first/lsal.cpp:39]   --->   Operation 75 'add' 'north' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%select_ln40 = select i1 %icmp_ln38, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 76 'select' 'select_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%sext_ln40 = sext i16 %diag_array_1_30" [lsal_first/lsal.cpp:40]   --->   Operation 77 'sext' 'sext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest = add i17 %select_ln40, i17 %sext_ln40" [lsal_first/lsal.cpp:40]   --->   Operation 78 'add' 'northwest' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i17 %add_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 79 'zext' 'zext_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%database_buff_addr_2 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 80 'getelementptr' 'database_buff_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%database_buff_load_1 = load i17 %database_buff_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 81 'load' 'database_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%diag_array_2_64 = phi i16 %max_value_157, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 82 'phi' 'diag_array_2_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%diag_array_1_29 = phi i16 %diag_array_2_65, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 83 'phi' 'diag_array_1_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %diag_array_2_64" [lsal_first/lsal.cpp:41]   --->   Operation 84 'sext' 'sext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.07ns)   --->   "%west = add i17 %sext_ln41, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 85 'add' 'west' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.43ns)   --->   "%icmp_ln46 = icmp_sgt  i17 %northwest, i17 %north" [lsal_first/lsal.cpp:46]   --->   Operation 86 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.78ns)   --->   "%max_value_2 = select i1 %icmp_ln46, i17 %northwest, i17 %north" [lsal_first/lsal.cpp:46]   --->   Operation 87 'select' 'max_value_2' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (2.43ns)   --->   "%icmp_ln51 = icmp_sgt  i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:51]   --->   Operation 88 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.78ns)   --->   "%max_value_4 = select i1 %icmp_ln51, i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:51]   --->   Operation 89 'select' 'max_value_4' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i17 %max_value_4" [lsal_first/lsal.cpp:43]   --->   Operation 90 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%database_buff_load_1 = load i17 %database_buff_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 91 'load' 'database_buff_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_6 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln38_1 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_1" [lsal_first/lsal.cpp:38]   --->   Operation 92 'icmp' 'icmp_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%select_ln40_1 = select i1 %icmp_ln38_1, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 93 'select' 'select_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%sext_ln40_1 = sext i16 %diag_array_1_29" [lsal_first/lsal.cpp:40]   --->   Operation 94 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_1 = add i17 %select_ln40_1, i17 %sext_ln40_1" [lsal_first/lsal.cpp:40]   --->   Operation 95 'add' 'northwest_1' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.10ns)   --->   "%add_ln38_1 = add i17 %k, i17 2" [lsal_first/lsal.cpp:38]   --->   Operation 96 'add' 'add_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i17 %add_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 97 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%database_buff_addr_3 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 98 'getelementptr' 'database_buff_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%database_buff_load_2 = load i17 %database_buff_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 99 'load' 'database_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%diag_array_2_65 = phi i16 %max_value_158, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 100 'phi' 'diag_array_2_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%diag_array_1_28 = phi i16 %diag_array_2_66, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 101 'phi' 'diag_array_1_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%global_max = phi i32 %global_max_64, void %._crit_edge30, i32 0, void %memcpy-split.preheader"   --->   Operation 102 'phi' 'global_max' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lsal_first/lsal.cpp:16]   --->   Operation 103 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lsal_first/lsal.cpp:16]   --->   Operation 104 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.43ns)   --->   "%icmp_ln56 = icmp_sgt  i17 %max_value_4, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 105 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.80ns)   --->   "%max_value = select i1 %icmp_ln56, i16 %trunc_ln43, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 106 'select' 'max_value' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i16 %max_value" [lsal_first/lsal.cpp:43]   --->   Operation 107 'zext' 'zext_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_sgt  i32 %zext_ln43, i32 %global_max" [lsal_first/lsal.cpp:68]   --->   Operation 108 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split2._crit_edge, void" [lsal_first/lsal.cpp:68]   --->   Operation 109 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln70 = or i22 %shl_ln, i22 31" [lsal_first/lsal.cpp:70]   --->   Operation 111 'or' 'or_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i22 %or_ln70" [lsal_first/lsal.cpp:70]   --->   Operation 112 'zext' 'zext_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70" [lsal_first/lsal.cpp:70]   --->   Operation 113 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln71 = br void %.split2._crit_edge" [lsal_first/lsal.cpp:71]   --->   Operation 114 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 1.58>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i16 %diag_array_2_65" [lsal_first/lsal.cpp:41]   --->   Operation 115 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.07ns)   --->   "%west_1 = add i17 %sext_ln41_1, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 116 'add' 'west_1' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (2.43ns)   --->   "%icmp_ln46_1 = icmp_sgt  i17 %northwest_1, i17 %west" [lsal_first/lsal.cpp:46]   --->   Operation 117 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.78ns)   --->   "%max_value_5 = select i1 %icmp_ln46_1, i17 %northwest_1, i17 %west" [lsal_first/lsal.cpp:46]   --->   Operation 118 'select' 'max_value_5' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (2.43ns)   --->   "%icmp_ln51_1 = icmp_sgt  i17 %west_1, i17 %max_value_5" [lsal_first/lsal.cpp:51]   --->   Operation 119 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.78ns)   --->   "%max_value_7 = select i1 %icmp_ln51_1, i17 %west_1, i17 %max_value_5" [lsal_first/lsal.cpp:51]   --->   Operation 120 'select' 'max_value_7' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i17 %max_value_7" [lsal_first/lsal.cpp:43]   --->   Operation 121 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%database_buff_load_2 = load i17 %database_buff_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 122 'load' 'database_buff_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_7 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln38_2 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_2" [lsal_first/lsal.cpp:38]   --->   Operation 123 'icmp' 'icmp_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%select_ln40_2 = select i1 %icmp_ln38_2, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 124 'select' 'select_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%sext_ln40_2 = sext i16 %diag_array_1_28" [lsal_first/lsal.cpp:40]   --->   Operation 125 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_2 = add i17 %select_ln40_2, i17 %sext_ln40_2" [lsal_first/lsal.cpp:40]   --->   Operation 126 'add' 'northwest_2' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (2.10ns)   --->   "%add_ln38_2 = add i17 %k, i17 3" [lsal_first/lsal.cpp:38]   --->   Operation 127 'add' 'add_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i17 %add_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 128 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%database_buff_addr_4 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 129 'getelementptr' 'database_buff_addr_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (3.25ns)   --->   "%database_buff_load_3 = load i17 %database_buff_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 130 'load' 'database_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%diag_array_2_66 = phi i16 %max_value_159, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 131 'phi' 'diag_array_2_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%diag_array_1_27 = phi i16 %diag_array_2_67, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 132 'phi' 'diag_array_1_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%global_max_2 = phi i32 %zext_ln43, void, i32 %global_max, void %.split2"   --->   Operation 133 'phi' 'global_max_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (2.43ns)   --->   "%icmp_ln56_1 = icmp_sgt  i17 %max_value_7, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 134 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.80ns)   --->   "%max_value_157 = select i1 %icmp_ln56_1, i16 %trunc_ln43_1, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 135 'select' 'max_value_157' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i16 %max_value_157" [lsal_first/lsal.cpp:43]   --->   Operation 136 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln68_1 = icmp_sgt  i32 %zext_ln43_1, i32 %global_max_2" [lsal_first/lsal.cpp:68]   --->   Operation 137 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_1, void %._crit_edge, void" [lsal_first/lsal.cpp:68]   --->   Operation 138 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln70_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 139 'bitconcatenate' 'shl_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln70_1 = or i22 %shl_ln70_1, i22 30" [lsal_first/lsal.cpp:70]   --->   Operation 140 'or' 'or_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i22 %or_ln70_1" [lsal_first/lsal.cpp:70]   --->   Operation 141 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_1" [lsal_first/lsal.cpp:70]   --->   Operation 142 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge" [lsal_first/lsal.cpp:71]   --->   Operation 143 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 1.58>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i16 %diag_array_2_66" [lsal_first/lsal.cpp:41]   --->   Operation 144 'sext' 'sext_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.07ns)   --->   "%west_2 = add i17 %sext_ln41_2, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 145 'add' 'west_2' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (2.43ns)   --->   "%icmp_ln46_2 = icmp_sgt  i17 %northwest_2, i17 %west_1" [lsal_first/lsal.cpp:46]   --->   Operation 146 'icmp' 'icmp_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.78ns)   --->   "%max_value_10 = select i1 %icmp_ln46_2, i17 %northwest_2, i17 %west_1" [lsal_first/lsal.cpp:46]   --->   Operation 147 'select' 'max_value_10' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (2.43ns)   --->   "%icmp_ln51_2 = icmp_sgt  i17 %west_2, i17 %max_value_10" [lsal_first/lsal.cpp:51]   --->   Operation 148 'icmp' 'icmp_ln51_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.78ns)   --->   "%max_value_12 = select i1 %icmp_ln51_2, i17 %west_2, i17 %max_value_10" [lsal_first/lsal.cpp:51]   --->   Operation 149 'select' 'max_value_12' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i17 %max_value_12" [lsal_first/lsal.cpp:43]   --->   Operation 150 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 151 [1/2] (3.25ns)   --->   "%database_buff_load_3 = load i17 %database_buff_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 151 'load' 'database_buff_load_3' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_8 : Operation 152 [1/1] (1.55ns)   --->   "%icmp_ln38_3 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_3" [lsal_first/lsal.cpp:38]   --->   Operation 152 'icmp' 'icmp_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%select_ln40_3 = select i1 %icmp_ln38_3, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 153 'select' 'select_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%sext_ln40_3 = sext i16 %diag_array_1_27" [lsal_first/lsal.cpp:40]   --->   Operation 154 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_3 = add i17 %select_ln40_3, i17 %sext_ln40_3" [lsal_first/lsal.cpp:40]   --->   Operation 155 'add' 'northwest_3' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (2.10ns)   --->   "%add_ln38_3 = add i17 %k, i17 4" [lsal_first/lsal.cpp:38]   --->   Operation 156 'add' 'add_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i17 %add_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 157 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%database_buff_addr_5 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 158 'getelementptr' 'database_buff_addr_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (3.25ns)   --->   "%database_buff_load_4 = load i17 %database_buff_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 159 'load' 'database_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%diag_array_2_67 = phi i16 %max_value_160, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 160 'phi' 'diag_array_2_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%diag_array_1_26 = phi i16 %diag_array_2_68, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 161 'phi' 'diag_array_1_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%global_max_4 = phi i32 %zext_ln43_1, void, i32 %global_max_2, void %.split2._crit_edge"   --->   Operation 162 'phi' 'global_max_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (2.43ns)   --->   "%icmp_ln56_2 = icmp_sgt  i17 %max_value_12, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 163 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.80ns)   --->   "%max_value_158 = select i1 %icmp_ln56_2, i16 %trunc_ln43_2, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 164 'select' 'max_value_158' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i16 %max_value_158" [lsal_first/lsal.cpp:43]   --->   Operation 165 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln68_2 = icmp_sgt  i32 %zext_ln43_2, i32 %global_max_4" [lsal_first/lsal.cpp:68]   --->   Operation 166 'icmp' 'icmp_ln68_2' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_2, void %._crit_edge1, void" [lsal_first/lsal.cpp:68]   --->   Operation 167 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln70_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_1, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 168 'bitconcatenate' 'shl_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln70_2 = or i22 %shl_ln70_2, i22 29" [lsal_first/lsal.cpp:70]   --->   Operation 169 'or' 'or_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i22 %or_ln70_2" [lsal_first/lsal.cpp:70]   --->   Operation 170 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_2" [lsal_first/lsal.cpp:70]   --->   Operation 171 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge1" [lsal_first/lsal.cpp:71]   --->   Operation 172 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 1.58>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i16 %diag_array_2_67" [lsal_first/lsal.cpp:41]   --->   Operation 173 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (2.07ns)   --->   "%west_3 = add i17 %sext_ln41_3, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 174 'add' 'west_3' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (2.43ns)   --->   "%icmp_ln46_3 = icmp_sgt  i17 %northwest_3, i17 %west_2" [lsal_first/lsal.cpp:46]   --->   Operation 175 'icmp' 'icmp_ln46_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.78ns)   --->   "%max_value_15 = select i1 %icmp_ln46_3, i17 %northwest_3, i17 %west_2" [lsal_first/lsal.cpp:46]   --->   Operation 176 'select' 'max_value_15' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (2.43ns)   --->   "%icmp_ln51_3 = icmp_sgt  i17 %west_3, i17 %max_value_15" [lsal_first/lsal.cpp:51]   --->   Operation 177 'icmp' 'icmp_ln51_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.78ns)   --->   "%max_value_17 = select i1 %icmp_ln51_3, i17 %west_3, i17 %max_value_15" [lsal_first/lsal.cpp:51]   --->   Operation 178 'select' 'max_value_17' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i17 %max_value_17" [lsal_first/lsal.cpp:43]   --->   Operation 179 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 180 [1/2] (3.25ns)   --->   "%database_buff_load_4 = load i17 %database_buff_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 180 'load' 'database_buff_load_4' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_9 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln38_4 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_4" [lsal_first/lsal.cpp:38]   --->   Operation 181 'icmp' 'icmp_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%select_ln40_4 = select i1 %icmp_ln38_4, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 182 'select' 'select_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%sext_ln40_4 = sext i16 %diag_array_1_26" [lsal_first/lsal.cpp:40]   --->   Operation 183 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_4 = add i17 %select_ln40_4, i17 %sext_ln40_4" [lsal_first/lsal.cpp:40]   --->   Operation 184 'add' 'northwest_4' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (2.10ns)   --->   "%add_ln38_4 = add i17 %k, i17 5" [lsal_first/lsal.cpp:38]   --->   Operation 185 'add' 'add_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i17 %add_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 186 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%database_buff_addr_6 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 187 'getelementptr' 'database_buff_addr_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (3.25ns)   --->   "%database_buff_load_5 = load i17 %database_buff_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 188 'load' 'database_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%diag_array_2_68 = phi i16 %max_value_161, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 189 'phi' 'diag_array_2_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%diag_array_1_25 = phi i16 %diag_array_2_69, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 190 'phi' 'diag_array_1_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%global_max_6 = phi i32 %zext_ln43_2, void, i32 %global_max_4, void %._crit_edge"   --->   Operation 191 'phi' 'global_max_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (2.43ns)   --->   "%icmp_ln56_3 = icmp_sgt  i17 %max_value_17, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 192 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.80ns)   --->   "%max_value_159 = select i1 %icmp_ln56_3, i16 %trunc_ln43_3, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 193 'select' 'max_value_159' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i16 %max_value_159" [lsal_first/lsal.cpp:43]   --->   Operation 194 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (2.47ns)   --->   "%icmp_ln68_3 = icmp_sgt  i32 %zext_ln43_3, i32 %global_max_6" [lsal_first/lsal.cpp:68]   --->   Operation 195 'icmp' 'icmp_ln68_3' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_3, void %._crit_edge2, void" [lsal_first/lsal.cpp:68]   --->   Operation 196 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln70_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_2, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 197 'bitconcatenate' 'shl_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln70_3 = or i22 %shl_ln70_3, i22 28" [lsal_first/lsal.cpp:70]   --->   Operation 198 'or' 'or_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i22 %or_ln70_3" [lsal_first/lsal.cpp:70]   --->   Operation 199 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_3" [lsal_first/lsal.cpp:70]   --->   Operation 200 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge2" [lsal_first/lsal.cpp:71]   --->   Operation 201 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 1.58>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i16 %diag_array_2_68" [lsal_first/lsal.cpp:41]   --->   Operation 202 'sext' 'sext_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.07ns)   --->   "%west_4 = add i17 %sext_ln41_4, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 203 'add' 'west_4' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (2.43ns)   --->   "%icmp_ln46_4 = icmp_sgt  i17 %northwest_4, i17 %west_3" [lsal_first/lsal.cpp:46]   --->   Operation 204 'icmp' 'icmp_ln46_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.78ns)   --->   "%max_value_20 = select i1 %icmp_ln46_4, i17 %northwest_4, i17 %west_3" [lsal_first/lsal.cpp:46]   --->   Operation 205 'select' 'max_value_20' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.43ns)   --->   "%icmp_ln51_4 = icmp_sgt  i17 %west_4, i17 %max_value_20" [lsal_first/lsal.cpp:51]   --->   Operation 206 'icmp' 'icmp_ln51_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.78ns)   --->   "%max_value_22 = select i1 %icmp_ln51_4, i17 %west_4, i17 %max_value_20" [lsal_first/lsal.cpp:51]   --->   Operation 207 'select' 'max_value_22' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i17 %max_value_22" [lsal_first/lsal.cpp:43]   --->   Operation 208 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 209 [1/2] (3.25ns)   --->   "%database_buff_load_5 = load i17 %database_buff_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 209 'load' 'database_buff_load_5' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_10 : Operation 210 [1/1] (1.55ns)   --->   "%icmp_ln38_5 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_5" [lsal_first/lsal.cpp:38]   --->   Operation 210 'icmp' 'icmp_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%select_ln40_5 = select i1 %icmp_ln38_5, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 211 'select' 'select_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%sext_ln40_5 = sext i16 %diag_array_1_25" [lsal_first/lsal.cpp:40]   --->   Operation 212 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_5 = add i17 %select_ln40_5, i17 %sext_ln40_5" [lsal_first/lsal.cpp:40]   --->   Operation 213 'add' 'northwest_5' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (2.10ns)   --->   "%add_ln38_5 = add i17 %k, i17 6" [lsal_first/lsal.cpp:38]   --->   Operation 214 'add' 'add_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i17 %add_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 215 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%database_buff_addr_7 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 216 'getelementptr' 'database_buff_addr_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 217 [2/2] (3.25ns)   --->   "%database_buff_load_6 = load i17 %database_buff_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 217 'load' 'database_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%diag_array_2_69 = phi i16 %max_value_162, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 218 'phi' 'diag_array_2_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%diag_array_1_24 = phi i16 %diag_array_2_70, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 219 'phi' 'diag_array_1_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%global_max_8 = phi i32 %zext_ln43_3, void, i32 %global_max_6, void %._crit_edge1"   --->   Operation 220 'phi' 'global_max_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (2.43ns)   --->   "%icmp_ln56_4 = icmp_sgt  i17 %max_value_22, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 221 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.80ns)   --->   "%max_value_160 = select i1 %icmp_ln56_4, i16 %trunc_ln43_4, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 222 'select' 'max_value_160' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i16 %max_value_160" [lsal_first/lsal.cpp:43]   --->   Operation 223 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (2.47ns)   --->   "%icmp_ln68_4 = icmp_sgt  i32 %zext_ln43_4, i32 %global_max_8" [lsal_first/lsal.cpp:68]   --->   Operation 224 'icmp' 'icmp_ln68_4' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_4, void %._crit_edge3, void" [lsal_first/lsal.cpp:68]   --->   Operation 225 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln70_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_3, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 226 'bitconcatenate' 'shl_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln70_4 = or i22 %shl_ln70_4, i22 27" [lsal_first/lsal.cpp:70]   --->   Operation 227 'or' 'or_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i22 %or_ln70_4" [lsal_first/lsal.cpp:70]   --->   Operation 228 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_4" [lsal_first/lsal.cpp:70]   --->   Operation 229 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge3" [lsal_first/lsal.cpp:71]   --->   Operation 230 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 1.58>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i16 %diag_array_2_69" [lsal_first/lsal.cpp:41]   --->   Operation 231 'sext' 'sext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (2.07ns)   --->   "%west_5 = add i17 %sext_ln41_5, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 232 'add' 'west_5' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (2.43ns)   --->   "%icmp_ln46_5 = icmp_sgt  i17 %northwest_5, i17 %west_4" [lsal_first/lsal.cpp:46]   --->   Operation 233 'icmp' 'icmp_ln46_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.78ns)   --->   "%max_value_25 = select i1 %icmp_ln46_5, i17 %northwest_5, i17 %west_4" [lsal_first/lsal.cpp:46]   --->   Operation 234 'select' 'max_value_25' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (2.43ns)   --->   "%icmp_ln51_5 = icmp_sgt  i17 %west_5, i17 %max_value_25" [lsal_first/lsal.cpp:51]   --->   Operation 235 'icmp' 'icmp_ln51_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.78ns)   --->   "%max_value_27 = select i1 %icmp_ln51_5, i17 %west_5, i17 %max_value_25" [lsal_first/lsal.cpp:51]   --->   Operation 236 'select' 'max_value_27' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i17 %max_value_27" [lsal_first/lsal.cpp:43]   --->   Operation 237 'trunc' 'trunc_ln43_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 238 [1/2] (3.25ns)   --->   "%database_buff_load_6 = load i17 %database_buff_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 238 'load' 'database_buff_load_6' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_11 : Operation 239 [1/1] (1.55ns)   --->   "%icmp_ln38_6 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_6" [lsal_first/lsal.cpp:38]   --->   Operation 239 'icmp' 'icmp_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%select_ln40_6 = select i1 %icmp_ln38_6, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 240 'select' 'select_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%sext_ln40_6 = sext i16 %diag_array_1_24" [lsal_first/lsal.cpp:40]   --->   Operation 241 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_6 = add i17 %select_ln40_6, i17 %sext_ln40_6" [lsal_first/lsal.cpp:40]   --->   Operation 242 'add' 'northwest_6' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (2.10ns)   --->   "%add_ln38_6 = add i17 %k, i17 7" [lsal_first/lsal.cpp:38]   --->   Operation 243 'add' 'add_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i17 %add_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 244 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%database_buff_addr_8 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 245 'getelementptr' 'database_buff_addr_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 246 [2/2] (3.25ns)   --->   "%database_buff_load_7 = load i17 %database_buff_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 246 'load' 'database_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%diag_array_2_70 = phi i16 %max_value_163, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 247 'phi' 'diag_array_2_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%diag_array_1_23 = phi i16 %diag_array_2_71, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 248 'phi' 'diag_array_1_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%global_max_10 = phi i32 %zext_ln43_4, void, i32 %global_max_8, void %._crit_edge2"   --->   Operation 249 'phi' 'global_max_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (2.43ns)   --->   "%icmp_ln56_5 = icmp_sgt  i17 %max_value_27, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 250 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.80ns)   --->   "%max_value_161 = select i1 %icmp_ln56_5, i16 %trunc_ln43_5, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 251 'select' 'max_value_161' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i16 %max_value_161" [lsal_first/lsal.cpp:43]   --->   Operation 252 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln68_5 = icmp_sgt  i32 %zext_ln43_5, i32 %global_max_10" [lsal_first/lsal.cpp:68]   --->   Operation 253 'icmp' 'icmp_ln68_5' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_5, void %._crit_edge4, void" [lsal_first/lsal.cpp:68]   --->   Operation 254 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln70_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_4, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 255 'bitconcatenate' 'shl_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln70_5 = or i22 %shl_ln70_5, i22 26" [lsal_first/lsal.cpp:70]   --->   Operation 256 'or' 'or_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i22 %or_ln70_5" [lsal_first/lsal.cpp:70]   --->   Operation 257 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_5" [lsal_first/lsal.cpp:70]   --->   Operation 258 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge4" [lsal_first/lsal.cpp:71]   --->   Operation 259 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 1.58>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i16 %diag_array_2_70" [lsal_first/lsal.cpp:41]   --->   Operation 260 'sext' 'sext_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (2.07ns)   --->   "%west_6 = add i17 %sext_ln41_6, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 261 'add' 'west_6' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (2.43ns)   --->   "%icmp_ln46_6 = icmp_sgt  i17 %northwest_6, i17 %west_5" [lsal_first/lsal.cpp:46]   --->   Operation 262 'icmp' 'icmp_ln46_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.78ns)   --->   "%max_value_30 = select i1 %icmp_ln46_6, i17 %northwest_6, i17 %west_5" [lsal_first/lsal.cpp:46]   --->   Operation 263 'select' 'max_value_30' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (2.43ns)   --->   "%icmp_ln51_6 = icmp_sgt  i17 %west_6, i17 %max_value_30" [lsal_first/lsal.cpp:51]   --->   Operation 264 'icmp' 'icmp_ln51_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.78ns)   --->   "%max_value_32 = select i1 %icmp_ln51_6, i17 %west_6, i17 %max_value_30" [lsal_first/lsal.cpp:51]   --->   Operation 265 'select' 'max_value_32' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i17 %max_value_32" [lsal_first/lsal.cpp:43]   --->   Operation 266 'trunc' 'trunc_ln43_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 267 [1/2] (3.25ns)   --->   "%database_buff_load_7 = load i17 %database_buff_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 267 'load' 'database_buff_load_7' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_12 : Operation 268 [1/1] (1.55ns)   --->   "%icmp_ln38_7 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_7" [lsal_first/lsal.cpp:38]   --->   Operation 268 'icmp' 'icmp_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%select_ln40_7 = select i1 %icmp_ln38_7, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 269 'select' 'select_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%sext_ln40_7 = sext i16 %diag_array_1_23" [lsal_first/lsal.cpp:40]   --->   Operation 270 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_7 = add i17 %select_ln40_7, i17 %sext_ln40_7" [lsal_first/lsal.cpp:40]   --->   Operation 271 'add' 'northwest_7' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (2.10ns)   --->   "%add_ln38_7 = add i17 %k, i17 8" [lsal_first/lsal.cpp:38]   --->   Operation 272 'add' 'add_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i17 %add_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 273 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%database_buff_addr_9 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 274 'getelementptr' 'database_buff_addr_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 275 [2/2] (3.25ns)   --->   "%database_buff_load_8 = load i17 %database_buff_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 275 'load' 'database_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%diag_array_2_71 = phi i16 %max_value_164, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 276 'phi' 'diag_array_2_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%diag_array_1_22 = phi i16 %diag_array_2_72, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 277 'phi' 'diag_array_1_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%global_max_12 = phi i32 %zext_ln43_5, void, i32 %global_max_10, void %._crit_edge3"   --->   Operation 278 'phi' 'global_max_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (2.43ns)   --->   "%icmp_ln56_6 = icmp_sgt  i17 %max_value_32, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 279 'icmp' 'icmp_ln56_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.80ns)   --->   "%max_value_162 = select i1 %icmp_ln56_6, i16 %trunc_ln43_6, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 280 'select' 'max_value_162' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i16 %max_value_162" [lsal_first/lsal.cpp:43]   --->   Operation 281 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (2.47ns)   --->   "%icmp_ln68_6 = icmp_sgt  i32 %zext_ln43_6, i32 %global_max_12" [lsal_first/lsal.cpp:68]   --->   Operation 282 'icmp' 'icmp_ln68_6' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_6, void %._crit_edge5, void" [lsal_first/lsal.cpp:68]   --->   Operation 283 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln70_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_5, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 284 'bitconcatenate' 'shl_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln70_6 = or i22 %shl_ln70_6, i22 25" [lsal_first/lsal.cpp:70]   --->   Operation 285 'or' 'or_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i22 %or_ln70_6" [lsal_first/lsal.cpp:70]   --->   Operation 286 'zext' 'zext_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_6" [lsal_first/lsal.cpp:70]   --->   Operation 287 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge5" [lsal_first/lsal.cpp:71]   --->   Operation 288 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 1.58>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i16 %diag_array_2_71" [lsal_first/lsal.cpp:41]   --->   Operation 289 'sext' 'sext_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (2.07ns)   --->   "%west_7 = add i17 %sext_ln41_7, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 290 'add' 'west_7' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (2.43ns)   --->   "%icmp_ln46_7 = icmp_sgt  i17 %northwest_7, i17 %west_6" [lsal_first/lsal.cpp:46]   --->   Operation 291 'icmp' 'icmp_ln46_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (0.78ns)   --->   "%max_value_35 = select i1 %icmp_ln46_7, i17 %northwest_7, i17 %west_6" [lsal_first/lsal.cpp:46]   --->   Operation 292 'select' 'max_value_35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (2.43ns)   --->   "%icmp_ln51_7 = icmp_sgt  i17 %west_7, i17 %max_value_35" [lsal_first/lsal.cpp:51]   --->   Operation 293 'icmp' 'icmp_ln51_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.78ns)   --->   "%max_value_37 = select i1 %icmp_ln51_7, i17 %west_7, i17 %max_value_35" [lsal_first/lsal.cpp:51]   --->   Operation 294 'select' 'max_value_37' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln43_7 = trunc i17 %max_value_37" [lsal_first/lsal.cpp:43]   --->   Operation 295 'trunc' 'trunc_ln43_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 296 [1/2] (3.25ns)   --->   "%database_buff_load_8 = load i17 %database_buff_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 296 'load' 'database_buff_load_8' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_13 : Operation 297 [1/1] (1.55ns)   --->   "%icmp_ln38_8 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_8" [lsal_first/lsal.cpp:38]   --->   Operation 297 'icmp' 'icmp_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%select_ln40_8 = select i1 %icmp_ln38_8, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 298 'select' 'select_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%sext_ln40_8 = sext i16 %diag_array_1_22" [lsal_first/lsal.cpp:40]   --->   Operation 299 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_8 = add i17 %select_ln40_8, i17 %sext_ln40_8" [lsal_first/lsal.cpp:40]   --->   Operation 300 'add' 'northwest_8' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (2.10ns)   --->   "%add_ln38_8 = add i17 %k, i17 9" [lsal_first/lsal.cpp:38]   --->   Operation 301 'add' 'add_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i17 %add_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 302 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%database_buff_addr_10 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 303 'getelementptr' 'database_buff_addr_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 304 [2/2] (3.25ns)   --->   "%database_buff_load_9 = load i17 %database_buff_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 304 'load' 'database_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%diag_array_2_72 = phi i16 %max_value_165, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 305 'phi' 'diag_array_2_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%diag_array_1_21 = phi i16 %diag_array_2_73, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 306 'phi' 'diag_array_1_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%global_max_14 = phi i32 %zext_ln43_6, void, i32 %global_max_12, void %._crit_edge4"   --->   Operation 307 'phi' 'global_max_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (2.43ns)   --->   "%icmp_ln56_7 = icmp_sgt  i17 %max_value_37, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 308 'icmp' 'icmp_ln56_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.80ns)   --->   "%max_value_163 = select i1 %icmp_ln56_7, i16 %trunc_ln43_7, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 309 'select' 'max_value_163' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i16 %max_value_163" [lsal_first/lsal.cpp:43]   --->   Operation 310 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (2.47ns)   --->   "%icmp_ln68_7 = icmp_sgt  i32 %zext_ln43_7, i32 %global_max_14" [lsal_first/lsal.cpp:68]   --->   Operation 311 'icmp' 'icmp_ln68_7' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_7, void %._crit_edge6, void" [lsal_first/lsal.cpp:68]   --->   Operation 312 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln70_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_6, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 313 'bitconcatenate' 'shl_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln70_7 = or i22 %shl_ln70_7, i22 24" [lsal_first/lsal.cpp:70]   --->   Operation 314 'or' 'or_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i22 %or_ln70_7" [lsal_first/lsal.cpp:70]   --->   Operation 315 'zext' 'zext_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_7" [lsal_first/lsal.cpp:70]   --->   Operation 316 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge6" [lsal_first/lsal.cpp:71]   --->   Operation 317 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 1.58>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i16 %diag_array_2_72" [lsal_first/lsal.cpp:41]   --->   Operation 318 'sext' 'sext_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (2.07ns)   --->   "%west_8 = add i17 %sext_ln41_8, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 319 'add' 'west_8' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (2.43ns)   --->   "%icmp_ln46_8 = icmp_sgt  i17 %northwest_8, i17 %west_7" [lsal_first/lsal.cpp:46]   --->   Operation 320 'icmp' 'icmp_ln46_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.78ns)   --->   "%max_value_40 = select i1 %icmp_ln46_8, i17 %northwest_8, i17 %west_7" [lsal_first/lsal.cpp:46]   --->   Operation 321 'select' 'max_value_40' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (2.43ns)   --->   "%icmp_ln51_8 = icmp_sgt  i17 %west_8, i17 %max_value_40" [lsal_first/lsal.cpp:51]   --->   Operation 322 'icmp' 'icmp_ln51_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.78ns)   --->   "%max_value_42 = select i1 %icmp_ln51_8, i17 %west_8, i17 %max_value_40" [lsal_first/lsal.cpp:51]   --->   Operation 323 'select' 'max_value_42' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln43_8 = trunc i17 %max_value_42" [lsal_first/lsal.cpp:43]   --->   Operation 324 'trunc' 'trunc_ln43_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 325 [1/2] (3.25ns)   --->   "%database_buff_load_9 = load i17 %database_buff_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 325 'load' 'database_buff_load_9' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_14 : Operation 326 [1/1] (1.55ns)   --->   "%icmp_ln38_9 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_9" [lsal_first/lsal.cpp:38]   --->   Operation 326 'icmp' 'icmp_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%select_ln40_9 = select i1 %icmp_ln38_9, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 327 'select' 'select_ln40_9' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%sext_ln40_9 = sext i16 %diag_array_1_21" [lsal_first/lsal.cpp:40]   --->   Operation 328 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_9 = add i17 %select_ln40_9, i17 %sext_ln40_9" [lsal_first/lsal.cpp:40]   --->   Operation 329 'add' 'northwest_9' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (2.10ns)   --->   "%add_ln38_9 = add i17 %k, i17 10" [lsal_first/lsal.cpp:38]   --->   Operation 330 'add' 'add_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i17 %add_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 331 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%database_buff_addr_11 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 332 'getelementptr' 'database_buff_addr_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 333 [2/2] (3.25ns)   --->   "%database_buff_load_10 = load i17 %database_buff_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 333 'load' 'database_buff_load_10' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%diag_array_2_73 = phi i16 %max_value_166, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 334 'phi' 'diag_array_2_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%diag_array_1_20 = phi i16 %diag_array_2_74, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 335 'phi' 'diag_array_1_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%global_max_16 = phi i32 %zext_ln43_7, void, i32 %global_max_14, void %._crit_edge5"   --->   Operation 336 'phi' 'global_max_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (2.43ns)   --->   "%icmp_ln56_8 = icmp_sgt  i17 %max_value_42, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 337 'icmp' 'icmp_ln56_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.80ns)   --->   "%max_value_164 = select i1 %icmp_ln56_8, i16 %trunc_ln43_8, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 338 'select' 'max_value_164' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i16 %max_value_164" [lsal_first/lsal.cpp:43]   --->   Operation 339 'zext' 'zext_ln43_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (2.47ns)   --->   "%icmp_ln68_8 = icmp_sgt  i32 %zext_ln43_8, i32 %global_max_16" [lsal_first/lsal.cpp:68]   --->   Operation 340 'icmp' 'icmp_ln68_8' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_8, void %._crit_edge7, void" [lsal_first/lsal.cpp:68]   --->   Operation 341 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln70_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_7, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 342 'bitconcatenate' 'shl_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln70_8 = or i22 %shl_ln70_8, i22 23" [lsal_first/lsal.cpp:70]   --->   Operation 343 'or' 'or_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i22 %or_ln70_8" [lsal_first/lsal.cpp:70]   --->   Operation 344 'zext' 'zext_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_8" [lsal_first/lsal.cpp:70]   --->   Operation 345 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge7" [lsal_first/lsal.cpp:71]   --->   Operation 346 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 1.58>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i16 %diag_array_2_73" [lsal_first/lsal.cpp:41]   --->   Operation 347 'sext' 'sext_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (2.07ns)   --->   "%west_9 = add i17 %sext_ln41_9, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 348 'add' 'west_9' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [1/1] (2.43ns)   --->   "%icmp_ln46_9 = icmp_sgt  i17 %northwest_9, i17 %west_8" [lsal_first/lsal.cpp:46]   --->   Operation 349 'icmp' 'icmp_ln46_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.78ns)   --->   "%max_value_45 = select i1 %icmp_ln46_9, i17 %northwest_9, i17 %west_8" [lsal_first/lsal.cpp:46]   --->   Operation 350 'select' 'max_value_45' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (2.43ns)   --->   "%icmp_ln51_9 = icmp_sgt  i17 %west_9, i17 %max_value_45" [lsal_first/lsal.cpp:51]   --->   Operation 351 'icmp' 'icmp_ln51_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.78ns)   --->   "%max_value_47 = select i1 %icmp_ln51_9, i17 %west_9, i17 %max_value_45" [lsal_first/lsal.cpp:51]   --->   Operation 352 'select' 'max_value_47' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln43_9 = trunc i17 %max_value_47" [lsal_first/lsal.cpp:43]   --->   Operation 353 'trunc' 'trunc_ln43_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 354 [1/2] (3.25ns)   --->   "%database_buff_load_10 = load i17 %database_buff_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 354 'load' 'database_buff_load_10' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_15 : Operation 355 [1/1] (1.55ns)   --->   "%icmp_ln38_10 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_10" [lsal_first/lsal.cpp:38]   --->   Operation 355 'icmp' 'icmp_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%select_ln40_10 = select i1 %icmp_ln38_10, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 356 'select' 'select_ln40_10' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%sext_ln40_10 = sext i16 %diag_array_1_20" [lsal_first/lsal.cpp:40]   --->   Operation 357 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_10 = add i17 %select_ln40_10, i17 %sext_ln40_10" [lsal_first/lsal.cpp:40]   --->   Operation 358 'add' 'northwest_10' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/1] (2.10ns)   --->   "%add_ln38_10 = add i17 %k, i17 11" [lsal_first/lsal.cpp:38]   --->   Operation 359 'add' 'add_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i17 %add_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 360 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%database_buff_addr_12 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 361 'getelementptr' 'database_buff_addr_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 362 [2/2] (3.25ns)   --->   "%database_buff_load_11 = load i17 %database_buff_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 362 'load' 'database_buff_load_11' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%diag_array_2_74 = phi i16 %max_value_167, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 363 'phi' 'diag_array_2_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%diag_array_1_19 = phi i16 %diag_array_2_75, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 364 'phi' 'diag_array_1_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%global_max_18 = phi i32 %zext_ln43_8, void, i32 %global_max_16, void %._crit_edge6"   --->   Operation 365 'phi' 'global_max_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (2.43ns)   --->   "%icmp_ln56_9 = icmp_sgt  i17 %max_value_47, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 366 'icmp' 'icmp_ln56_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.80ns)   --->   "%max_value_165 = select i1 %icmp_ln56_9, i16 %trunc_ln43_9, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 367 'select' 'max_value_165' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i16 %max_value_165" [lsal_first/lsal.cpp:43]   --->   Operation 368 'zext' 'zext_ln43_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (2.47ns)   --->   "%icmp_ln68_9 = icmp_sgt  i32 %zext_ln43_9, i32 %global_max_18" [lsal_first/lsal.cpp:68]   --->   Operation 369 'icmp' 'icmp_ln68_9' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_9, void %._crit_edge8, void" [lsal_first/lsal.cpp:68]   --->   Operation 370 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln70_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_8, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 371 'bitconcatenate' 'shl_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln70_9 = or i22 %shl_ln70_9, i22 22" [lsal_first/lsal.cpp:70]   --->   Operation 372 'or' 'or_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i22 %or_ln70_9" [lsal_first/lsal.cpp:70]   --->   Operation 373 'zext' 'zext_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_9" [lsal_first/lsal.cpp:70]   --->   Operation 374 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_16 : Operation 375 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge8" [lsal_first/lsal.cpp:71]   --->   Operation 375 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 1.58>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i16 %diag_array_2_74" [lsal_first/lsal.cpp:41]   --->   Operation 376 'sext' 'sext_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (2.07ns)   --->   "%west_10 = add i17 %sext_ln41_10, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 377 'add' 'west_10' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (2.43ns)   --->   "%icmp_ln46_10 = icmp_sgt  i17 %northwest_10, i17 %west_9" [lsal_first/lsal.cpp:46]   --->   Operation 378 'icmp' 'icmp_ln46_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/1] (0.78ns)   --->   "%max_value_50 = select i1 %icmp_ln46_10, i17 %northwest_10, i17 %west_9" [lsal_first/lsal.cpp:46]   --->   Operation 379 'select' 'max_value_50' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 380 [1/1] (2.43ns)   --->   "%icmp_ln51_10 = icmp_sgt  i17 %west_10, i17 %max_value_50" [lsal_first/lsal.cpp:51]   --->   Operation 380 'icmp' 'icmp_ln51_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [1/1] (0.78ns)   --->   "%max_value_52 = select i1 %icmp_ln51_10, i17 %west_10, i17 %max_value_50" [lsal_first/lsal.cpp:51]   --->   Operation 381 'select' 'max_value_52' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln43_10 = trunc i17 %max_value_52" [lsal_first/lsal.cpp:43]   --->   Operation 382 'trunc' 'trunc_ln43_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 383 [1/2] (3.25ns)   --->   "%database_buff_load_11 = load i17 %database_buff_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 383 'load' 'database_buff_load_11' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_16 : Operation 384 [1/1] (1.55ns)   --->   "%icmp_ln38_11 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_11" [lsal_first/lsal.cpp:38]   --->   Operation 384 'icmp' 'icmp_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%select_ln40_11 = select i1 %icmp_ln38_11, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 385 'select' 'select_ln40_11' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%sext_ln40_11 = sext i16 %diag_array_1_19" [lsal_first/lsal.cpp:40]   --->   Operation 386 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 387 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_11 = add i17 %select_ln40_11, i17 %sext_ln40_11" [lsal_first/lsal.cpp:40]   --->   Operation 387 'add' 'northwest_11' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [1/1] (2.10ns)   --->   "%add_ln38_11 = add i17 %k, i17 12" [lsal_first/lsal.cpp:38]   --->   Operation 388 'add' 'add_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i17 %add_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 389 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (0.00ns)   --->   "%database_buff_addr_13 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 390 'getelementptr' 'database_buff_addr_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 391 [2/2] (3.25ns)   --->   "%database_buff_load_12 = load i17 %database_buff_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 391 'load' 'database_buff_load_12' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%diag_array_2_75 = phi i16 %max_value_168, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 392 'phi' 'diag_array_2_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%diag_array_1_18 = phi i16 %diag_array_2_76, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 393 'phi' 'diag_array_1_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%global_max_20 = phi i32 %zext_ln43_9, void, i32 %global_max_18, void %._crit_edge7"   --->   Operation 394 'phi' 'global_max_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (2.43ns)   --->   "%icmp_ln56_10 = icmp_sgt  i17 %max_value_52, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 395 'icmp' 'icmp_ln56_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [1/1] (0.80ns)   --->   "%max_value_166 = select i1 %icmp_ln56_10, i16 %trunc_ln43_10, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 396 'select' 'max_value_166' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i16 %max_value_166" [lsal_first/lsal.cpp:43]   --->   Operation 397 'zext' 'zext_ln43_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (2.47ns)   --->   "%icmp_ln68_10 = icmp_sgt  i32 %zext_ln43_10, i32 %global_max_20" [lsal_first/lsal.cpp:68]   --->   Operation 398 'icmp' 'icmp_ln68_10' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_10, void %._crit_edge9, void" [lsal_first/lsal.cpp:68]   --->   Operation 399 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln70_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_9, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 400 'bitconcatenate' 'shl_ln70_s' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln70_10 = or i22 %shl_ln70_s, i22 21" [lsal_first/lsal.cpp:70]   --->   Operation 401 'or' 'or_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i22 %or_ln70_10" [lsal_first/lsal.cpp:70]   --->   Operation 402 'zext' 'zext_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_10" [lsal_first/lsal.cpp:70]   --->   Operation 403 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge9" [lsal_first/lsal.cpp:71]   --->   Operation 404 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 1.58>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i16 %diag_array_2_75" [lsal_first/lsal.cpp:41]   --->   Operation 405 'sext' 'sext_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (2.07ns)   --->   "%west_11 = add i17 %sext_ln41_11, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 406 'add' 'west_11' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (2.43ns)   --->   "%icmp_ln46_11 = icmp_sgt  i17 %northwest_11, i17 %west_10" [lsal_first/lsal.cpp:46]   --->   Operation 407 'icmp' 'icmp_ln46_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.78ns)   --->   "%max_value_55 = select i1 %icmp_ln46_11, i17 %northwest_11, i17 %west_10" [lsal_first/lsal.cpp:46]   --->   Operation 408 'select' 'max_value_55' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (2.43ns)   --->   "%icmp_ln51_11 = icmp_sgt  i17 %west_11, i17 %max_value_55" [lsal_first/lsal.cpp:51]   --->   Operation 409 'icmp' 'icmp_ln51_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.78ns)   --->   "%max_value_57 = select i1 %icmp_ln51_11, i17 %west_11, i17 %max_value_55" [lsal_first/lsal.cpp:51]   --->   Operation 410 'select' 'max_value_57' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln43_11 = trunc i17 %max_value_57" [lsal_first/lsal.cpp:43]   --->   Operation 411 'trunc' 'trunc_ln43_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 412 [1/2] (3.25ns)   --->   "%database_buff_load_12 = load i17 %database_buff_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 412 'load' 'database_buff_load_12' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_17 : Operation 413 [1/1] (1.55ns)   --->   "%icmp_ln38_12 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_12" [lsal_first/lsal.cpp:38]   --->   Operation 413 'icmp' 'icmp_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%select_ln40_12 = select i1 %icmp_ln38_12, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 414 'select' 'select_ln40_12' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%sext_ln40_12 = sext i16 %diag_array_1_18" [lsal_first/lsal.cpp:40]   --->   Operation 415 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_12 = add i17 %select_ln40_12, i17 %sext_ln40_12" [lsal_first/lsal.cpp:40]   --->   Operation 416 'add' 'northwest_12' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [1/1] (2.10ns)   --->   "%add_ln38_12 = add i17 %k, i17 13" [lsal_first/lsal.cpp:38]   --->   Operation 417 'add' 'add_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i17 %add_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 418 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%database_buff_addr_14 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 419 'getelementptr' 'database_buff_addr_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 420 [2/2] (3.25ns)   --->   "%database_buff_load_13 = load i17 %database_buff_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 420 'load' 'database_buff_load_13' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%diag_array_2_76 = phi i16 %max_value_169, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 421 'phi' 'diag_array_2_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%diag_array_1_17 = phi i16 %diag_array_2_77, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 422 'phi' 'diag_array_1_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%global_max_22 = phi i32 %zext_ln43_10, void, i32 %global_max_20, void %._crit_edge8"   --->   Operation 423 'phi' 'global_max_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (2.43ns)   --->   "%icmp_ln56_11 = icmp_sgt  i17 %max_value_57, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 424 'icmp' 'icmp_ln56_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (0.80ns)   --->   "%max_value_167 = select i1 %icmp_ln56_11, i16 %trunc_ln43_11, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 425 'select' 'max_value_167' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i16 %max_value_167" [lsal_first/lsal.cpp:43]   --->   Operation 426 'zext' 'zext_ln43_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (2.47ns)   --->   "%icmp_ln68_11 = icmp_sgt  i32 %zext_ln43_11, i32 %global_max_22" [lsal_first/lsal.cpp:68]   --->   Operation 427 'icmp' 'icmp_ln68_11' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_11, void %._crit_edge10, void" [lsal_first/lsal.cpp:68]   --->   Operation 428 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln70_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_10, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 429 'bitconcatenate' 'shl_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln70_11 = or i22 %shl_ln70_10, i22 20" [lsal_first/lsal.cpp:70]   --->   Operation 430 'or' 'or_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i22 %or_ln70_11" [lsal_first/lsal.cpp:70]   --->   Operation 431 'zext' 'zext_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_11" [lsal_first/lsal.cpp:70]   --->   Operation 432 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge10" [lsal_first/lsal.cpp:71]   --->   Operation 433 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 1.58>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i16 %diag_array_2_76" [lsal_first/lsal.cpp:41]   --->   Operation 434 'sext' 'sext_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 435 [1/1] (2.07ns)   --->   "%west_12 = add i17 %sext_ln41_12, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 435 'add' 'west_12' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [1/1] (2.43ns)   --->   "%icmp_ln46_12 = icmp_sgt  i17 %northwest_12, i17 %west_11" [lsal_first/lsal.cpp:46]   --->   Operation 436 'icmp' 'icmp_ln46_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 437 [1/1] (0.78ns)   --->   "%max_value_60 = select i1 %icmp_ln46_12, i17 %northwest_12, i17 %west_11" [lsal_first/lsal.cpp:46]   --->   Operation 437 'select' 'max_value_60' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 438 [1/1] (2.43ns)   --->   "%icmp_ln51_12 = icmp_sgt  i17 %west_12, i17 %max_value_60" [lsal_first/lsal.cpp:51]   --->   Operation 438 'icmp' 'icmp_ln51_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 439 [1/1] (0.78ns)   --->   "%max_value_62 = select i1 %icmp_ln51_12, i17 %west_12, i17 %max_value_60" [lsal_first/lsal.cpp:51]   --->   Operation 439 'select' 'max_value_62' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln43_12 = trunc i17 %max_value_62" [lsal_first/lsal.cpp:43]   --->   Operation 440 'trunc' 'trunc_ln43_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 441 [1/2] (3.25ns)   --->   "%database_buff_load_13 = load i17 %database_buff_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 441 'load' 'database_buff_load_13' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_18 : Operation 442 [1/1] (1.55ns)   --->   "%icmp_ln38_13 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_13" [lsal_first/lsal.cpp:38]   --->   Operation 442 'icmp' 'icmp_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%select_ln40_13 = select i1 %icmp_ln38_13, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 443 'select' 'select_ln40_13' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%sext_ln40_13 = sext i16 %diag_array_1_17" [lsal_first/lsal.cpp:40]   --->   Operation 444 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_13 = add i17 %select_ln40_13, i17 %sext_ln40_13" [lsal_first/lsal.cpp:40]   --->   Operation 445 'add' 'northwest_13' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (2.10ns)   --->   "%add_ln38_13 = add i17 %k, i17 14" [lsal_first/lsal.cpp:38]   --->   Operation 446 'add' 'add_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln38_13 = zext i17 %add_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 447 'zext' 'zext_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.00ns)   --->   "%database_buff_addr_15 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 448 'getelementptr' 'database_buff_addr_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 449 [2/2] (3.25ns)   --->   "%database_buff_load_14 = load i17 %database_buff_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 449 'load' 'database_buff_load_14' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "%diag_array_2_77 = phi i16 %max_value_170, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 450 'phi' 'diag_array_2_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%diag_array_1_16 = phi i16 %diag_array_2_78, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 451 'phi' 'diag_array_1_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (0.00ns)   --->   "%global_max_24 = phi i32 %zext_ln43_11, void, i32 %global_max_22, void %._crit_edge9"   --->   Operation 452 'phi' 'global_max_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 453 [1/1] (2.43ns)   --->   "%icmp_ln56_12 = icmp_sgt  i17 %max_value_62, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 453 'icmp' 'icmp_ln56_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 454 [1/1] (0.80ns)   --->   "%max_value_168 = select i1 %icmp_ln56_12, i16 %trunc_ln43_12, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 454 'select' 'max_value_168' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i16 %max_value_168" [lsal_first/lsal.cpp:43]   --->   Operation 455 'zext' 'zext_ln43_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (2.47ns)   --->   "%icmp_ln68_12 = icmp_sgt  i32 %zext_ln43_12, i32 %global_max_24" [lsal_first/lsal.cpp:68]   --->   Operation 456 'icmp' 'icmp_ln68_12' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_12, void %._crit_edge11, void" [lsal_first/lsal.cpp:68]   --->   Operation 457 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_19 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln70_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_11, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 458 'bitconcatenate' 'shl_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln70_12 = or i22 %shl_ln70_11, i22 19" [lsal_first/lsal.cpp:70]   --->   Operation 459 'or' 'or_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i22 %or_ln70_12" [lsal_first/lsal.cpp:70]   --->   Operation 460 'zext' 'zext_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_12" [lsal_first/lsal.cpp:70]   --->   Operation 461 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge11" [lsal_first/lsal.cpp:71]   --->   Operation 462 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 1.58>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i16 %diag_array_2_77" [lsal_first/lsal.cpp:41]   --->   Operation 463 'sext' 'sext_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (2.07ns)   --->   "%west_13 = add i17 %sext_ln41_13, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 464 'add' 'west_13' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 465 [1/1] (2.43ns)   --->   "%icmp_ln46_13 = icmp_sgt  i17 %northwest_13, i17 %west_12" [lsal_first/lsal.cpp:46]   --->   Operation 465 'icmp' 'icmp_ln46_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 466 [1/1] (0.78ns)   --->   "%max_value_65 = select i1 %icmp_ln46_13, i17 %northwest_13, i17 %west_12" [lsal_first/lsal.cpp:46]   --->   Operation 466 'select' 'max_value_65' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 467 [1/1] (2.43ns)   --->   "%icmp_ln51_13 = icmp_sgt  i17 %west_13, i17 %max_value_65" [lsal_first/lsal.cpp:51]   --->   Operation 467 'icmp' 'icmp_ln51_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 468 [1/1] (0.78ns)   --->   "%max_value_67 = select i1 %icmp_ln51_13, i17 %west_13, i17 %max_value_65" [lsal_first/lsal.cpp:51]   --->   Operation 468 'select' 'max_value_67' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln43_13 = trunc i17 %max_value_67" [lsal_first/lsal.cpp:43]   --->   Operation 469 'trunc' 'trunc_ln43_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 470 [1/2] (3.25ns)   --->   "%database_buff_load_14 = load i17 %database_buff_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 470 'load' 'database_buff_load_14' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_19 : Operation 471 [1/1] (1.55ns)   --->   "%icmp_ln38_14 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_14" [lsal_first/lsal.cpp:38]   --->   Operation 471 'icmp' 'icmp_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%select_ln40_14 = select i1 %icmp_ln38_14, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 472 'select' 'select_ln40_14' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%sext_ln40_14 = sext i16 %diag_array_1_16" [lsal_first/lsal.cpp:40]   --->   Operation 473 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_14 = add i17 %select_ln40_14, i17 %sext_ln40_14" [lsal_first/lsal.cpp:40]   --->   Operation 474 'add' 'northwest_14' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 475 [1/1] (2.10ns)   --->   "%add_ln38_14 = add i17 %k, i17 15" [lsal_first/lsal.cpp:38]   --->   Operation 475 'add' 'add_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln38_14 = zext i17 %add_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 476 'zext' 'zext_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 477 [1/1] (0.00ns)   --->   "%database_buff_addr_16 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 477 'getelementptr' 'database_buff_addr_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 478 [2/2] (3.25ns)   --->   "%database_buff_load_15 = load i17 %database_buff_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 478 'load' 'database_buff_load_15' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 479 [1/1] (0.00ns)   --->   "%diag_array_2_78 = phi i16 %max_value_171, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 479 'phi' 'diag_array_2_78' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%diag_array_1_15 = phi i16 %diag_array_2_79, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 480 'phi' 'diag_array_1_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 481 [1/1] (0.00ns)   --->   "%global_max_26 = phi i32 %zext_ln43_12, void, i32 %global_max_24, void %._crit_edge10"   --->   Operation 481 'phi' 'global_max_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 482 [1/1] (2.43ns)   --->   "%icmp_ln56_13 = icmp_sgt  i17 %max_value_67, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 482 'icmp' 'icmp_ln56_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (0.80ns)   --->   "%max_value_169 = select i1 %icmp_ln56_13, i16 %trunc_ln43_13, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 483 'select' 'max_value_169' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i16 %max_value_169" [lsal_first/lsal.cpp:43]   --->   Operation 484 'zext' 'zext_ln43_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (2.47ns)   --->   "%icmp_ln68_13 = icmp_sgt  i32 %zext_ln43_13, i32 %global_max_26" [lsal_first/lsal.cpp:68]   --->   Operation 485 'icmp' 'icmp_ln68_13' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_13, void %._crit_edge12, void" [lsal_first/lsal.cpp:68]   --->   Operation 486 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln70_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_12, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 487 'bitconcatenate' 'shl_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln70_13 = or i22 %shl_ln70_12, i22 18" [lsal_first/lsal.cpp:70]   --->   Operation 488 'or' 'or_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i22 %or_ln70_13" [lsal_first/lsal.cpp:70]   --->   Operation 489 'zext' 'zext_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_13" [lsal_first/lsal.cpp:70]   --->   Operation 490 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge12" [lsal_first/lsal.cpp:71]   --->   Operation 491 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 1.58>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i16 %diag_array_2_78" [lsal_first/lsal.cpp:41]   --->   Operation 492 'sext' 'sext_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (2.07ns)   --->   "%west_14 = add i17 %sext_ln41_14, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 493 'add' 'west_14' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/1] (2.43ns)   --->   "%icmp_ln46_14 = icmp_sgt  i17 %northwest_14, i17 %west_13" [lsal_first/lsal.cpp:46]   --->   Operation 494 'icmp' 'icmp_ln46_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 495 [1/1] (0.78ns)   --->   "%max_value_70 = select i1 %icmp_ln46_14, i17 %northwest_14, i17 %west_13" [lsal_first/lsal.cpp:46]   --->   Operation 495 'select' 'max_value_70' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (2.43ns)   --->   "%icmp_ln51_14 = icmp_sgt  i17 %west_14, i17 %max_value_70" [lsal_first/lsal.cpp:51]   --->   Operation 496 'icmp' 'icmp_ln51_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 497 [1/1] (0.78ns)   --->   "%max_value_72 = select i1 %icmp_ln51_14, i17 %west_14, i17 %max_value_70" [lsal_first/lsal.cpp:51]   --->   Operation 497 'select' 'max_value_72' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln43_14 = trunc i17 %max_value_72" [lsal_first/lsal.cpp:43]   --->   Operation 498 'trunc' 'trunc_ln43_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 499 [1/2] (3.25ns)   --->   "%database_buff_load_15 = load i17 %database_buff_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 499 'load' 'database_buff_load_15' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_20 : Operation 500 [1/1] (1.55ns)   --->   "%icmp_ln38_15 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_15" [lsal_first/lsal.cpp:38]   --->   Operation 500 'icmp' 'icmp_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%select_ln40_15 = select i1 %icmp_ln38_15, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 501 'select' 'select_ln40_15' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%sext_ln40_15 = sext i16 %diag_array_1_15" [lsal_first/lsal.cpp:40]   --->   Operation 502 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_15 = add i17 %select_ln40_15, i17 %sext_ln40_15" [lsal_first/lsal.cpp:40]   --->   Operation 503 'add' 'northwest_15' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (2.10ns)   --->   "%add_ln38_15 = add i17 %k, i17 16" [lsal_first/lsal.cpp:38]   --->   Operation 504 'add' 'add_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln38_15 = zext i17 %add_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 505 'zext' 'zext_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%database_buff_addr_17 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 506 'getelementptr' 'database_buff_addr_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 507 [2/2] (3.25ns)   --->   "%database_buff_load_16 = load i17 %database_buff_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 507 'load' 'database_buff_load_16' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 508 [1/1] (0.00ns)   --->   "%diag_array_2_79 = phi i16 %max_value_172, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 508 'phi' 'diag_array_2_79' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 509 [1/1] (0.00ns)   --->   "%diag_array_1_14 = phi i16 %diag_array_2_80, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 509 'phi' 'diag_array_1_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%global_max_28 = phi i32 %zext_ln43_13, void, i32 %global_max_26, void %._crit_edge11"   --->   Operation 510 'phi' 'global_max_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (2.43ns)   --->   "%icmp_ln56_14 = icmp_sgt  i17 %max_value_72, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 511 'icmp' 'icmp_ln56_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 512 [1/1] (0.80ns)   --->   "%max_value_170 = select i1 %icmp_ln56_14, i16 %trunc_ln43_14, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 512 'select' 'max_value_170' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i16 %max_value_170" [lsal_first/lsal.cpp:43]   --->   Operation 513 'zext' 'zext_ln43_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 514 [1/1] (2.47ns)   --->   "%icmp_ln68_14 = icmp_sgt  i32 %zext_ln43_14, i32 %global_max_28" [lsal_first/lsal.cpp:68]   --->   Operation 514 'icmp' 'icmp_ln68_14' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 515 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_14, void %._crit_edge13, void" [lsal_first/lsal.cpp:68]   --->   Operation 515 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln70_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_13, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 516 'bitconcatenate' 'shl_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln70_14 = or i22 %shl_ln70_13, i22 17" [lsal_first/lsal.cpp:70]   --->   Operation 517 'or' 'or_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i22 %or_ln70_14" [lsal_first/lsal.cpp:70]   --->   Operation 518 'zext' 'zext_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_21 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_14" [lsal_first/lsal.cpp:70]   --->   Operation 519 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_21 : Operation 520 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge13" [lsal_first/lsal.cpp:71]   --->   Operation 520 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 1.58>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i16 %diag_array_2_79" [lsal_first/lsal.cpp:41]   --->   Operation 521 'sext' 'sext_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (2.07ns)   --->   "%west_15 = add i17 %sext_ln41_15, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 522 'add' 'west_15' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 523 [1/1] (2.43ns)   --->   "%icmp_ln46_15 = icmp_sgt  i17 %northwest_15, i17 %west_14" [lsal_first/lsal.cpp:46]   --->   Operation 523 'icmp' 'icmp_ln46_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 524 [1/1] (0.78ns)   --->   "%max_value_75 = select i1 %icmp_ln46_15, i17 %northwest_15, i17 %west_14" [lsal_first/lsal.cpp:46]   --->   Operation 524 'select' 'max_value_75' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 525 [1/1] (2.43ns)   --->   "%icmp_ln51_15 = icmp_sgt  i17 %west_15, i17 %max_value_75" [lsal_first/lsal.cpp:51]   --->   Operation 525 'icmp' 'icmp_ln51_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [1/1] (0.78ns)   --->   "%max_value_77 = select i1 %icmp_ln51_15, i17 %west_15, i17 %max_value_75" [lsal_first/lsal.cpp:51]   --->   Operation 526 'select' 'max_value_77' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln43_15 = trunc i17 %max_value_77" [lsal_first/lsal.cpp:43]   --->   Operation 527 'trunc' 'trunc_ln43_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 528 [1/2] (3.25ns)   --->   "%database_buff_load_16 = load i17 %database_buff_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 528 'load' 'database_buff_load_16' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_21 : Operation 529 [1/1] (1.55ns)   --->   "%icmp_ln38_16 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_16" [lsal_first/lsal.cpp:38]   --->   Operation 529 'icmp' 'icmp_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%select_ln40_16 = select i1 %icmp_ln38_16, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 530 'select' 'select_ln40_16' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%sext_ln40_16 = sext i16 %diag_array_1_14" [lsal_first/lsal.cpp:40]   --->   Operation 531 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_16 = add i17 %select_ln40_16, i17 %sext_ln40_16" [lsal_first/lsal.cpp:40]   --->   Operation 532 'add' 'northwest_16' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [1/1] (2.10ns)   --->   "%add_ln38_16 = add i17 %k, i17 17" [lsal_first/lsal.cpp:38]   --->   Operation 533 'add' 'add_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln38_16 = zext i17 %add_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 534 'zext' 'zext_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%database_buff_addr_18 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 535 'getelementptr' 'database_buff_addr_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 536 [2/2] (3.25ns)   --->   "%database_buff_load_17 = load i17 %database_buff_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 536 'load' 'database_buff_load_17' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 537 [1/1] (0.00ns)   --->   "%diag_array_2_80 = phi i16 %max_value_173, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 537 'phi' 'diag_array_2_80' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 538 [1/1] (0.00ns)   --->   "%diag_array_1_13 = phi i16 %diag_array_2_81, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 538 'phi' 'diag_array_1_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 539 [1/1] (0.00ns)   --->   "%global_max_30 = phi i32 %zext_ln43_14, void, i32 %global_max_28, void %._crit_edge12"   --->   Operation 539 'phi' 'global_max_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 540 [1/1] (2.43ns)   --->   "%icmp_ln56_15 = icmp_sgt  i17 %max_value_77, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 540 'icmp' 'icmp_ln56_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 541 [1/1] (0.80ns)   --->   "%max_value_171 = select i1 %icmp_ln56_15, i16 %trunc_ln43_15, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 541 'select' 'max_value_171' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i16 %max_value_171" [lsal_first/lsal.cpp:43]   --->   Operation 542 'zext' 'zext_ln43_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 543 [1/1] (2.47ns)   --->   "%icmp_ln68_15 = icmp_sgt  i32 %zext_ln43_15, i32 %global_max_30" [lsal_first/lsal.cpp:68]   --->   Operation 543 'icmp' 'icmp_ln68_15' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 544 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_15, void %._crit_edge14, void" [lsal_first/lsal.cpp:68]   --->   Operation 544 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_22 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln70_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_14, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 545 'bitconcatenate' 'shl_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln70_15 = or i22 %shl_ln70_14, i22 16" [lsal_first/lsal.cpp:70]   --->   Operation 546 'or' 'or_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln70_15 = zext i22 %or_ln70_15" [lsal_first/lsal.cpp:70]   --->   Operation 547 'zext' 'zext_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_15" [lsal_first/lsal.cpp:70]   --->   Operation 548 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_22 : Operation 549 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge14" [lsal_first/lsal.cpp:71]   --->   Operation 549 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 1.58>
ST_22 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i16 %diag_array_2_80" [lsal_first/lsal.cpp:41]   --->   Operation 550 'sext' 'sext_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 551 [1/1] (2.07ns)   --->   "%west_16 = add i17 %sext_ln41_16, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 551 'add' 'west_16' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 552 [1/1] (2.43ns)   --->   "%icmp_ln46_16 = icmp_sgt  i17 %northwest_16, i17 %west_15" [lsal_first/lsal.cpp:46]   --->   Operation 552 'icmp' 'icmp_ln46_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (0.78ns)   --->   "%max_value_80 = select i1 %icmp_ln46_16, i17 %northwest_16, i17 %west_15" [lsal_first/lsal.cpp:46]   --->   Operation 553 'select' 'max_value_80' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 554 [1/1] (2.43ns)   --->   "%icmp_ln51_16 = icmp_sgt  i17 %west_16, i17 %max_value_80" [lsal_first/lsal.cpp:51]   --->   Operation 554 'icmp' 'icmp_ln51_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 555 [1/1] (0.78ns)   --->   "%max_value_82 = select i1 %icmp_ln51_16, i17 %west_16, i17 %max_value_80" [lsal_first/lsal.cpp:51]   --->   Operation 555 'select' 'max_value_82' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln43_16 = trunc i17 %max_value_82" [lsal_first/lsal.cpp:43]   --->   Operation 556 'trunc' 'trunc_ln43_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 557 [1/2] (3.25ns)   --->   "%database_buff_load_17 = load i17 %database_buff_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 557 'load' 'database_buff_load_17' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_22 : Operation 558 [1/1] (1.55ns)   --->   "%icmp_ln38_17 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_17" [lsal_first/lsal.cpp:38]   --->   Operation 558 'icmp' 'icmp_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%select_ln40_17 = select i1 %icmp_ln38_17, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 559 'select' 'select_ln40_17' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%sext_ln40_17 = sext i16 %diag_array_1_13" [lsal_first/lsal.cpp:40]   --->   Operation 560 'sext' 'sext_ln40_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_17 = add i17 %select_ln40_17, i17 %sext_ln40_17" [lsal_first/lsal.cpp:40]   --->   Operation 561 'add' 'northwest_17' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 562 [1/1] (2.10ns)   --->   "%add_ln38_17 = add i17 %k, i17 18" [lsal_first/lsal.cpp:38]   --->   Operation 562 'add' 'add_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln38_17 = zext i17 %add_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 563 'zext' 'zext_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 564 [1/1] (0.00ns)   --->   "%database_buff_addr_19 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 564 'getelementptr' 'database_buff_addr_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 565 [2/2] (3.25ns)   --->   "%database_buff_load_18 = load i17 %database_buff_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 565 'load' 'database_buff_load_18' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%diag_array_2_81 = phi i16 %max_value_174, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 566 'phi' 'diag_array_2_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%diag_array_1_12 = phi i16 %diag_array_2_82, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 567 'phi' 'diag_array_1_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%global_max_32 = phi i32 %zext_ln43_15, void, i32 %global_max_30, void %._crit_edge13"   --->   Operation 568 'phi' 'global_max_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 569 [1/1] (2.43ns)   --->   "%icmp_ln56_16 = icmp_sgt  i17 %max_value_82, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 569 'icmp' 'icmp_ln56_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [1/1] (0.80ns)   --->   "%max_value_172 = select i1 %icmp_ln56_16, i16 %trunc_ln43_16, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 570 'select' 'max_value_172' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i16 %max_value_172" [lsal_first/lsal.cpp:43]   --->   Operation 571 'zext' 'zext_ln43_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 572 [1/1] (2.47ns)   --->   "%icmp_ln68_16 = icmp_sgt  i32 %zext_ln43_16, i32 %global_max_32" [lsal_first/lsal.cpp:68]   --->   Operation 572 'icmp' 'icmp_ln68_16' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 573 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_16, void %._crit_edge15, void" [lsal_first/lsal.cpp:68]   --->   Operation 573 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_23 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln70_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_15, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 574 'bitconcatenate' 'shl_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_23 : Operation 575 [1/1] (0.00ns)   --->   "%or_ln70_16 = or i22 %shl_ln70_15, i22 15" [lsal_first/lsal.cpp:70]   --->   Operation 575 'or' 'or_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln70_16 = zext i22 %or_ln70_16" [lsal_first/lsal.cpp:70]   --->   Operation 576 'zext' 'zext_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_23 : Operation 577 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_16" [lsal_first/lsal.cpp:70]   --->   Operation 577 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_23 : Operation 578 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge15" [lsal_first/lsal.cpp:71]   --->   Operation 578 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 1.58>
ST_23 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i16 %diag_array_2_81" [lsal_first/lsal.cpp:41]   --->   Operation 579 'sext' 'sext_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 580 [1/1] (2.07ns)   --->   "%west_17 = add i17 %sext_ln41_17, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 580 'add' 'west_17' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 581 [1/1] (2.43ns)   --->   "%icmp_ln46_17 = icmp_sgt  i17 %northwest_17, i17 %west_16" [lsal_first/lsal.cpp:46]   --->   Operation 581 'icmp' 'icmp_ln46_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 582 [1/1] (0.78ns)   --->   "%max_value_85 = select i1 %icmp_ln46_17, i17 %northwest_17, i17 %west_16" [lsal_first/lsal.cpp:46]   --->   Operation 582 'select' 'max_value_85' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 583 [1/1] (2.43ns)   --->   "%icmp_ln51_17 = icmp_sgt  i17 %west_17, i17 %max_value_85" [lsal_first/lsal.cpp:51]   --->   Operation 583 'icmp' 'icmp_ln51_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 584 [1/1] (0.78ns)   --->   "%max_value_87 = select i1 %icmp_ln51_17, i17 %west_17, i17 %max_value_85" [lsal_first/lsal.cpp:51]   --->   Operation 584 'select' 'max_value_87' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln43_17 = trunc i17 %max_value_87" [lsal_first/lsal.cpp:43]   --->   Operation 585 'trunc' 'trunc_ln43_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 586 [1/2] (3.25ns)   --->   "%database_buff_load_18 = load i17 %database_buff_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 586 'load' 'database_buff_load_18' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_23 : Operation 587 [1/1] (1.55ns)   --->   "%icmp_ln38_18 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_18" [lsal_first/lsal.cpp:38]   --->   Operation 587 'icmp' 'icmp_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%select_ln40_18 = select i1 %icmp_ln38_18, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 588 'select' 'select_ln40_18' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%sext_ln40_18 = sext i16 %diag_array_1_12" [lsal_first/lsal.cpp:40]   --->   Operation 589 'sext' 'sext_ln40_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 590 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_18 = add i17 %select_ln40_18, i17 %sext_ln40_18" [lsal_first/lsal.cpp:40]   --->   Operation 590 'add' 'northwest_18' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 591 [1/1] (2.10ns)   --->   "%add_ln38_18 = add i17 %k, i17 19" [lsal_first/lsal.cpp:38]   --->   Operation 591 'add' 'add_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln38_18 = zext i17 %add_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 592 'zext' 'zext_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 593 [1/1] (0.00ns)   --->   "%database_buff_addr_20 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 593 'getelementptr' 'database_buff_addr_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 594 [2/2] (3.25ns)   --->   "%database_buff_load_19 = load i17 %database_buff_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 594 'load' 'database_buff_load_19' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 595 [1/1] (0.00ns)   --->   "%diag_array_2_82 = phi i16 %max_value_175, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 595 'phi' 'diag_array_2_82' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 596 [1/1] (0.00ns)   --->   "%diag_array_1_11 = phi i16 %diag_array_2_83, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 596 'phi' 'diag_array_1_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 597 [1/1] (0.00ns)   --->   "%global_max_34 = phi i32 %zext_ln43_16, void, i32 %global_max_32, void %._crit_edge14"   --->   Operation 597 'phi' 'global_max_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 598 [1/1] (2.43ns)   --->   "%icmp_ln56_17 = icmp_sgt  i17 %max_value_87, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 598 'icmp' 'icmp_ln56_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [1/1] (0.80ns)   --->   "%max_value_173 = select i1 %icmp_ln56_17, i16 %trunc_ln43_17, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 599 'select' 'max_value_173' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln43_17 = zext i16 %max_value_173" [lsal_first/lsal.cpp:43]   --->   Operation 600 'zext' 'zext_ln43_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 601 [1/1] (2.47ns)   --->   "%icmp_ln68_17 = icmp_sgt  i32 %zext_ln43_17, i32 %global_max_34" [lsal_first/lsal.cpp:68]   --->   Operation 601 'icmp' 'icmp_ln68_17' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 602 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_17, void %._crit_edge16, void" [lsal_first/lsal.cpp:68]   --->   Operation 602 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_24 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln70_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_16, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 603 'bitconcatenate' 'shl_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_24 : Operation 604 [1/1] (0.00ns)   --->   "%or_ln70_17 = or i22 %shl_ln70_16, i22 14" [lsal_first/lsal.cpp:70]   --->   Operation 604 'or' 'or_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_24 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln70_17 = zext i22 %or_ln70_17" [lsal_first/lsal.cpp:70]   --->   Operation 605 'zext' 'zext_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_24 : Operation 606 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_17" [lsal_first/lsal.cpp:70]   --->   Operation 606 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_24 : Operation 607 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge16" [lsal_first/lsal.cpp:71]   --->   Operation 607 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 1.58>
ST_24 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i16 %diag_array_2_82" [lsal_first/lsal.cpp:41]   --->   Operation 608 'sext' 'sext_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 609 [1/1] (2.07ns)   --->   "%west_18 = add i17 %sext_ln41_18, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 609 'add' 'west_18' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 610 [1/1] (2.43ns)   --->   "%icmp_ln46_18 = icmp_sgt  i17 %northwest_18, i17 %west_17" [lsal_first/lsal.cpp:46]   --->   Operation 610 'icmp' 'icmp_ln46_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 611 [1/1] (0.78ns)   --->   "%max_value_90 = select i1 %icmp_ln46_18, i17 %northwest_18, i17 %west_17" [lsal_first/lsal.cpp:46]   --->   Operation 611 'select' 'max_value_90' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 612 [1/1] (2.43ns)   --->   "%icmp_ln51_18 = icmp_sgt  i17 %west_18, i17 %max_value_90" [lsal_first/lsal.cpp:51]   --->   Operation 612 'icmp' 'icmp_ln51_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 613 [1/1] (0.78ns)   --->   "%max_value_92 = select i1 %icmp_ln51_18, i17 %west_18, i17 %max_value_90" [lsal_first/lsal.cpp:51]   --->   Operation 613 'select' 'max_value_92' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln43_18 = trunc i17 %max_value_92" [lsal_first/lsal.cpp:43]   --->   Operation 614 'trunc' 'trunc_ln43_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 615 [1/2] (3.25ns)   --->   "%database_buff_load_19 = load i17 %database_buff_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 615 'load' 'database_buff_load_19' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_24 : Operation 616 [1/1] (1.55ns)   --->   "%icmp_ln38_19 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_19" [lsal_first/lsal.cpp:38]   --->   Operation 616 'icmp' 'icmp_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%select_ln40_19 = select i1 %icmp_ln38_19, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 617 'select' 'select_ln40_19' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%sext_ln40_19 = sext i16 %diag_array_1_11" [lsal_first/lsal.cpp:40]   --->   Operation 618 'sext' 'sext_ln40_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 619 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_19 = add i17 %select_ln40_19, i17 %sext_ln40_19" [lsal_first/lsal.cpp:40]   --->   Operation 619 'add' 'northwest_19' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 620 [1/1] (2.10ns)   --->   "%add_ln38_19 = add i17 %k, i17 20" [lsal_first/lsal.cpp:38]   --->   Operation 620 'add' 'add_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln38_19 = zext i17 %add_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 621 'zext' 'zext_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 622 [1/1] (0.00ns)   --->   "%database_buff_addr_21 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 622 'getelementptr' 'database_buff_addr_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 623 [2/2] (3.25ns)   --->   "%database_buff_load_20 = load i17 %database_buff_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 623 'load' 'database_buff_load_20' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 624 [1/1] (0.00ns)   --->   "%diag_array_2_83 = phi i16 %max_value_176, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 624 'phi' 'diag_array_2_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%diag_array_1_10 = phi i16 %diag_array_2_84, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 625 'phi' 'diag_array_1_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%global_max_36 = phi i32 %zext_ln43_17, void, i32 %global_max_34, void %._crit_edge15"   --->   Operation 626 'phi' 'global_max_36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (2.43ns)   --->   "%icmp_ln56_18 = icmp_sgt  i17 %max_value_92, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 627 'icmp' 'icmp_ln56_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 628 [1/1] (0.80ns)   --->   "%max_value_174 = select i1 %icmp_ln56_18, i16 %trunc_ln43_18, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 628 'select' 'max_value_174' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln43_18 = zext i16 %max_value_174" [lsal_first/lsal.cpp:43]   --->   Operation 629 'zext' 'zext_ln43_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 630 [1/1] (2.47ns)   --->   "%icmp_ln68_18 = icmp_sgt  i32 %zext_ln43_18, i32 %global_max_36" [lsal_first/lsal.cpp:68]   --->   Operation 630 'icmp' 'icmp_ln68_18' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 631 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_18, void %._crit_edge17, void" [lsal_first/lsal.cpp:68]   --->   Operation 631 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln70_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_17, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 632 'bitconcatenate' 'shl_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (0.00ns)   --->   "%or_ln70_18 = or i22 %shl_ln70_17, i22 13" [lsal_first/lsal.cpp:70]   --->   Operation 633 'or' 'or_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_25 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln70_18 = zext i22 %or_ln70_18" [lsal_first/lsal.cpp:70]   --->   Operation 634 'zext' 'zext_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_25 : Operation 635 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_18" [lsal_first/lsal.cpp:70]   --->   Operation 635 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_25 : Operation 636 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge17" [lsal_first/lsal.cpp:71]   --->   Operation 636 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 1.58>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln41_19 = sext i16 %diag_array_2_83" [lsal_first/lsal.cpp:41]   --->   Operation 637 'sext' 'sext_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (2.07ns)   --->   "%west_19 = add i17 %sext_ln41_19, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 638 'add' 'west_19' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 639 [1/1] (2.43ns)   --->   "%icmp_ln46_19 = icmp_sgt  i17 %northwest_19, i17 %west_18" [lsal_first/lsal.cpp:46]   --->   Operation 639 'icmp' 'icmp_ln46_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 640 [1/1] (0.78ns)   --->   "%max_value_95 = select i1 %icmp_ln46_19, i17 %northwest_19, i17 %west_18" [lsal_first/lsal.cpp:46]   --->   Operation 640 'select' 'max_value_95' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 641 [1/1] (2.43ns)   --->   "%icmp_ln51_19 = icmp_sgt  i17 %west_19, i17 %max_value_95" [lsal_first/lsal.cpp:51]   --->   Operation 641 'icmp' 'icmp_ln51_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 642 [1/1] (0.78ns)   --->   "%max_value_97 = select i1 %icmp_ln51_19, i17 %west_19, i17 %max_value_95" [lsal_first/lsal.cpp:51]   --->   Operation 642 'select' 'max_value_97' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln43_19 = trunc i17 %max_value_97" [lsal_first/lsal.cpp:43]   --->   Operation 643 'trunc' 'trunc_ln43_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 644 [1/2] (3.25ns)   --->   "%database_buff_load_20 = load i17 %database_buff_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 644 'load' 'database_buff_load_20' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_25 : Operation 645 [1/1] (1.55ns)   --->   "%icmp_ln38_20 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_20" [lsal_first/lsal.cpp:38]   --->   Operation 645 'icmp' 'icmp_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%select_ln40_20 = select i1 %icmp_ln38_20, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 646 'select' 'select_ln40_20' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%sext_ln40_20 = sext i16 %diag_array_1_10" [lsal_first/lsal.cpp:40]   --->   Operation 647 'sext' 'sext_ln40_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 648 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_20 = add i17 %select_ln40_20, i17 %sext_ln40_20" [lsal_first/lsal.cpp:40]   --->   Operation 648 'add' 'northwest_20' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 649 [1/1] (2.10ns)   --->   "%add_ln38_20 = add i17 %k, i17 21" [lsal_first/lsal.cpp:38]   --->   Operation 649 'add' 'add_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln38_20 = zext i17 %add_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 650 'zext' 'zext_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 651 [1/1] (0.00ns)   --->   "%database_buff_addr_22 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 651 'getelementptr' 'database_buff_addr_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 652 [2/2] (3.25ns)   --->   "%database_buff_load_21 = load i17 %database_buff_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 652 'load' 'database_buff_load_21' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 653 [1/1] (0.00ns)   --->   "%diag_array_2_84 = phi i16 %max_value_177, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 653 'phi' 'diag_array_2_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 654 [1/1] (0.00ns)   --->   "%diag_array_1_9 = phi i16 %diag_array_2_85, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 654 'phi' 'diag_array_1_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 655 [1/1] (0.00ns)   --->   "%global_max_38 = phi i32 %zext_ln43_18, void, i32 %global_max_36, void %._crit_edge16"   --->   Operation 655 'phi' 'global_max_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 656 [1/1] (2.43ns)   --->   "%icmp_ln56_19 = icmp_sgt  i17 %max_value_97, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 656 'icmp' 'icmp_ln56_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 657 [1/1] (0.80ns)   --->   "%max_value_175 = select i1 %icmp_ln56_19, i16 %trunc_ln43_19, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 657 'select' 'max_value_175' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln43_19 = zext i16 %max_value_175" [lsal_first/lsal.cpp:43]   --->   Operation 658 'zext' 'zext_ln43_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 659 [1/1] (2.47ns)   --->   "%icmp_ln68_19 = icmp_sgt  i32 %zext_ln43_19, i32 %global_max_38" [lsal_first/lsal.cpp:68]   --->   Operation 659 'icmp' 'icmp_ln68_19' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 660 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_19, void %._crit_edge18, void" [lsal_first/lsal.cpp:68]   --->   Operation 660 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln70_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_18, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 661 'bitconcatenate' 'shl_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_26 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln70_19 = or i22 %shl_ln70_18, i22 12" [lsal_first/lsal.cpp:70]   --->   Operation 662 'or' 'or_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_26 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln70_19 = zext i22 %or_ln70_19" [lsal_first/lsal.cpp:70]   --->   Operation 663 'zext' 'zext_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_26 : Operation 664 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_19" [lsal_first/lsal.cpp:70]   --->   Operation 664 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_26 : Operation 665 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge18" [lsal_first/lsal.cpp:71]   --->   Operation 665 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 1.58>
ST_26 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln41_20 = sext i16 %diag_array_2_84" [lsal_first/lsal.cpp:41]   --->   Operation 666 'sext' 'sext_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 667 [1/1] (2.07ns)   --->   "%west_20 = add i17 %sext_ln41_20, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 667 'add' 'west_20' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 668 [1/1] (2.43ns)   --->   "%icmp_ln46_20 = icmp_sgt  i17 %northwest_20, i17 %west_19" [lsal_first/lsal.cpp:46]   --->   Operation 668 'icmp' 'icmp_ln46_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 669 [1/1] (0.78ns)   --->   "%max_value_100 = select i1 %icmp_ln46_20, i17 %northwest_20, i17 %west_19" [lsal_first/lsal.cpp:46]   --->   Operation 669 'select' 'max_value_100' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 670 [1/1] (2.43ns)   --->   "%icmp_ln51_20 = icmp_sgt  i17 %west_20, i17 %max_value_100" [lsal_first/lsal.cpp:51]   --->   Operation 670 'icmp' 'icmp_ln51_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 671 [1/1] (0.78ns)   --->   "%max_value_102 = select i1 %icmp_ln51_20, i17 %west_20, i17 %max_value_100" [lsal_first/lsal.cpp:51]   --->   Operation 671 'select' 'max_value_102' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln43_20 = trunc i17 %max_value_102" [lsal_first/lsal.cpp:43]   --->   Operation 672 'trunc' 'trunc_ln43_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 673 [1/2] (3.25ns)   --->   "%database_buff_load_21 = load i17 %database_buff_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 673 'load' 'database_buff_load_21' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_26 : Operation 674 [1/1] (1.55ns)   --->   "%icmp_ln38_21 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_21" [lsal_first/lsal.cpp:38]   --->   Operation 674 'icmp' 'icmp_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%select_ln40_21 = select i1 %icmp_ln38_21, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 675 'select' 'select_ln40_21' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%sext_ln40_21 = sext i16 %diag_array_1_9" [lsal_first/lsal.cpp:40]   --->   Operation 676 'sext' 'sext_ln40_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 677 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_21 = add i17 %select_ln40_21, i17 %sext_ln40_21" [lsal_first/lsal.cpp:40]   --->   Operation 677 'add' 'northwest_21' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 678 [1/1] (2.10ns)   --->   "%add_ln38_21 = add i17 %k, i17 22" [lsal_first/lsal.cpp:38]   --->   Operation 678 'add' 'add_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln38_21 = zext i17 %add_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 679 'zext' 'zext_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 680 [1/1] (0.00ns)   --->   "%database_buff_addr_23 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 680 'getelementptr' 'database_buff_addr_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 681 [2/2] (3.25ns)   --->   "%database_buff_load_22 = load i17 %database_buff_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 681 'load' 'database_buff_load_22' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 682 [1/1] (0.00ns)   --->   "%diag_array_2_85 = phi i16 %max_value_178, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 682 'phi' 'diag_array_2_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%diag_array_1_8 = phi i16 %diag_array_2_86, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 683 'phi' 'diag_array_1_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 684 [1/1] (0.00ns)   --->   "%global_max_40 = phi i32 %zext_ln43_19, void, i32 %global_max_38, void %._crit_edge17"   --->   Operation 684 'phi' 'global_max_40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 685 [1/1] (2.43ns)   --->   "%icmp_ln56_20 = icmp_sgt  i17 %max_value_102, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 685 'icmp' 'icmp_ln56_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 686 [1/1] (0.80ns)   --->   "%max_value_176 = select i1 %icmp_ln56_20, i16 %trunc_ln43_20, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 686 'select' 'max_value_176' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln43_20 = zext i16 %max_value_176" [lsal_first/lsal.cpp:43]   --->   Operation 687 'zext' 'zext_ln43_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 688 [1/1] (2.47ns)   --->   "%icmp_ln68_20 = icmp_sgt  i32 %zext_ln43_20, i32 %global_max_40" [lsal_first/lsal.cpp:68]   --->   Operation 688 'icmp' 'icmp_ln68_20' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 689 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_20, void %._crit_edge19, void" [lsal_first/lsal.cpp:68]   --->   Operation 689 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln70_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_19, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 690 'bitconcatenate' 'shl_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%or_ln70_20 = or i22 %shl_ln70_19, i22 11" [lsal_first/lsal.cpp:70]   --->   Operation 691 'or' 'or_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln70_20 = zext i22 %or_ln70_20" [lsal_first/lsal.cpp:70]   --->   Operation 692 'zext' 'zext_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_20" [lsal_first/lsal.cpp:70]   --->   Operation 693 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge19" [lsal_first/lsal.cpp:71]   --->   Operation 694 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 1.58>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln41_21 = sext i16 %diag_array_2_85" [lsal_first/lsal.cpp:41]   --->   Operation 695 'sext' 'sext_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (2.07ns)   --->   "%west_21 = add i17 %sext_ln41_21, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 696 'add' 'west_21' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 697 [1/1] (2.43ns)   --->   "%icmp_ln46_21 = icmp_sgt  i17 %northwest_21, i17 %west_20" [lsal_first/lsal.cpp:46]   --->   Operation 697 'icmp' 'icmp_ln46_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 698 [1/1] (0.78ns)   --->   "%max_value_105 = select i1 %icmp_ln46_21, i17 %northwest_21, i17 %west_20" [lsal_first/lsal.cpp:46]   --->   Operation 698 'select' 'max_value_105' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 699 [1/1] (2.43ns)   --->   "%icmp_ln51_21 = icmp_sgt  i17 %west_21, i17 %max_value_105" [lsal_first/lsal.cpp:51]   --->   Operation 699 'icmp' 'icmp_ln51_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 700 [1/1] (0.78ns)   --->   "%max_value_107 = select i1 %icmp_ln51_21, i17 %west_21, i17 %max_value_105" [lsal_first/lsal.cpp:51]   --->   Operation 700 'select' 'max_value_107' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln43_21 = trunc i17 %max_value_107" [lsal_first/lsal.cpp:43]   --->   Operation 701 'trunc' 'trunc_ln43_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 702 [1/2] (3.25ns)   --->   "%database_buff_load_22 = load i17 %database_buff_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 702 'load' 'database_buff_load_22' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_27 : Operation 703 [1/1] (1.55ns)   --->   "%icmp_ln38_22 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_22" [lsal_first/lsal.cpp:38]   --->   Operation 703 'icmp' 'icmp_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%select_ln40_22 = select i1 %icmp_ln38_22, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 704 'select' 'select_ln40_22' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%sext_ln40_22 = sext i16 %diag_array_1_8" [lsal_first/lsal.cpp:40]   --->   Operation 705 'sext' 'sext_ln40_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_22 = add i17 %select_ln40_22, i17 %sext_ln40_22" [lsal_first/lsal.cpp:40]   --->   Operation 706 'add' 'northwest_22' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 707 [1/1] (2.10ns)   --->   "%add_ln38_22 = add i17 %k, i17 23" [lsal_first/lsal.cpp:38]   --->   Operation 707 'add' 'add_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln38_22 = zext i17 %add_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 708 'zext' 'zext_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 709 [1/1] (0.00ns)   --->   "%database_buff_addr_24 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 709 'getelementptr' 'database_buff_addr_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 710 [2/2] (3.25ns)   --->   "%database_buff_load_23 = load i17 %database_buff_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 710 'load' 'database_buff_load_23' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 711 [1/1] (0.00ns)   --->   "%diag_array_2_86 = phi i16 %max_value_179, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 711 'phi' 'diag_array_2_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns)   --->   "%diag_array_1_7 = phi i16 %diag_array_2_87, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 712 'phi' 'diag_array_1_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 713 [1/1] (0.00ns)   --->   "%global_max_42 = phi i32 %zext_ln43_20, void, i32 %global_max_40, void %._crit_edge18"   --->   Operation 713 'phi' 'global_max_42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 714 [1/1] (2.43ns)   --->   "%icmp_ln56_21 = icmp_sgt  i17 %max_value_107, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 714 'icmp' 'icmp_ln56_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 715 [1/1] (0.80ns)   --->   "%max_value_177 = select i1 %icmp_ln56_21, i16 %trunc_ln43_21, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 715 'select' 'max_value_177' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln43_21 = zext i16 %max_value_177" [lsal_first/lsal.cpp:43]   --->   Operation 716 'zext' 'zext_ln43_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 717 [1/1] (2.47ns)   --->   "%icmp_ln68_21 = icmp_sgt  i32 %zext_ln43_21, i32 %global_max_42" [lsal_first/lsal.cpp:68]   --->   Operation 717 'icmp' 'icmp_ln68_21' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 718 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_21, void %._crit_edge20, void" [lsal_first/lsal.cpp:68]   --->   Operation 718 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_28 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln70_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_20, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 719 'bitconcatenate' 'shl_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_28 : Operation 720 [1/1] (0.00ns)   --->   "%or_ln70_21 = or i22 %shl_ln70_20, i22 10" [lsal_first/lsal.cpp:70]   --->   Operation 720 'or' 'or_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_28 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln70_21 = zext i22 %or_ln70_21" [lsal_first/lsal.cpp:70]   --->   Operation 721 'zext' 'zext_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_28 : Operation 722 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_21" [lsal_first/lsal.cpp:70]   --->   Operation 722 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_28 : Operation 723 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge20" [lsal_first/lsal.cpp:71]   --->   Operation 723 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 1.58>
ST_28 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln41_22 = sext i16 %diag_array_2_86" [lsal_first/lsal.cpp:41]   --->   Operation 724 'sext' 'sext_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 725 [1/1] (2.07ns)   --->   "%west_22 = add i17 %sext_ln41_22, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 725 'add' 'west_22' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 726 [1/1] (2.43ns)   --->   "%icmp_ln46_22 = icmp_sgt  i17 %northwest_22, i17 %west_21" [lsal_first/lsal.cpp:46]   --->   Operation 726 'icmp' 'icmp_ln46_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 727 [1/1] (0.78ns)   --->   "%max_value_110 = select i1 %icmp_ln46_22, i17 %northwest_22, i17 %west_21" [lsal_first/lsal.cpp:46]   --->   Operation 727 'select' 'max_value_110' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 728 [1/1] (2.43ns)   --->   "%icmp_ln51_22 = icmp_sgt  i17 %west_22, i17 %max_value_110" [lsal_first/lsal.cpp:51]   --->   Operation 728 'icmp' 'icmp_ln51_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 729 [1/1] (0.78ns)   --->   "%max_value_112 = select i1 %icmp_ln51_22, i17 %west_22, i17 %max_value_110" [lsal_first/lsal.cpp:51]   --->   Operation 729 'select' 'max_value_112' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln43_22 = trunc i17 %max_value_112" [lsal_first/lsal.cpp:43]   --->   Operation 730 'trunc' 'trunc_ln43_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 731 [1/2] (3.25ns)   --->   "%database_buff_load_23 = load i17 %database_buff_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 731 'load' 'database_buff_load_23' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_28 : Operation 732 [1/1] (1.55ns)   --->   "%icmp_ln38_23 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_23" [lsal_first/lsal.cpp:38]   --->   Operation 732 'icmp' 'icmp_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%select_ln40_23 = select i1 %icmp_ln38_23, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 733 'select' 'select_ln40_23' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%sext_ln40_23 = sext i16 %diag_array_1_7" [lsal_first/lsal.cpp:40]   --->   Operation 734 'sext' 'sext_ln40_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 735 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_23 = add i17 %select_ln40_23, i17 %sext_ln40_23" [lsal_first/lsal.cpp:40]   --->   Operation 735 'add' 'northwest_23' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 736 [1/1] (2.10ns)   --->   "%add_ln38_23 = add i17 %k, i17 24" [lsal_first/lsal.cpp:38]   --->   Operation 736 'add' 'add_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln38_23 = zext i17 %add_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 737 'zext' 'zext_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 738 [1/1] (0.00ns)   --->   "%database_buff_addr_25 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 738 'getelementptr' 'database_buff_addr_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 739 [2/2] (3.25ns)   --->   "%database_buff_load_24 = load i17 %database_buff_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 739 'load' 'database_buff_load_24' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 740 [1/1] (0.00ns)   --->   "%diag_array_2_87 = phi i16 %max_value_180, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 740 'phi' 'diag_array_2_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 741 [1/1] (0.00ns)   --->   "%diag_array_1_6 = phi i16 %diag_array_2_88, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 741 'phi' 'diag_array_1_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 742 [1/1] (0.00ns)   --->   "%global_max_44 = phi i32 %zext_ln43_21, void, i32 %global_max_42, void %._crit_edge19"   --->   Operation 742 'phi' 'global_max_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 743 [1/1] (2.43ns)   --->   "%icmp_ln56_22 = icmp_sgt  i17 %max_value_112, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 743 'icmp' 'icmp_ln56_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 744 [1/1] (0.80ns)   --->   "%max_value_178 = select i1 %icmp_ln56_22, i16 %trunc_ln43_22, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 744 'select' 'max_value_178' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln43_22 = zext i16 %max_value_178" [lsal_first/lsal.cpp:43]   --->   Operation 745 'zext' 'zext_ln43_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 746 [1/1] (2.47ns)   --->   "%icmp_ln68_22 = icmp_sgt  i32 %zext_ln43_22, i32 %global_max_44" [lsal_first/lsal.cpp:68]   --->   Operation 746 'icmp' 'icmp_ln68_22' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 747 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_22, void %._crit_edge21, void" [lsal_first/lsal.cpp:68]   --->   Operation 747 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_29 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln70_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_21, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 748 'bitconcatenate' 'shl_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_29 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln70_22 = or i22 %shl_ln70_21, i22 9" [lsal_first/lsal.cpp:70]   --->   Operation 749 'or' 'or_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_29 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln70_22 = zext i22 %or_ln70_22" [lsal_first/lsal.cpp:70]   --->   Operation 750 'zext' 'zext_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_29 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_22" [lsal_first/lsal.cpp:70]   --->   Operation 751 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_29 : Operation 752 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge21" [lsal_first/lsal.cpp:71]   --->   Operation 752 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 1.58>
ST_29 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln41_23 = sext i16 %diag_array_2_87" [lsal_first/lsal.cpp:41]   --->   Operation 753 'sext' 'sext_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 754 [1/1] (2.07ns)   --->   "%west_23 = add i17 %sext_ln41_23, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 754 'add' 'west_23' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 755 [1/1] (2.43ns)   --->   "%icmp_ln46_23 = icmp_sgt  i17 %northwest_23, i17 %west_22" [lsal_first/lsal.cpp:46]   --->   Operation 755 'icmp' 'icmp_ln46_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 756 [1/1] (0.78ns)   --->   "%max_value_115 = select i1 %icmp_ln46_23, i17 %northwest_23, i17 %west_22" [lsal_first/lsal.cpp:46]   --->   Operation 756 'select' 'max_value_115' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 757 [1/1] (2.43ns)   --->   "%icmp_ln51_23 = icmp_sgt  i17 %west_23, i17 %max_value_115" [lsal_first/lsal.cpp:51]   --->   Operation 757 'icmp' 'icmp_ln51_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 758 [1/1] (0.78ns)   --->   "%max_value_117 = select i1 %icmp_ln51_23, i17 %west_23, i17 %max_value_115" [lsal_first/lsal.cpp:51]   --->   Operation 758 'select' 'max_value_117' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln43_23 = trunc i17 %max_value_117" [lsal_first/lsal.cpp:43]   --->   Operation 759 'trunc' 'trunc_ln43_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 760 [1/2] (3.25ns)   --->   "%database_buff_load_24 = load i17 %database_buff_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 760 'load' 'database_buff_load_24' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_29 : Operation 761 [1/1] (1.55ns)   --->   "%icmp_ln38_24 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_24" [lsal_first/lsal.cpp:38]   --->   Operation 761 'icmp' 'icmp_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%select_ln40_24 = select i1 %icmp_ln38_24, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 762 'select' 'select_ln40_24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%sext_ln40_24 = sext i16 %diag_array_1_6" [lsal_first/lsal.cpp:40]   --->   Operation 763 'sext' 'sext_ln40_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 764 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_24 = add i17 %select_ln40_24, i17 %sext_ln40_24" [lsal_first/lsal.cpp:40]   --->   Operation 764 'add' 'northwest_24' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 765 [1/1] (2.10ns)   --->   "%add_ln38_24 = add i17 %k, i17 25" [lsal_first/lsal.cpp:38]   --->   Operation 765 'add' 'add_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln38_24 = zext i17 %add_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 766 'zext' 'zext_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 767 [1/1] (0.00ns)   --->   "%database_buff_addr_26 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 767 'getelementptr' 'database_buff_addr_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 768 [2/2] (3.25ns)   --->   "%database_buff_load_25 = load i17 %database_buff_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 768 'load' 'database_buff_load_25' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 769 [1/1] (0.00ns)   --->   "%diag_array_2_88 = phi i16 %max_value_181, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 769 'phi' 'diag_array_2_88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 770 [1/1] (0.00ns)   --->   "%diag_array_1_5 = phi i16 %diag_array_2_89, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 770 'phi' 'diag_array_1_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 771 [1/1] (0.00ns)   --->   "%global_max_46 = phi i32 %zext_ln43_22, void, i32 %global_max_44, void %._crit_edge20"   --->   Operation 771 'phi' 'global_max_46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 772 [1/1] (2.43ns)   --->   "%icmp_ln56_23 = icmp_sgt  i17 %max_value_117, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 772 'icmp' 'icmp_ln56_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 773 [1/1] (0.80ns)   --->   "%max_value_179 = select i1 %icmp_ln56_23, i16 %trunc_ln43_23, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 773 'select' 'max_value_179' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln43_23 = zext i16 %max_value_179" [lsal_first/lsal.cpp:43]   --->   Operation 774 'zext' 'zext_ln43_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 775 [1/1] (2.47ns)   --->   "%icmp_ln68_23 = icmp_sgt  i32 %zext_ln43_23, i32 %global_max_46" [lsal_first/lsal.cpp:68]   --->   Operation 775 'icmp' 'icmp_ln68_23' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 776 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_23, void %._crit_edge22, void" [lsal_first/lsal.cpp:68]   --->   Operation 776 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_30 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln70_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_22, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 777 'bitconcatenate' 'shl_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_30 : Operation 778 [1/1] (0.00ns)   --->   "%or_ln70_23 = or i22 %shl_ln70_22, i22 8" [lsal_first/lsal.cpp:70]   --->   Operation 778 'or' 'or_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_30 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln70_23 = zext i22 %or_ln70_23" [lsal_first/lsal.cpp:70]   --->   Operation 779 'zext' 'zext_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_30 : Operation 780 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_23" [lsal_first/lsal.cpp:70]   --->   Operation 780 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_30 : Operation 781 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge22" [lsal_first/lsal.cpp:71]   --->   Operation 781 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 1.58>
ST_30 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln41_24 = sext i16 %diag_array_2_88" [lsal_first/lsal.cpp:41]   --->   Operation 782 'sext' 'sext_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 783 [1/1] (2.07ns)   --->   "%west_24 = add i17 %sext_ln41_24, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 783 'add' 'west_24' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 784 [1/1] (2.43ns)   --->   "%icmp_ln46_24 = icmp_sgt  i17 %northwest_24, i17 %west_23" [lsal_first/lsal.cpp:46]   --->   Operation 784 'icmp' 'icmp_ln46_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 785 [1/1] (0.78ns)   --->   "%max_value_120 = select i1 %icmp_ln46_24, i17 %northwest_24, i17 %west_23" [lsal_first/lsal.cpp:46]   --->   Operation 785 'select' 'max_value_120' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 786 [1/1] (2.43ns)   --->   "%icmp_ln51_24 = icmp_sgt  i17 %west_24, i17 %max_value_120" [lsal_first/lsal.cpp:51]   --->   Operation 786 'icmp' 'icmp_ln51_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 787 [1/1] (0.78ns)   --->   "%max_value_122 = select i1 %icmp_ln51_24, i17 %west_24, i17 %max_value_120" [lsal_first/lsal.cpp:51]   --->   Operation 787 'select' 'max_value_122' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln43_24 = trunc i17 %max_value_122" [lsal_first/lsal.cpp:43]   --->   Operation 788 'trunc' 'trunc_ln43_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 789 [1/2] (3.25ns)   --->   "%database_buff_load_25 = load i17 %database_buff_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 789 'load' 'database_buff_load_25' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_30 : Operation 790 [1/1] (1.55ns)   --->   "%icmp_ln38_25 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_25" [lsal_first/lsal.cpp:38]   --->   Operation 790 'icmp' 'icmp_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%select_ln40_25 = select i1 %icmp_ln38_25, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 791 'select' 'select_ln40_25' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%sext_ln40_25 = sext i16 %diag_array_1_5" [lsal_first/lsal.cpp:40]   --->   Operation 792 'sext' 'sext_ln40_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 793 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_25 = add i17 %select_ln40_25, i17 %sext_ln40_25" [lsal_first/lsal.cpp:40]   --->   Operation 793 'add' 'northwest_25' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 794 [1/1] (2.10ns)   --->   "%add_ln38_25 = add i17 %k, i17 26" [lsal_first/lsal.cpp:38]   --->   Operation 794 'add' 'add_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln38_25 = zext i17 %add_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 795 'zext' 'zext_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 796 [1/1] (0.00ns)   --->   "%database_buff_addr_27 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 796 'getelementptr' 'database_buff_addr_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 797 [2/2] (3.25ns)   --->   "%database_buff_load_26 = load i17 %database_buff_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 797 'load' 'database_buff_load_26' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 798 [1/1] (0.00ns)   --->   "%diag_array_2_89 = phi i16 %max_value_182, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 798 'phi' 'diag_array_2_89' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 799 [1/1] (0.00ns)   --->   "%diag_array_1_4 = phi i16 %diag_array_2_90, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 799 'phi' 'diag_array_1_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 800 [1/1] (0.00ns)   --->   "%global_max_48 = phi i32 %zext_ln43_23, void, i32 %global_max_46, void %._crit_edge21"   --->   Operation 800 'phi' 'global_max_48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 801 [1/1] (2.43ns)   --->   "%icmp_ln56_24 = icmp_sgt  i17 %max_value_122, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 801 'icmp' 'icmp_ln56_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 802 [1/1] (0.80ns)   --->   "%max_value_180 = select i1 %icmp_ln56_24, i16 %trunc_ln43_24, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 802 'select' 'max_value_180' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln43_24 = zext i16 %max_value_180" [lsal_first/lsal.cpp:43]   --->   Operation 803 'zext' 'zext_ln43_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 804 [1/1] (2.47ns)   --->   "%icmp_ln68_24 = icmp_sgt  i32 %zext_ln43_24, i32 %global_max_48" [lsal_first/lsal.cpp:68]   --->   Operation 804 'icmp' 'icmp_ln68_24' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 805 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_24, void %._crit_edge23, void" [lsal_first/lsal.cpp:68]   --->   Operation 805 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_31 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln70_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_23, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 806 'bitconcatenate' 'shl_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_31 : Operation 807 [1/1] (0.00ns)   --->   "%or_ln70_24 = or i22 %shl_ln70_23, i22 7" [lsal_first/lsal.cpp:70]   --->   Operation 807 'or' 'or_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_31 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln70_24 = zext i22 %or_ln70_24" [lsal_first/lsal.cpp:70]   --->   Operation 808 'zext' 'zext_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_31 : Operation 809 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_24" [lsal_first/lsal.cpp:70]   --->   Operation 809 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_31 : Operation 810 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge23" [lsal_first/lsal.cpp:71]   --->   Operation 810 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 1.58>
ST_31 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln41_25 = sext i16 %diag_array_2_89" [lsal_first/lsal.cpp:41]   --->   Operation 811 'sext' 'sext_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 812 [1/1] (2.07ns)   --->   "%west_25 = add i17 %sext_ln41_25, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 812 'add' 'west_25' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 813 [1/1] (2.43ns)   --->   "%icmp_ln46_25 = icmp_sgt  i17 %northwest_25, i17 %west_24" [lsal_first/lsal.cpp:46]   --->   Operation 813 'icmp' 'icmp_ln46_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 814 [1/1] (0.78ns)   --->   "%max_value_125 = select i1 %icmp_ln46_25, i17 %northwest_25, i17 %west_24" [lsal_first/lsal.cpp:46]   --->   Operation 814 'select' 'max_value_125' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 815 [1/1] (2.43ns)   --->   "%icmp_ln51_25 = icmp_sgt  i17 %west_25, i17 %max_value_125" [lsal_first/lsal.cpp:51]   --->   Operation 815 'icmp' 'icmp_ln51_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 816 [1/1] (0.78ns)   --->   "%max_value_127 = select i1 %icmp_ln51_25, i17 %west_25, i17 %max_value_125" [lsal_first/lsal.cpp:51]   --->   Operation 816 'select' 'max_value_127' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln43_25 = trunc i17 %max_value_127" [lsal_first/lsal.cpp:43]   --->   Operation 817 'trunc' 'trunc_ln43_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 818 [1/2] (3.25ns)   --->   "%database_buff_load_26 = load i17 %database_buff_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 818 'load' 'database_buff_load_26' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_31 : Operation 819 [1/1] (1.55ns)   --->   "%icmp_ln38_26 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_26" [lsal_first/lsal.cpp:38]   --->   Operation 819 'icmp' 'icmp_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%select_ln40_26 = select i1 %icmp_ln38_26, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 820 'select' 'select_ln40_26' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%sext_ln40_26 = sext i16 %diag_array_1_4" [lsal_first/lsal.cpp:40]   --->   Operation 821 'sext' 'sext_ln40_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 822 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_26 = add i17 %select_ln40_26, i17 %sext_ln40_26" [lsal_first/lsal.cpp:40]   --->   Operation 822 'add' 'northwest_26' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 823 [1/1] (2.10ns)   --->   "%add_ln38_26 = add i17 %k, i17 27" [lsal_first/lsal.cpp:38]   --->   Operation 823 'add' 'add_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln38_26 = zext i17 %add_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 824 'zext' 'zext_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 825 [1/1] (0.00ns)   --->   "%database_buff_addr_28 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 825 'getelementptr' 'database_buff_addr_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 826 [2/2] (3.25ns)   --->   "%database_buff_load_27 = load i17 %database_buff_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 826 'load' 'database_buff_load_27' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 827 [1/1] (0.00ns)   --->   "%diag_array_2_90 = phi i16 %max_value_183, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 827 'phi' 'diag_array_2_90' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%diag_array_1_3 = phi i16 %diag_array_2_91, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 828 'phi' 'diag_array_1_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [1/1] (0.00ns)   --->   "%global_max_50 = phi i32 %zext_ln43_24, void, i32 %global_max_48, void %._crit_edge22"   --->   Operation 829 'phi' 'global_max_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 830 [1/1] (2.43ns)   --->   "%icmp_ln56_25 = icmp_sgt  i17 %max_value_127, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 830 'icmp' 'icmp_ln56_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 831 [1/1] (0.80ns)   --->   "%max_value_181 = select i1 %icmp_ln56_25, i16 %trunc_ln43_25, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 831 'select' 'max_value_181' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln43_25 = zext i16 %max_value_181" [lsal_first/lsal.cpp:43]   --->   Operation 832 'zext' 'zext_ln43_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 833 [1/1] (2.47ns)   --->   "%icmp_ln68_25 = icmp_sgt  i32 %zext_ln43_25, i32 %global_max_50" [lsal_first/lsal.cpp:68]   --->   Operation 833 'icmp' 'icmp_ln68_25' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 834 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_25, void %._crit_edge24, void" [lsal_first/lsal.cpp:68]   --->   Operation 834 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_32 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln70_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_24, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 835 'bitconcatenate' 'shl_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln70_25 = or i22 %shl_ln70_24, i22 6" [lsal_first/lsal.cpp:70]   --->   Operation 836 'or' 'or_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln70_25 = zext i22 %or_ln70_25" [lsal_first/lsal.cpp:70]   --->   Operation 837 'zext' 'zext_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_25" [lsal_first/lsal.cpp:70]   --->   Operation 838 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge24" [lsal_first/lsal.cpp:71]   --->   Operation 839 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 1.58>
ST_32 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln41_26 = sext i16 %diag_array_2_90" [lsal_first/lsal.cpp:41]   --->   Operation 840 'sext' 'sext_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 841 [1/1] (2.07ns)   --->   "%west_26 = add i17 %sext_ln41_26, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 841 'add' 'west_26' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 842 [1/1] (2.43ns)   --->   "%icmp_ln46_26 = icmp_sgt  i17 %northwest_26, i17 %west_25" [lsal_first/lsal.cpp:46]   --->   Operation 842 'icmp' 'icmp_ln46_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 843 [1/1] (0.78ns)   --->   "%max_value_130 = select i1 %icmp_ln46_26, i17 %northwest_26, i17 %west_25" [lsal_first/lsal.cpp:46]   --->   Operation 843 'select' 'max_value_130' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 844 [1/1] (2.43ns)   --->   "%icmp_ln51_26 = icmp_sgt  i17 %west_26, i17 %max_value_130" [lsal_first/lsal.cpp:51]   --->   Operation 844 'icmp' 'icmp_ln51_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 845 [1/1] (0.78ns)   --->   "%max_value_132 = select i1 %icmp_ln51_26, i17 %west_26, i17 %max_value_130" [lsal_first/lsal.cpp:51]   --->   Operation 845 'select' 'max_value_132' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln43_26 = trunc i17 %max_value_132" [lsal_first/lsal.cpp:43]   --->   Operation 846 'trunc' 'trunc_ln43_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 847 [1/2] (3.25ns)   --->   "%database_buff_load_27 = load i17 %database_buff_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 847 'load' 'database_buff_load_27' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_32 : Operation 848 [1/1] (1.55ns)   --->   "%icmp_ln38_27 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_27" [lsal_first/lsal.cpp:38]   --->   Operation 848 'icmp' 'icmp_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%select_ln40_27 = select i1 %icmp_ln38_27, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 849 'select' 'select_ln40_27' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%sext_ln40_27 = sext i16 %diag_array_1_3" [lsal_first/lsal.cpp:40]   --->   Operation 850 'sext' 'sext_ln40_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_27 = add i17 %select_ln40_27, i17 %sext_ln40_27" [lsal_first/lsal.cpp:40]   --->   Operation 851 'add' 'northwest_27' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 852 [1/1] (2.10ns)   --->   "%add_ln38_27 = add i17 %k, i17 28" [lsal_first/lsal.cpp:38]   --->   Operation 852 'add' 'add_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln38_27 = zext i17 %add_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 853 'zext' 'zext_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%database_buff_addr_29 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 854 'getelementptr' 'database_buff_addr_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 855 [2/2] (3.25ns)   --->   "%database_buff_load_28 = load i17 %database_buff_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 855 'load' 'database_buff_load_28' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 856 [1/1] (0.00ns)   --->   "%diag_array_2_91 = phi i16 %max_value_184, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 856 'phi' 'diag_array_2_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 857 [1/1] (0.00ns)   --->   "%diag_array_1_2 = phi i16 %diag_array_2_92, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 857 'phi' 'diag_array_1_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 858 [1/1] (0.00ns)   --->   "%global_max_52 = phi i32 %zext_ln43_25, void, i32 %global_max_50, void %._crit_edge23"   --->   Operation 858 'phi' 'global_max_52' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 859 [1/1] (2.43ns)   --->   "%icmp_ln56_26 = icmp_sgt  i17 %max_value_132, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 859 'icmp' 'icmp_ln56_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 860 [1/1] (0.80ns)   --->   "%max_value_182 = select i1 %icmp_ln56_26, i16 %trunc_ln43_26, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 860 'select' 'max_value_182' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln43_26 = zext i16 %max_value_182" [lsal_first/lsal.cpp:43]   --->   Operation 861 'zext' 'zext_ln43_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 862 [1/1] (2.47ns)   --->   "%icmp_ln68_26 = icmp_sgt  i32 %zext_ln43_26, i32 %global_max_52" [lsal_first/lsal.cpp:68]   --->   Operation 862 'icmp' 'icmp_ln68_26' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 863 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_26, void %._crit_edge25, void" [lsal_first/lsal.cpp:68]   --->   Operation 863 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_33 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln70_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_25, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 864 'bitconcatenate' 'shl_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_33 : Operation 865 [1/1] (0.00ns)   --->   "%or_ln70_26 = or i22 %shl_ln70_25, i22 5" [lsal_first/lsal.cpp:70]   --->   Operation 865 'or' 'or_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_33 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln70_26 = zext i22 %or_ln70_26" [lsal_first/lsal.cpp:70]   --->   Operation 866 'zext' 'zext_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_33 : Operation 867 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_26" [lsal_first/lsal.cpp:70]   --->   Operation 867 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_33 : Operation 868 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge25" [lsal_first/lsal.cpp:71]   --->   Operation 868 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 1.58>
ST_33 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln41_27 = sext i16 %diag_array_2_91" [lsal_first/lsal.cpp:41]   --->   Operation 869 'sext' 'sext_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 870 [1/1] (2.07ns)   --->   "%west_27 = add i17 %sext_ln41_27, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 870 'add' 'west_27' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 871 [1/1] (2.43ns)   --->   "%icmp_ln46_27 = icmp_sgt  i17 %northwest_27, i17 %west_26" [lsal_first/lsal.cpp:46]   --->   Operation 871 'icmp' 'icmp_ln46_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 872 [1/1] (0.78ns)   --->   "%max_value_135 = select i1 %icmp_ln46_27, i17 %northwest_27, i17 %west_26" [lsal_first/lsal.cpp:46]   --->   Operation 872 'select' 'max_value_135' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 873 [1/1] (2.43ns)   --->   "%icmp_ln51_27 = icmp_sgt  i17 %west_27, i17 %max_value_135" [lsal_first/lsal.cpp:51]   --->   Operation 873 'icmp' 'icmp_ln51_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 874 [1/1] (0.78ns)   --->   "%max_value_137 = select i1 %icmp_ln51_27, i17 %west_27, i17 %max_value_135" [lsal_first/lsal.cpp:51]   --->   Operation 874 'select' 'max_value_137' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln43_27 = trunc i17 %max_value_137" [lsal_first/lsal.cpp:43]   --->   Operation 875 'trunc' 'trunc_ln43_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 876 [1/2] (3.25ns)   --->   "%database_buff_load_28 = load i17 %database_buff_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 876 'load' 'database_buff_load_28' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_33 : Operation 877 [1/1] (1.55ns)   --->   "%icmp_ln38_28 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_28" [lsal_first/lsal.cpp:38]   --->   Operation 877 'icmp' 'icmp_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%select_ln40_28 = select i1 %icmp_ln38_28, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 878 'select' 'select_ln40_28' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%sext_ln40_28 = sext i16 %diag_array_1_2" [lsal_first/lsal.cpp:40]   --->   Operation 879 'sext' 'sext_ln40_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 880 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_28 = add i17 %select_ln40_28, i17 %sext_ln40_28" [lsal_first/lsal.cpp:40]   --->   Operation 880 'add' 'northwest_28' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 881 [1/1] (2.10ns)   --->   "%add_ln38_28 = add i17 %k, i17 29" [lsal_first/lsal.cpp:38]   --->   Operation 881 'add' 'add_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln38_28 = zext i17 %add_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 882 'zext' 'zext_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 883 [1/1] (0.00ns)   --->   "%database_buff_addr_30 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 883 'getelementptr' 'database_buff_addr_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 884 [2/2] (3.25ns)   --->   "%database_buff_load_29 = load i17 %database_buff_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 884 'load' 'database_buff_load_29' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 885 [1/1] (0.00ns)   --->   "%diag_array_2_92 = phi i16 %max_value_185, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 885 'phi' 'diag_array_2_92' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 886 [1/1] (0.00ns)   --->   "%diag_array_1_1 = phi i16 %diag_array_2_93, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 886 'phi' 'diag_array_1_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 887 [1/1] (0.00ns)   --->   "%global_max_54 = phi i32 %zext_ln43_26, void, i32 %global_max_52, void %._crit_edge24"   --->   Operation 887 'phi' 'global_max_54' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 888 [1/1] (2.43ns)   --->   "%icmp_ln56_27 = icmp_sgt  i17 %max_value_137, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 888 'icmp' 'icmp_ln56_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 889 [1/1] (0.80ns)   --->   "%max_value_183 = select i1 %icmp_ln56_27, i16 %trunc_ln43_27, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 889 'select' 'max_value_183' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln43_27 = zext i16 %max_value_183" [lsal_first/lsal.cpp:43]   --->   Operation 890 'zext' 'zext_ln43_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 891 [1/1] (2.47ns)   --->   "%icmp_ln68_27 = icmp_sgt  i32 %zext_ln43_27, i32 %global_max_54" [lsal_first/lsal.cpp:68]   --->   Operation 891 'icmp' 'icmp_ln68_27' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 892 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_27, void %._crit_edge26, void" [lsal_first/lsal.cpp:68]   --->   Operation 892 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_34 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln70_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_26, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 893 'bitconcatenate' 'shl_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_34 : Operation 894 [1/1] (0.00ns)   --->   "%or_ln70_27 = or i22 %shl_ln70_26, i22 4" [lsal_first/lsal.cpp:70]   --->   Operation 894 'or' 'or_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_34 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln70_27 = zext i22 %or_ln70_27" [lsal_first/lsal.cpp:70]   --->   Operation 895 'zext' 'zext_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_34 : Operation 896 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_27" [lsal_first/lsal.cpp:70]   --->   Operation 896 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_34 : Operation 897 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge26" [lsal_first/lsal.cpp:71]   --->   Operation 897 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 1.58>
ST_34 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln41_28 = sext i16 %diag_array_2_92" [lsal_first/lsal.cpp:41]   --->   Operation 898 'sext' 'sext_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 899 [1/1] (2.07ns)   --->   "%west_28 = add i17 %sext_ln41_28, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 899 'add' 'west_28' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 900 [1/1] (2.43ns)   --->   "%icmp_ln46_28 = icmp_sgt  i17 %northwest_28, i17 %west_27" [lsal_first/lsal.cpp:46]   --->   Operation 900 'icmp' 'icmp_ln46_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 901 [1/1] (0.78ns)   --->   "%max_value_140 = select i1 %icmp_ln46_28, i17 %northwest_28, i17 %west_27" [lsal_first/lsal.cpp:46]   --->   Operation 901 'select' 'max_value_140' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 902 [1/1] (2.43ns)   --->   "%icmp_ln51_28 = icmp_sgt  i17 %west_28, i17 %max_value_140" [lsal_first/lsal.cpp:51]   --->   Operation 902 'icmp' 'icmp_ln51_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 903 [1/1] (0.78ns)   --->   "%max_value_142 = select i1 %icmp_ln51_28, i17 %west_28, i17 %max_value_140" [lsal_first/lsal.cpp:51]   --->   Operation 903 'select' 'max_value_142' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln43_28 = trunc i17 %max_value_142" [lsal_first/lsal.cpp:43]   --->   Operation 904 'trunc' 'trunc_ln43_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 905 [1/2] (3.25ns)   --->   "%database_buff_load_29 = load i17 %database_buff_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 905 'load' 'database_buff_load_29' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_34 : Operation 906 [1/1] (1.55ns)   --->   "%icmp_ln38_29 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_29" [lsal_first/lsal.cpp:38]   --->   Operation 906 'icmp' 'icmp_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%select_ln40_29 = select i1 %icmp_ln38_29, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 907 'select' 'select_ln40_29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%sext_ln40_29 = sext i16 %diag_array_1_1" [lsal_first/lsal.cpp:40]   --->   Operation 908 'sext' 'sext_ln40_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 909 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_29 = add i17 %select_ln40_29, i17 %sext_ln40_29" [lsal_first/lsal.cpp:40]   --->   Operation 909 'add' 'northwest_29' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 910 [1/1] (2.10ns)   --->   "%add_ln38_29 = add i17 %k, i17 30" [lsal_first/lsal.cpp:38]   --->   Operation 910 'add' 'add_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln38_29 = zext i17 %add_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 911 'zext' 'zext_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 912 [1/1] (0.00ns)   --->   "%database_buff_addr_31 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 912 'getelementptr' 'database_buff_addr_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 913 [2/2] (3.25ns)   --->   "%database_buff_load_30 = load i17 %database_buff_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 913 'load' 'database_buff_load_30' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_34 : Operation 914 [1/1] (2.10ns)   --->   "%add_ln38_30 = add i17 %k, i17 31" [lsal_first/lsal.cpp:38]   --->   Operation 914 'add' 'add_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 915 [1/1] (0.00ns)   --->   "%diag_array_2_93 = phi i16 %diag_array_3, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 915 'phi' 'diag_array_2_93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 916 [1/1] (0.00ns)   --->   "%diag_array_1 = phi i16 %diag_array_2_94, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 916 'phi' 'diag_array_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 917 [1/1] (0.00ns)   --->   "%global_max_56 = phi i32 %zext_ln43_27, void, i32 %global_max_54, void %._crit_edge25"   --->   Operation 917 'phi' 'global_max_56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 918 [1/1] (2.43ns)   --->   "%icmp_ln56_28 = icmp_sgt  i17 %max_value_142, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 918 'icmp' 'icmp_ln56_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 919 [1/1] (0.80ns)   --->   "%max_value_184 = select i1 %icmp_ln56_28, i16 %trunc_ln43_28, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 919 'select' 'max_value_184' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln43_28 = zext i16 %max_value_184" [lsal_first/lsal.cpp:43]   --->   Operation 920 'zext' 'zext_ln43_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 921 [1/1] (2.47ns)   --->   "%icmp_ln68_28 = icmp_sgt  i32 %zext_ln43_28, i32 %global_max_56" [lsal_first/lsal.cpp:68]   --->   Operation 921 'icmp' 'icmp_ln68_28' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 922 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_28, void %._crit_edge27, void" [lsal_first/lsal.cpp:68]   --->   Operation 922 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_35 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln70_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_27, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 923 'bitconcatenate' 'shl_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_35 : Operation 924 [1/1] (0.00ns)   --->   "%or_ln70_28 = or i22 %shl_ln70_27, i22 3" [lsal_first/lsal.cpp:70]   --->   Operation 924 'or' 'or_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_35 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln70_28 = zext i22 %or_ln70_28" [lsal_first/lsal.cpp:70]   --->   Operation 925 'zext' 'zext_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_35 : Operation 926 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_28" [lsal_first/lsal.cpp:70]   --->   Operation 926 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_35 : Operation 927 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge27" [lsal_first/lsal.cpp:71]   --->   Operation 927 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 1.58>
ST_35 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln41_29 = sext i16 %diag_array_2_93" [lsal_first/lsal.cpp:41]   --->   Operation 928 'sext' 'sext_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 929 [1/1] (2.07ns)   --->   "%west_29 = add i17 %sext_ln41_29, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 929 'add' 'west_29' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 930 [1/1] (2.43ns)   --->   "%icmp_ln46_29 = icmp_sgt  i17 %northwest_29, i17 %west_28" [lsal_first/lsal.cpp:46]   --->   Operation 930 'icmp' 'icmp_ln46_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 931 [1/1] (0.78ns)   --->   "%max_value_145 = select i1 %icmp_ln46_29, i17 %northwest_29, i17 %west_28" [lsal_first/lsal.cpp:46]   --->   Operation 931 'select' 'max_value_145' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 932 [1/1] (2.43ns)   --->   "%icmp_ln51_29 = icmp_sgt  i17 %west_29, i17 %max_value_145" [lsal_first/lsal.cpp:51]   --->   Operation 932 'icmp' 'icmp_ln51_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 933 [1/1] (0.78ns)   --->   "%max_value_147 = select i1 %icmp_ln51_29, i17 %west_29, i17 %max_value_145" [lsal_first/lsal.cpp:51]   --->   Operation 933 'select' 'max_value_147' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln43_29 = trunc i17 %max_value_147" [lsal_first/lsal.cpp:43]   --->   Operation 934 'trunc' 'trunc_ln43_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 935 [1/2] (3.25ns)   --->   "%database_buff_load_30 = load i17 %database_buff_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 935 'load' 'database_buff_load_30' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_35 : Operation 936 [1/1] (1.55ns)   --->   "%icmp_ln38_30 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_30" [lsal_first/lsal.cpp:38]   --->   Operation 936 'icmp' 'icmp_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%select_ln40_30 = select i1 %icmp_ln38_30, i18 2, i18 262143" [lsal_first/lsal.cpp:40]   --->   Operation 937 'select' 'select_ln40_30' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%zext_ln40 = zext i16 %diag_array_1" [lsal_first/lsal.cpp:40]   --->   Operation 938 'zext' 'zext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 939 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_30 = add i18 %select_ln40_30, i18 %zext_ln40" [lsal_first/lsal.cpp:40]   --->   Operation 939 'add' 'northwest_30' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln38_30 = zext i17 %add_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 940 'zext' 'zext_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 941 [1/1] (0.00ns)   --->   "%database_buff_addr_32 = getelementptr i8 %database_buff, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 941 'getelementptr' 'database_buff_addr_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 942 [2/2] (3.25ns)   --->   "%database_buff_load_31 = load i17 %database_buff_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 942 'load' 'database_buff_load_31' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 943 [1/1] (0.00ns)   --->   "%diag_array_2_94 = phi i16 %max_value_187, void %._crit_edge30, i16 0, void %memcpy-split.preheader"   --->   Operation 943 'phi' 'diag_array_2_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 944 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567"   --->   Operation 944 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 945 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split2, void" [lsal_first/lsal.cpp:34]   --->   Operation 945 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 946 [1/1] (0.00ns)   --->   "%global_max_58 = phi i32 %zext_ln43_28, void, i32 %global_max_56, void %._crit_edge26"   --->   Operation 946 'phi' 'global_max_58' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln41_30 = sext i17 %west_29" [lsal_first/lsal.cpp:41]   --->   Operation 947 'sext' 'sext_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 948 [1/1] (2.43ns)   --->   "%icmp_ln56_29 = icmp_sgt  i17 %max_value_147, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 948 'icmp' 'icmp_ln56_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 949 [1/1] (0.80ns)   --->   "%max_value_185 = select i1 %icmp_ln56_29, i16 %trunc_ln43_29, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 949 'select' 'max_value_185' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln43_29 = zext i16 %max_value_185" [lsal_first/lsal.cpp:43]   --->   Operation 950 'zext' 'zext_ln43_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 951 [1/1] (2.47ns)   --->   "%icmp_ln68_29 = icmp_sgt  i32 %zext_ln43_29, i32 %global_max_58" [lsal_first/lsal.cpp:68]   --->   Operation 951 'icmp' 'icmp_ln68_29' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 952 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_29, void %._crit_edge28, void" [lsal_first/lsal.cpp:68]   --->   Operation 952 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_36 : Operation 953 [1/1] (0.00ns)   --->   "%shl_ln70_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_28, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 953 'bitconcatenate' 'shl_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_36 : Operation 954 [1/1] (0.00ns)   --->   "%or_ln70_29 = or i22 %shl_ln70_28, i22 2" [lsal_first/lsal.cpp:70]   --->   Operation 954 'or' 'or_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_36 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln70_29 = zext i22 %or_ln70_29" [lsal_first/lsal.cpp:70]   --->   Operation 955 'zext' 'zext_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_36 : Operation 956 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_29" [lsal_first/lsal.cpp:70]   --->   Operation 956 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_36 : Operation 957 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge28" [lsal_first/lsal.cpp:71]   --->   Operation 957 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 1.58>
ST_36 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i16 %diag_array_2_94" [lsal_first/lsal.cpp:41]   --->   Operation 958 'zext' 'zext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 959 [1/1] (2.07ns)   --->   "%west_30 = add i17 %zext_ln41, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 959 'add' 'west_30' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln41_31 = sext i17 %west_30" [lsal_first/lsal.cpp:41]   --->   Operation 960 'sext' 'sext_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 961 [1/1] (2.43ns)   --->   "%icmp_ln46_30 = icmp_sgt  i18 %northwest_30, i18 %sext_ln41_30" [lsal_first/lsal.cpp:46]   --->   Operation 961 'icmp' 'icmp_ln46_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 962 [1/1] (0.75ns)   --->   "%max_value_150 = select i1 %icmp_ln46_30, i18 %northwest_30, i18 %sext_ln41_30" [lsal_first/lsal.cpp:46]   --->   Operation 962 'select' 'max_value_150' <Predicate = (!icmp_ln34)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 963 [1/1] (2.43ns)   --->   "%icmp_ln51_30 = icmp_sgt  i18 %sext_ln41_31, i18 %max_value_150" [lsal_first/lsal.cpp:51]   --->   Operation 963 'icmp' 'icmp_ln51_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 964 [1/1] (0.75ns)   --->   "%max_value_152 = select i1 %icmp_ln51_30, i18 %sext_ln41_31, i18 %max_value_150" [lsal_first/lsal.cpp:51]   --->   Operation 964 'select' 'max_value_152' <Predicate = (!icmp_ln34)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln43_30 = trunc i18 %max_value_152" [lsal_first/lsal.cpp:43]   --->   Operation 965 'trunc' 'trunc_ln43_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 966 [1/2] (3.25ns)   --->   "%database_buff_load_31 = load i17 %database_buff_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 966 'load' 'database_buff_load_31' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 65598> <RAM>
ST_36 : Operation 967 [1/1] (1.55ns)   --->   "%icmp_ln38_31 = icmp_eq  i8 %querry_buff, i8 %database_buff_load_31" [lsal_first/lsal.cpp:38]   --->   Operation 967 'icmp' 'icmp_ln38_31' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.27>
ST_37 : Operation 968 [1/1] (0.00ns)   --->   "%global_max_60 = phi i32 %zext_ln43_29, void, i32 %global_max_58, void %._crit_edge27"   --->   Operation 968 'phi' 'global_max_60' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 969 [1/1] (2.43ns)   --->   "%icmp_ln56_30 = icmp_sgt  i18 %max_value_152, i18 0" [lsal_first/lsal.cpp:56]   --->   Operation 969 'icmp' 'icmp_ln56_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 970 [1/1] (0.78ns)   --->   "%max_value_186 = select i1 %icmp_ln56_30, i17 %trunc_ln43_30, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 970 'select' 'max_value_186' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln43_30 = zext i17 %max_value_186" [lsal_first/lsal.cpp:43]   --->   Operation 971 'zext' 'zext_ln43_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 972 [1/1] (0.00ns)   --->   "%diag_array_3 = trunc i17 %max_value_186" [lsal_first/lsal.cpp:64]   --->   Operation 972 'trunc' 'diag_array_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 973 [1/1] (2.47ns)   --->   "%icmp_ln68_30 = icmp_sgt  i32 %zext_ln43_30, i32 %global_max_60" [lsal_first/lsal.cpp:68]   --->   Operation 973 'icmp' 'icmp_ln68_30' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 974 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_30, void %._crit_edge29, void" [lsal_first/lsal.cpp:68]   --->   Operation 974 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_37 : Operation 975 [1/1] (0.00ns)   --->   "%shl_ln70_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_29, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 975 'bitconcatenate' 'shl_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_37 : Operation 976 [1/1] (0.00ns)   --->   "%or_ln70_30 = or i22 %shl_ln70_29, i22 1" [lsal_first/lsal.cpp:70]   --->   Operation 976 'or' 'or_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_37 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln70_30 = zext i22 %or_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 977 'zext' 'zext_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_37 : Operation 978 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 978 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_37 : Operation 979 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge29" [lsal_first/lsal.cpp:71]   --->   Operation 979 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 1.58>
ST_37 : Operation 980 [1/1] (0.98ns)   --->   "%select_ln43 = select i1 %icmp_ln38_31, i17 2, i17 131071" [lsal_first/lsal.cpp:43]   --->   Operation 980 'select' 'select_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 981 [1/1] (2.43ns)   --->   "%icmp_ln46_31 = icmp_sgt  i17 %select_ln43, i17 %west_30" [lsal_first/lsal.cpp:46]   --->   Operation 981 'icmp' 'icmp_ln46_31' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 982 [1/1] (0.78ns)   --->   "%max_value_155 = select i1 %icmp_ln46_31, i17 %select_ln43, i17 %west_30" [lsal_first/lsal.cpp:46]   --->   Operation 982 'select' 'max_value_155' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln43_31 = trunc i17 %max_value_155" [lsal_first/lsal.cpp:43]   --->   Operation 983 'trunc' 'trunc_ln43_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 984 [1/1] (0.00ns)   --->   "%global_max_62 = phi i32 %zext_ln43_30, void, i32 %global_max_60, void %._crit_edge28"   --->   Operation 984 'phi' 'global_max_62' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 985 [1/1] (2.43ns)   --->   "%icmp_ln56_31 = icmp_slt  i17 %max_value_155, i17 1" [lsal_first/lsal.cpp:56]   --->   Operation 985 'icmp' 'icmp_ln56_31' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 986 [1/1] (0.80ns)   --->   "%max_value_187 = select i1 %icmp_ln56_31, i16 0, i16 %trunc_ln43_31" [lsal_first/lsal.cpp:64]   --->   Operation 986 'select' 'max_value_187' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %max_value_187" [lsal_first/lsal.cpp:56]   --->   Operation 987 'zext' 'zext_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node direction)   --->   "%select_ln56 = select i1 %icmp_ln56_31, i2 0, i2 2" [lsal_first/lsal.cpp:56]   --->   Operation 988 'select' 'select_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node direction)   --->   "%or_ln56 = or i1 %icmp_ln56_31, i1 %icmp_ln46_31" [lsal_first/lsal.cpp:56]   --->   Operation 989 'or' 'or_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 990 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction = select i1 %or_ln56, i2 %select_ln56, i2 1" [lsal_first/lsal.cpp:56]   --->   Operation 990 'select' 'direction' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %direction" [lsal_first/lsal.cpp:44]   --->   Operation 991 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 992 [1/1] (2.47ns)   --->   "%icmp_ln68_31 = icmp_sgt  i32 %zext_ln56, i32 %global_max_62" [lsal_first/lsal.cpp:68]   --->   Operation 992 'icmp' 'icmp_ln68_31' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 993 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_31, void %._crit_edge30, void" [lsal_first/lsal.cpp:68]   --->   Operation 993 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_38 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln70_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_30, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 994 'bitconcatenate' 'shl_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln70_31 = zext i22 %shl_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 995 'zext' 'zext_ln70_31' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_38 : Operation 996 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_31" [lsal_first/lsal.cpp:70]   --->   Operation 996 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_38 : Operation 997 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge30" [lsal_first/lsal.cpp:71]   --->   Operation 997 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 1.58>
ST_38 : Operation 998 [1/1] (0.00ns)   --->   "%global_max_64 = phi i32 %zext_ln56, void, i32 %global_max_62, void %._crit_edge29"   --->   Operation 998 'phi' 'global_max_64' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %direction_matrix, i16 %zext_ln44" [lsal_first/lsal.cpp:81]   --->   Operation 999 'write' 'write_ln81' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split"   --->   Operation 1000 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 39 <SV = 36> <Delay = 0.00>
ST_39 : Operation 1001 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [lsal_first/lsal.cpp:85]   --->   Operation 1001 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index') with incoming values : ('empty') [19]  (1.59 ns)

 <State 2>: 5.69ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty') [19]  (0 ns)
	'getelementptr' operation ('database_buff_addr') [27]  (0 ns)
	'store' operation ('store_ln0') of variable 'database_read' on array 'database_buff', lsal_first/lsal.cpp:22 [28]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', lsal_first/lsal.cpp:70) with incoming values : ('add_ln38', lsal_first/lsal.cpp:38) [33]  (1.59 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', lsal_first/lsal.cpp:70) with incoming values : ('add_ln38', lsal_first/lsal.cpp:38) [33]  (0 ns)
	'getelementptr' operation ('database_buff_addr_1', lsal_first/lsal.cpp:38) [106]  (0 ns)
	'load' operation ('database_buff_load', lsal_first/lsal.cpp:38) on array 'database_buff', lsal_first/lsal.cpp:22 [107]  (3.25 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'load' operation ('database_buff_load', lsal_first/lsal.cpp:38) on array 'database_buff', lsal_first/lsal.cpp:22 [107]  (3.25 ns)
	'icmp' operation ('icmp_ln38', lsal_first/lsal.cpp:38) [108]  (1.55 ns)
	'select' operation ('select_ln40', lsal_first/lsal.cpp:40) [111]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [113]  (2.08 ns)

 <State 6>: 6.88ns
The critical path consists of the following:
	'load' operation ('database_buff_load_1', lsal_first/lsal.cpp:38) on array 'database_buff', lsal_first/lsal.cpp:22 [136]  (3.25 ns)
	'icmp' operation ('icmp_ln38_1', lsal_first/lsal.cpp:38) [137]  (1.55 ns)
	'select' operation ('select_ln40_1', lsal_first/lsal.cpp:40) [138]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [140]  (2.08 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56', lsal_first/lsal.cpp:56) [121]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [122]  (0.805 ns)
	'icmp' operation ('icmp_ln68', lsal_first/lsal.cpp:68) [124]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [133]  (1.59 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_1', lsal_first/lsal.cpp:56) [148]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [149]  (0.805 ns)
	'icmp' operation ('icmp_ln68_1', lsal_first/lsal.cpp:68) [151]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [160]  (1.59 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_2', lsal_first/lsal.cpp:56) [176]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [177]  (0.805 ns)
	'icmp' operation ('icmp_ln68_2', lsal_first/lsal.cpp:68) [179]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [188]  (1.59 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_3', lsal_first/lsal.cpp:56) [204]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [205]  (0.805 ns)
	'icmp' operation ('icmp_ln68_3', lsal_first/lsal.cpp:68) [207]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [216]  (1.59 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_4', lsal_first/lsal.cpp:56) [232]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [233]  (0.805 ns)
	'icmp' operation ('icmp_ln68_4', lsal_first/lsal.cpp:68) [235]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [244]  (1.59 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_5', lsal_first/lsal.cpp:56) [260]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [261]  (0.805 ns)
	'icmp' operation ('icmp_ln68_5', lsal_first/lsal.cpp:68) [263]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [272]  (1.59 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_6', lsal_first/lsal.cpp:56) [288]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [289]  (0.805 ns)
	'icmp' operation ('icmp_ln68_6', lsal_first/lsal.cpp:68) [291]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [300]  (1.59 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_7', lsal_first/lsal.cpp:56) [316]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [317]  (0.805 ns)
	'icmp' operation ('icmp_ln68_7', lsal_first/lsal.cpp:68) [319]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [328]  (1.59 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_8', lsal_first/lsal.cpp:56) [344]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [345]  (0.805 ns)
	'icmp' operation ('icmp_ln68_8', lsal_first/lsal.cpp:68) [347]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [356]  (1.59 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_9', lsal_first/lsal.cpp:56) [372]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [373]  (0.805 ns)
	'icmp' operation ('icmp_ln68_9', lsal_first/lsal.cpp:68) [375]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [384]  (1.59 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_10', lsal_first/lsal.cpp:56) [400]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [401]  (0.805 ns)
	'icmp' operation ('icmp_ln68_10', lsal_first/lsal.cpp:68) [403]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [412]  (1.59 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_11', lsal_first/lsal.cpp:56) [428]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [429]  (0.805 ns)
	'icmp' operation ('icmp_ln68_11', lsal_first/lsal.cpp:68) [431]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [440]  (1.59 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_12', lsal_first/lsal.cpp:56) [456]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [457]  (0.805 ns)
	'icmp' operation ('icmp_ln68_12', lsal_first/lsal.cpp:68) [459]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [468]  (1.59 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_13', lsal_first/lsal.cpp:56) [484]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [485]  (0.805 ns)
	'icmp' operation ('icmp_ln68_13', lsal_first/lsal.cpp:68) [487]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [496]  (1.59 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_14', lsal_first/lsal.cpp:56) [512]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [513]  (0.805 ns)
	'icmp' operation ('icmp_ln68_14', lsal_first/lsal.cpp:68) [515]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [524]  (1.59 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_15', lsal_first/lsal.cpp:56) [540]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [541]  (0.805 ns)
	'icmp' operation ('icmp_ln68_15', lsal_first/lsal.cpp:68) [543]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [552]  (1.59 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_16', lsal_first/lsal.cpp:56) [568]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [569]  (0.805 ns)
	'icmp' operation ('icmp_ln68_16', lsal_first/lsal.cpp:68) [571]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [580]  (1.59 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_17', lsal_first/lsal.cpp:56) [596]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [597]  (0.805 ns)
	'icmp' operation ('icmp_ln68_17', lsal_first/lsal.cpp:68) [599]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [608]  (1.59 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_18', lsal_first/lsal.cpp:56) [624]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [625]  (0.805 ns)
	'icmp' operation ('icmp_ln68_18', lsal_first/lsal.cpp:68) [627]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [636]  (1.59 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_19', lsal_first/lsal.cpp:56) [652]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [653]  (0.805 ns)
	'icmp' operation ('icmp_ln68_19', lsal_first/lsal.cpp:68) [655]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [664]  (1.59 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_20', lsal_first/lsal.cpp:56) [680]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [681]  (0.805 ns)
	'icmp' operation ('icmp_ln68_20', lsal_first/lsal.cpp:68) [683]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [692]  (1.59 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_21', lsal_first/lsal.cpp:56) [708]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [709]  (0.805 ns)
	'icmp' operation ('icmp_ln68_21', lsal_first/lsal.cpp:68) [711]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [720]  (1.59 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_22', lsal_first/lsal.cpp:56) [736]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [737]  (0.805 ns)
	'icmp' operation ('icmp_ln68_22', lsal_first/lsal.cpp:68) [739]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [748]  (1.59 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_23', lsal_first/lsal.cpp:56) [764]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [765]  (0.805 ns)
	'icmp' operation ('icmp_ln68_23', lsal_first/lsal.cpp:68) [767]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [776]  (1.59 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_24', lsal_first/lsal.cpp:56) [792]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [793]  (0.805 ns)
	'icmp' operation ('icmp_ln68_24', lsal_first/lsal.cpp:68) [795]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [804]  (1.59 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_25', lsal_first/lsal.cpp:56) [820]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [821]  (0.805 ns)
	'icmp' operation ('icmp_ln68_25', lsal_first/lsal.cpp:68) [823]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [832]  (1.59 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_26', lsal_first/lsal.cpp:56) [848]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [849]  (0.805 ns)
	'icmp' operation ('icmp_ln68_26', lsal_first/lsal.cpp:68) [851]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [860]  (1.59 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_27', lsal_first/lsal.cpp:56) [876]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [877]  (0.805 ns)
	'icmp' operation ('icmp_ln68_27', lsal_first/lsal.cpp:68) [879]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [888]  (1.59 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_28', lsal_first/lsal.cpp:56) [904]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [905]  (0.805 ns)
	'icmp' operation ('icmp_ln68_28', lsal_first/lsal.cpp:68) [907]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [916]  (1.59 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_29', lsal_first/lsal.cpp:56) [933]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [934]  (0.805 ns)
	'icmp' operation ('icmp_ln68_29', lsal_first/lsal.cpp:68) [936]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [945]  (1.59 ns)

 <State 37>: 7.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_30', lsal_first/lsal.cpp:56) [962]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:56) [963]  (0.781 ns)
	'icmp' operation ('icmp_ln68_30', lsal_first/lsal.cpp:68) [966]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [975]  (1.59 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_31', lsal_first/lsal.cpp:56) [985]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [986]  (0.805 ns)
	'icmp' operation ('icmp_ln68_31', lsal_first/lsal.cpp:68) [992]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1000]  (1.59 ns)
	'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1000]  (0 ns)

 <State 39>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
