{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523641615996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523641616012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 12:46:55 2018 " "Processing started: Fri Apr 13 12:46:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523641616012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641616012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641616012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523641616951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523641616951 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(128) " "Verilog HDL information at matrix_ctrl.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523641637843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523641637843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/muxx41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/muxx41.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX41 " "Found entity 1: MUXX41" {  } { { "rtl/vehiculos/MUXX41.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MUXX41.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/vehiculos/SC_VEL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/vehiculos/CONTROL_RANAS.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/states/states.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/states/states.v" { { "Info" "ISGN_ENTITY_NAME" "1 states " "Found entity 1: states" {  } { { "rtl/states/states.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/states/states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/max7219_ctrl/univ_shift_reg.v " "Can't analyze file -- file rtl/max7219_ctrl/univ_shift_reg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523641637896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/max7219_ctrl/shift_reg_start_done.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/imagen/PINTAR_DATA_DEMUX.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/imagen/imagen.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/vehiculos/MENU_PRINCIPAL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rebote/rebote.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rebote/rebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 rebote " "Found entity 1: rebote" {  } { { "rtl/rebote/rebote.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rebote/rebote.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/rana/rana.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/rana.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "system_tb.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system_tb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_conf.v 0 0 " "Found 0 design units, including 0 entities, in source file system_conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/imagen/PINTAR_MATRIZ.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523641637975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(22) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(22): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(33) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(33): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637975 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(34) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(34): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523641637990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523641638059 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6..4\] system.v(49) " "Output port \"LED\[6..4\]\" at system.v(49) has no driver" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523641638059 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "system.v" "matrix_ctrl_unit_0" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523641638059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(66) " "Verilog HDL assignment warning at matrix_ctrl.v(66): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(67) " "Verilog HDL assignment warning at matrix_ctrl.v(67): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_ctrl.v(234) " "Verilog HDL assignment warning at matrix_ctrl.v(234): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr matrix_ctrl.v(128) " "Verilog HDL Always Construct warning at matrix_ctrl.v(128): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(251) " "Verilog HDL assignment warning at matrix_ctrl.v(251): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[0\]\" at matrix_ctrl.v(128)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[1\]\" at matrix_ctrl.v(128)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641638075 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523641638128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(68) " "Verilog HDL assignment warning at shift_reg_start_done.v(68): truncated value with size 32 to match size of target (16)" {  } { { "rtl/max7219_ctrl/shift_reg_start_done.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/shift_reg_start_done.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523641638128 "|system|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"imagen:imagen_1\"" {  } { { "system.v" "imagen_1" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523641638159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523641639147 "|system|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523641639147 "|system|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "system.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523641639147 "|system|LED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523641639147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523641639278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523641639799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/git/frogger_excercise/system.map.smsg " "Generated suppressed messages file C:/Users/Felipe/git/frogger_excercise/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641640137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523641640585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523641640585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523641641501 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523641641501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523641641501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523641641501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523641641571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 12:47:21 2018 " "Processing ended: Fri Apr 13 12:47:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523641641571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523641641571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523641641571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523641641571 ""}
