{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@153:167@HdlStmProcess", "  end else if (crc12_on && eomb) begin\n    crc12_rdy <= 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (eomb) begin\n    crc12_calculated_prev <= crc12_calculated;\n  end\nend\n\nassign event_crc12_mismatch = crc12_rdy && eomb && (crc12_calculated_prev != crc12_received);\n\nassign err_cnt_rst = reset || ctrl_err_statistics_reset;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane_64b.v@159:169", "  if (eomb) begin\n    crc12_calculated_prev <= crc12_calculated;\n  end\nend\n\nassign event_crc12_mismatch = crc12_rdy && eomb && (crc12_calculated_prev != crc12_received);\n\nassign err_cnt_rst = reset || ctrl_err_statistics_reset;\n\nerror_monitor #(\n  .EVENT_WIDTH(4),\n"]], "Diff Content": {"Delete": [[158, "always @(posedge clk) begin\n"], [159, "  if (eomb) begin\n"], [160, "    crc12_calculated_prev <= crc12_calculated;\n"], [162, "end\n"]], "Add": [[160, "  reg crc12_rdy = 'b0;\n"], [160, "  always @(posedge clk) begin\n"], [160, "    if (reset == 1'b1) begin\n"], [160, "      crc12_rdy <= 1'b0;\n"], [160, "    end else if (crc12_on && eomb) begin\n"], [160, "      crc12_rdy <= 1'b1;\n"], [160, "    end\n"]]}}