library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity signextender is
   port
   (
      clk : in std_logic;

      rst : in std_logic := '0';
		
		en : in std_logic := '1';
      
      d : in std_logic_vector(WIDTH-1 downto 0);

      q : out std_logic_vector(WIDTH-1 downto 0) := (others => '0')
   );
end entity reg;
 
architecture flip of reg is

begin
   process (isSigned, d) is
   begin
      q<=;
   end process;
end architecture flip;