{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588829883100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588829883108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 22:38:02 2020 " "Processing started: Wed May 06 22:38:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588829883108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829883108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleComputer -c SingleCycleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleComputer -c SingleCycleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829883108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588829884252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588829884252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecomputer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecomputer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleComputer " "Found entity 1: SingleCycleComputer" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829903808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829903808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/2808v/documents/engr303/labs/lab14/instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/2808v/documents/engr303/labs/lab14/instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory/InstructionMemory.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/InstructionMemory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829903818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829903818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleComputer " "Elaborating entity \"SingleCycleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588829904010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/instructiondecoder/instructiondecoder.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/instructiondecoder/instructiondecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "instructiondecoder.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/instructiondecoder/instructiondecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:inst5 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:inst5\"" {  } { { "SingleCycleComputer.bdf" "inst5" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { 56 528 704 136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst324 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst324\"" {  } { { "SingleCycleComputer.bdf" "inst324" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { 56 288 480 136 "inst324" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/programcounter8bit/programcounter8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/programcounter8bit/programcounter8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter8Bit " "Found entity 1: ProgramCounter8Bit" {  } { { "programcounter8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/programcounter8bit/programcounter8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter8Bit ProgramCounter8Bit:inst2 " "Elaborating entity \"ProgramCounter8Bit\" for hierarchy \"ProgramCounter8Bit:inst2\"" {  } { { "SingleCycleComputer.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { 56 64 264 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ProgramCounter8Bit:inst2\|Mux4to1:inst7 " "Elaborating entity \"Mux4to1\" for hierarchy \"ProgramCounter8Bit:inst2\|Mux4to1:inst7\"" {  } { { "programcounter8bit.bdf" "inst7" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/programcounter8bit/programcounter8bit.bdf" { { 192 400 496 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/extend/extend.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/extend/extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "extend.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:inst7 " "Elaborating entity \"Extend\" for hierarchy \"Extend:inst7\"" {  } { { "SingleCycleComputer.bdf" "inst7" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -32 72 232 48 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/registerfile/registerfile.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/registerfile/registerfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerfile.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst22 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst22\"" {  } { { "SingleCycleComputer.bdf" "inst22" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -512 64 224 -320 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux4to1_8bit/mux4to1_8bit.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux4to1_8bit/mux4to1_8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8Bit " "Found entity 1: Mux4to1_8Bit" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(7) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(7): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(8) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(8): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(9) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(9): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(10) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(10): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(11) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(11): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(12) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(12): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(13) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(13): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux4to1_8bit.v(14) " "Verilog HDL Instantiation warning at mux4to1_8bit.v(14): instance has no name" {  } { { "mux4to1_8bit.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux4to1_8bit/mux4to1_8bit.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1588829904446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8Bit RegisterFile:inst22\|Mux4to1_8Bit:inst1 " "Elaborating entity \"Mux4to1_8Bit\" for hierarchy \"RegisterFile:inst22\|Mux4to1_8Bit:inst1\"" {  } { { "registerfile.bdf" "inst1" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 344 384 552 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/genreg8bit/genreg8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/genreg8bit/genreg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GenReg8Bit " "Found entity 1: GenReg8Bit" {  } { { "genreg8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/genreg8bit/genreg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenReg8Bit RegisterFile:inst22\|GenReg8Bit:inst2 " "Elaborating entity \"GenReg8Bit\" for hierarchy \"RegisterFile:inst22\|GenReg8Bit:inst2\"" {  } { { "registerfile.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 64 152 288 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/decoder2to4/decoder2to4.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/decoder2to4/decoder2to4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/decoder2to4/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 RegisterFile:inst22\|Decoder2to4:inst6 " "Elaborating entity \"Decoder2to4\" for hierarchy \"RegisterFile:inst22\|Decoder2to4:inst6\"" {  } { { "registerfile.bdf" "inst6" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/registerfile/registerfile.bdf" { { 192 -136 -40 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux2to1_8bit/mux2to1_8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux2to1_8bit/mux2to1_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_8bit " "Found entity 1: Mux2to1_8bit" {  } { { "mux2to1_8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1_8bit/mux2to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_8bit Mux2to1_8bit:inst25 " "Elaborating entity \"Mux2to1_8bit\" for hierarchy \"Mux2to1_8bit:inst25\"" {  } { { "SingleCycleComputer.bdf" "inst25" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -520 616 712 -368 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/mux2to1/mux2to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/mux2to1/mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1_8bit:inst25\|Mux2to1:inst " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1_8bit:inst25\|Mux2to1:inst\"" {  } { { "mux2to1_8bit.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/mux2to1_8bit/mux2to1_8bit.bdf" { { -160 264 360 -64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/functionunit/functionunit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/functionunit/functionunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnit " "Found entity 1: FunctionUnit" {  } { { "functionunit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctionUnit FunctionUnit:inst24 " "Elaborating entity \"FunctionUnit\" for hierarchy \"FunctionUnit:inst24\"" {  } { { "SingleCycleComputer.bdf" "inst24" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -480 440 576 -352 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/alustage/alustage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/alustage/alustage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUStage " "Found entity 1: ALUStage" {  } { { "alustage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829904935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829904935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUStage FunctionUnit:inst24\|ALUStage:inst2 " "Elaborating entity \"ALUStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\"" {  } { { "functionunit.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 56 360 496 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829904946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/arithstage/arithstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/arithstage/arithstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithStage " "Found entity 1: ArithStage" {  } { { "arithstage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/arithstage/arithstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithStage FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst " "Elaborating entity \"ArithStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\"" {  } { { "alustage.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { { -80 288 424 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/fulladder/fulladder.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28 " "Elaborating entity \"FullAdder\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28\"" {  } { { "arithstage.bdf" "inst28" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/arithstage/arithstage.bdf" { { 936 528 624 1032 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/logicstage/logicstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/logicstage/logicstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicStage " "Found entity 1: LogicStage" {  } { { "logicstage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/logicstage/logicstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicStage FunctionUnit:inst24\|ALUStage:inst2\|LogicStage:inst2 " "Elaborating entity \"LogicStage\" for hierarchy \"FunctionUnit:inst24\|ALUStage:inst2\|LogicStage:inst2\"" {  } { { "alustage.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/alustage/alustage.bdf" { { 64 288 424 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/zerodetect/zerodetect.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/zerodetect/zerodetect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "zerodetect.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/zerodetect/zerodetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect FunctionUnit:inst24\|ZeroDetect:inst " "Elaborating entity \"ZeroDetect\" for hierarchy \"FunctionUnit:inst24\|ZeroDetect:inst\"" {  } { { "functionunit.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 328 288 424 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/shifter8bit/shifter8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/shifter8bit/shifter8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter8bit " "Found entity 1: Shifter8bit" {  } { { "shifter8bit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/shifter8bit/shifter8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter8bit FunctionUnit:inst24\|Shifter8bit:inst4 " "Elaborating entity \"Shifter8bit\" for hierarchy \"FunctionUnit:inst24\|Shifter8bit:inst4\"" {  } { { "functionunit.bdf" "inst4" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/functionunit/functionunit.bdf" { { 56 584 712 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/zerofill/zerofill.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/zerofill/zerofill.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFill " "Found entity 1: ZeroFill" {  } { { "zerofill.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/zerofill/zerofill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFill ZeroFill:inst10 " "Elaborating entity \"ZeroFill\" for hierarchy \"ZeroFill:inst10\"" {  } { { "SingleCycleComputer.bdf" "inst10" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -224 232 376 -128 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/branchcontrol/branchcontrol.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/branchcontrol/branchcontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "branchcontrol.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/branchcontrol/branchcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl BranchControl:inst6 " "Elaborating entity \"BranchControl\" for hierarchy \"BranchControl:inst6\"" {  } { { "SingleCycleComputer.bdf" "inst6" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -104 384 528 32 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab14/sevenseg/sevenseg.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab14/sevenseg/sevenseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "sevenseg.v" "" { Text "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/sevenseg/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588829905679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588829905679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:inst27 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:inst27\"" {  } { { "SingleCycleComputer.bdf" "inst27" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { -752 48 128 -600 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829905683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[9\] GND " "Pin \"IR\[9\]\" is stuck at GND" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { 248 64 240 264 "IR\[15..0\]" "" } { -88 200 344 -71 "IR\[8..6\]" "" } { 32 344 512 49 "IR\[15..0\]" "" } { -192 200 224 -112 "IR\[2..0\]" "" } { -128 224 344 -111 "IR\[2..0\]" "" } { -144 192 225 -112 "IR\[2..0\]" "" } { -72 320 344 48 "IR\[15..0\]" "" } { -112 320 344 -72 "IR\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588829907141 "|SingleCycleComputer|IR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[8\] GND " "Pin \"IR\[8\]\" is stuck at GND" {  } { { "SingleCycleComputer.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/SingleCycleComputer.bdf" { { 248 64 240 264 "IR\[15..0\]" "" } { -88 200 344 -71 "IR\[8..6\]" "" } { 32 344 512 49 "IR\[15..0\]" "" } { -192 200 224 -112 "IR\[2..0\]" "" } { -128 224 344 -111 "IR\[2..0\]" "" } { -144 192 225 -112 "IR\[2..0\]" "" } { -72 320 344 48 "IR\[15..0\]" "" } { -112 320 344 -72 "IR\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588829907141 "|SingleCycleComputer|IR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588829907141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588829907282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588829910545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829910545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588829910796 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588829910796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588829910796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588829910796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588829910861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 22:38:30 2020 " "Processing ended: Wed May 06 22:38:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588829910861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588829910861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588829910861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829910861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588829912655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588829912664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 22:38:31 2020 " "Processing started: Wed May 06 22:38:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588829912664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588829912664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleComputer -c SingleCycleComputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleComputer -c SingleCycleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588829912664 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588829912953 ""}
{ "Info" "0" "" "Project  = SingleCycleComputer" {  } {  } 0 0 "Project  = SingleCycleComputer" 0 0 "Fitter" 0 0 1588829912954 ""}
{ "Info" "0" "" "Revision = SingleCycleComputer" {  } {  } 0 0 "Revision = SingleCycleComputer" 0 0 "Fitter" 0 0 1588829912954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588829913187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588829913188 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleComputer 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"SingleCycleComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588829913206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588829913277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588829913277 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588829914073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588829914116 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588829914657 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "117 117 " "No exact pin location assignment(s) for 117 pins of 117 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588829915021 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1588829928219 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 40 global CLKCTRL_G10 " "Clock~inputCLKENA0 with 40 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1588829929817 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1588829929817 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588829929817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588829929822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588829929823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588829929826 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588829929827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588829929827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588829929827 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleComputer.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleComputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588829931299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588829931300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588829931304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588829931304 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588829931305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588829931332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588829931332 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588829931332 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588829931435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588829944367 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1588829945125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588829950893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588829961516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588829966675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588829966676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588829969677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588829983506 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588829983506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588829990418 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588829990418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588829990422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588829993231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588829993316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588829994737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588829994737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588829997590 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588830005202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/output_files/SingleCycleComputer.fit.smsg " "Generated suppressed messages file C:/Users/2808V/Documents/ENGR303/Labs/Lab14/SingleCycleComputer/output_files/SingleCycleComputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588830005821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6437 " "Peak virtual memory: 6437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588830007401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 22:40:07 2020 " "Processing ended: Wed May 06 22:40:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588830007401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588830007401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588830007401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588830007401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588830008904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588830008913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 22:40:08 2020 " "Processing started: Wed May 06 22:40:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588830008913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588830008913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleComputer -c SingleCycleComputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycleComputer -c SingleCycleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588830008913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588830010426 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588830021377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588830022101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 22:40:22 2020 " "Processing ended: Wed May 06 22:40:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588830022101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588830022101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588830022101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588830022101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588830022798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588830023830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588830023840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 22:40:23 2020 " "Processing started: Wed May 06 22:40:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588830023840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588830023840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycleComputer -c SingleCycleComputer " "Command: quartus_sta SingleCycleComputer -c SingleCycleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588830023840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588830024138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588830025662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588830025662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830025733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830025733 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleComputer.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleComputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588830026685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830026686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588830026687 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588830026687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588830026690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588830026690 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588830026692 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588830026717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588830026795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588830026795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.669 " "Worst-case setup slack is -6.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.669            -291.703 Clock  " "   -6.669            -291.703 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830026807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.128 " "Worst-case hold slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 Clock  " "    1.128               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830026821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830026833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830026845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -53.413 Clock  " "   -0.724             -53.413 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830026858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830026858 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588830026894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588830026950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588830030674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588830030904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588830030920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588830030920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.625 " "Worst-case setup slack is -6.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.625            -285.970 Clock  " "   -6.625            -285.970 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830030929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.075 " "Worst-case hold slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 Clock  " "    1.075               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830030941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830030941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830030951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830030990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830031001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830031001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -53.312 Clock  " "   -0.724             -53.312 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830031001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830031001 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588830031021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588830031402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588830033459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588830033607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588830033609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588830033609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.419 " "Worst-case setup slack is -2.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.419            -102.695 Clock  " "   -2.419            -102.695 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830033619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 Clock  " "    0.456               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830033665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830033674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830033687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -4.156 Clock  " "   -0.091              -4.156 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830033695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830033695 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588830033734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588830033989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588830033992 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588830033992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.103 " "Worst-case setup slack is -2.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103             -88.824 Clock  " "   -2.103             -88.824 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830034021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.414 " "Worst-case hold slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 Clock  " "    0.414               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830034033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830034043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588830034092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -4.211 Clock  " "   -0.090              -4.211 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588830034102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588830034102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588830037887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588830037896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5175 " "Peak virtual memory: 5175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588830038273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 22:40:38 2020 " "Processing ended: Wed May 06 22:40:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588830038273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588830038273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588830038273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588830038273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588830039224 ""}
