USE work.my_pkg.ALL;
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_textio.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE std.textio.ALL;
USE IEEE.numeric_std.ALL;

ENTITY memory_access IS
    PORT (
        clk : IN STD_LOGIC;
        ram : IN memory_array(0 TO 20)(15 DOWNTO 0);
        we : IN STD_LOGIC;
        re : IN STD_LOGIC;
        address : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
        datain : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
        dataout : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END ENTITY;

ARCHITECTURE arch_memory_access OF memory_access IS
    SIGNAL temp : memory_array(0 TO 20)(15 DOWNTO 0);
BEGIN
    temp <= ram;
    PROCESS ((clk)) IS
    BEGIN
        IF clk'event AND clk = '1' THEN
            IF we = '1' THEN
                temp(to_integer(unsigned(address))) <= datain;

            ELSIF re = '1' THEN
                dataout <= ram(to_integer(unsigned(address)));
            END IF;
        END IF;
    END PROCESS;
END ARCHITECTURE;