------------------------------------------------------------------------------------
---- Company: 
---- Engineer: 
---- 
---- Create Date: 10/06/2025 01:59:49 PM
---- Design Name: 
---- Module Name: debouncer - Behavioral
---- Project Name: 
---- Target Devices: 
---- Tool Versions: 
---- Description: 
---- 
---- Dependencies: 
---- 
---- Revision:
------ Revision 0.01 - File Created
------ Additional Comments:
------ 
--------------------------------------------------------------------------------------


----library IEEE;
----use IEEE.STD_LOGIC_1164.ALL;
----use IEEE.NUMERIC_STD.ALL; 

----entity debouncer is
----port ( 
----    a : in std_logic; 
----    clk : in std_logic; 
----    q : out std_logic
----    );
----end debouncer;

----architecture Behavioral of debouncer is

----    signal s1, s2 : std_logic := '0'; 
----    signal counter 
----begin
----    process(clk) begin 
----        if rising_edge(clk) then 
            

--end Behavioral;
