5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd do_while2.vcd -o do_while2.cdd -v do_while2.v
3 0 $root $root NA 0 0
3 0 main main do_while2.v 1 25
2 1 8 70007 2 1 c 0 0 b
2 2 8 30003 0 1 400 0 0 a
2 3 8 30007 2 37 e 1 2
2 4 10 d000d 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 5 10 90009 14 1 1c 0 0 a
2 6 10 9000d 14 6 20298 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 10 50005 0 1 400 0 0 a
2 8 10 5000d 14 37 2a 6 7
2 9 11 130014 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 10 11 f000f 2 1 c 0 0 b
2 11 11 f0014 2 6 20288 9 10 32 2 aa aa aa aa aa aa aa aa
2 12 11 a000a 14 1 8 0 0 a
2 13 11 a0015 14 d 2020c 11 12 1 2 2
2 14 11 30017 14 42 600e 13 0
2 15 6 90009 3 1 c 0 0 b
2 16 6 90009 0 2a 20000 0 0 1 2 2
2 17 6 90009 6 29 2100a 15 16 1 2 2
1 a 0 3 83000b 32 1 ffaa 6aa aa aa aa aa aa aa
1 b 0 4 3000b 32 1 4aa 6aa aa aa aa aa aa aa
4 14 8 17
4 8 14 14
4 3 8 8
4 17 3 0
