ROM.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.gen/sources_1/ip/ROM/sim/ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
