// Seed: 2633653783
module module_0 #(
    parameter id_3 = 32'd96
) (
    output wire id_0,
    output tri  id_1
);
  logic _id_3;
  assign module_1.id_6 = 0;
  wire [id_3 : 1] id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri1 id_11
);
  logic [-1 'h0 : -1] id_13 = 1'h0;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  wire id_14;
endmodule
