#ifndef __C50S_DDR_INIT__
#define __C50S_DDR_INIT__

#define MLU580_A6_MEMG_CHANNEL_COUNT					(6)
#define MLU580_A5_MEMG_CHANNEL_COUNT					(5)
#define MLU580_A3_MEMG_CHANNEL_COUNT					(3)
#define MLU580_VERIFICTION_PLAT_MEMG_CHANNEL_COUNT	(1)
#define MLU580_MEMG_BITMAP							(0x3f)
#define MLU580_MEMG_NUM_MAX							(MLU580_A6_MEMG_CHANNEL_COUNT)

/* shuffle register */
#define MLU580_SYSCTRL_BASE               (0x280000)
#define MLU580_SYSCTRL_NOC_DATA_CTL       (MLU580_SYSCTRL_BASE + 0x08)
#define MLU580_SYSCTRL_ADDRESS_MAP        (MLU580_SYSCTRL_BASE + 0x0c)
#define MLU580_SYSCTRL_MEM_CAPACITY       (MLU580_SYSCTRL_BASE + 0x10)

#define MLU580_SYSCTRL_MEMG_CAPACITY_OFF			(0)
#define MLU580_SYSCTRL_SHUFFLE_OFF					(8)
#define MLU580_SYSCTRL_INTERLEAVING_SIZE_OFF		(16)
#define MLU580_SYSCTRL_LLC_INTERLEAVING_MODE_OFF	(20)
#define MLU580_SYSCTRL_LLC_INTERLEAVING_SIZE_OFF	(24)
#define MLU580_SYSCTRL_LLC_SHUFFLE_OFF				(28)

#define MLU580_SYSCTRL_SHUFFLE_MASK					(0x1)
#define MLU580_SYSCTRL_INTERLEAVING_SIZE_MASK		(0x3)
#define MLU580_SYSCTRL_LLC_INTERLEAVING_MODE_MASK	(0x3)
#define MLU580_SYSCTRL_LLC_INTERLEAVING_SIZE_MASK	(0x3)
#define MLU580_SYSCTRL_LLC_SHUFFLE_MASK				(0x1)

#define	MLU580_MEMG_RESETN_MASK						(0x10001)
/*
 *NOTE:
 *Top hbm id		0	1	2	3	4	5
 *Addrdec hbm id	0	2	1	4	3	5
 */
#define	MLU580_MEMG0_TOP_RESETN_BASE					(0x2A0400 + 0x4)
#define	MLU580_MEMG1_TOP_RESETN_BASE					(0x2A0400 + 0xc)
#define	MLU580_MEMG2_TOP_RESETN_BASE					(0x2A0400 + 0x14)
#define	MLU580_MEMG3_TOP_RESETN_BASE					(0x2A0400 + 0x1c)
#define	MLU580_MEMG4_TOP_RESETN_BASE					(0x2A0400 + 0x24)
#define	MLU580_MEMG5_TOP_RESETN_BASE					(0x2A0400 + 0x2c)

#define	MLU580_MEMG0_DEC_RESETN_BASE					(MLU580_MEMG0_TOP_RESETN_BASE)
#define	MLU580_MEMG1_DEC_RESETN_BASE					(MLU580_MEMG2_TOP_RESETN_BASE)
#define	MLU580_MEMG2_DEC_RESETN_BASE					(MLU580_MEMG1_TOP_RESETN_BASE)
#define	MLU580_MEMG3_DEC_RESETN_BASE					(MLU580_MEMG4_TOP_RESETN_BASE)
#define	MLU580_MEMG4_DEC_RESETN_BASE					(MLU580_MEMG3_TOP_RESETN_BASE)
#define	MLU580_MEMG5_DEC_RESETN_BASE					(MLU580_MEMG5_TOP_RESETN_BASE)
#define	MLU580_MEM_RESETN_OFF						(0x4)

#define	MLU580_LLCG_CNT								(12)
#define	MLU580_LLC_SYS_RESETN_OFF					(0x4)
#define	MLU580_LLCG_RESETN_MASK						(0x10001)
#define	MLU580_LLCG0_RESETN_BASE					(0x2A0400 + 0xa8)
#define	MLU580_LLCG1_RESETN_BASE					(0x2A0400 + 0xb0)
#define	MLU580_LLCG2_RESETN_BASE					(0x2A0400 + 0xb8)
#define	MLU580_LLCG3_RESETN_BASE					(0x2A0400 + 0xc0)
#define	MLU580_LLCG4_RESETN_BASE					(0x2A0400 + 0xc8)
#define	MLU580_LLCG5_RESETN_BASE					(0x2A0400 + 0xd0)
#define	MLU580_LLCG6_RESETN_BASE					(0x2A0400 + 0xd8)
#define	MLU580_LLCG7_RESETN_BASE					(0x2A0400 + 0xe0)
#define	MLU580_LLCG8_RESETN_BASE					(0x2A0400 + 0xe8)
#define	MLU580_LLCG9_RESETN_BASE					(0x2A0400 + 0xf0)
#define	MLU580_LLCG10_RESETN_BASE					(0x2A0400 + 0xf8)
#define	MLU580_LLCG11_RESETN_BASE					(0x2A0400 + 0x100)

#define	MLU580_LLC_GROUP0_0_BASE						(0x0AC0000)
#define	MLU580_LLC_GROUP0_1_BASE						(0x0AE0000)
#define	MLU580_LLC_GROUP1_0_BASE						(0x0CC0000)
#define	MLU580_LLC_GROUP1_1_BASE						(0x0CE0000)
#define	MLU580_LLC_GROUP2_0_BASE						(0x0B00000)
#define	MLU580_LLC_GROUP2_1_BASE						(0x0B80000)
#define	MLU580_LLC_GROUP3_0_BASE						(0x0D00000)
#define	MLU580_LLC_GROUP3_1_BASE						(0x0D80000)
#define	MLU580_LLC_GROUP4_0_BASE						(0x10C0000)
#define	MLU580_LLC_GROUP4_1_BASE						(0x10E0000)
#define	MLU580_LLC_GROUP5_0_BASE						(0x1100000)
#define	MLU580_LLC_GROUP5_1_BASE						(0x1180000)
#define	MLU580_LLC_GROUP6_0_BASE						(0x12C0000)
#define	MLU580_LLC_GROUP6_1_BASE						(0x12E0000)
#define	MLU580_LLC_GROUP7_0_BASE						(0x1300000)
#define	MLU580_LLC_GROUP7_1_BASE						(0x1380000)
#define	MLU580_LLC_GROUP8_0_BASE						(0x16C0000)
#define	MLU580_LLC_GROUP8_1_BASE						(0x16E0000)
#define	MLU580_LLC_GROUP9_0_BASE						(0x18C0000)
#define	MLU580_LLC_GROUP9_1_BASE						(0x18E0000)
#define	MLU580_LLC_GROUP10_0_BASE						(0x1700000)
#define	MLU580_LLC_GROUP10_1_BASE						(0x1780000)
#define	MLU580_LLC_GROUP11_0_BASE						(0x1900000)
#define	MLU580_LLC_GROUP11_1_BASE						(0x1980000)

/*NOC DATA MIDDLE*/
#define NOC_DATA_MIDDLE2_RD0	0xE00000
#define NOC_DATA_MIDDLE21_RD0	0xE00080
#define NOC_DATA_MIDDLE2_RD1	0xE10000
#define NOC_DATA_MIDDLE21_RD1	0xE10080
#define NOC_DATA_MIDDLE3_RD0	0x1000000
#define NOC_DATA_MIDDLE3_RD1	0x1010000
#define NOC_DATA_MIDDLE4_RD0	0x1200000
#define NOC_DATA_MIDDLE4_RD1	0x1210000
#define NOC_DATA_MIDDLE5_RD0	0x1400000
#define NOC_DATA_MIDDLE51_RD0	0x1400080
#define NOC_DATA_MIDDLE5_RD1	0x1410000
#define NOC_DATA_MIDDLE51_RD1	0x1410080

#define NOC_DATA_IPUBAR00_RD0	0xE20000
#define NOC_DATA_IPUBAR2_RD0	0xE20080
#define NOC_DATA_IPUBAR00_RD1	0xE20180
#define NOC_DATA_IPUBAR2_RD1	0xE20200
#define NOC_DATA_IPUBAR01_RD0	0x1020000
#define NOC_DATA_IPUBAR01_RD1	0x1020080
#define NOC_DATA_IPUBAR1_RD0	0x1420000
#define NOC_DATA_IPUBAR31_RD0	0x1420080
#define NOC_DATA_IPUBAR1_RD1	0x1420100
#define NOC_DATA_IPUBAR31_RD1	0x1420180
#define NOC_DATA_IPUBAR30_RD0	0x1220000
#define NOC_DATA_IPUBAR30_RD1	0x1220080

#define NOC_VC_NUM_TABLE0_OFF	  0x34
#define NOC_VC_NUM_TABLE1_OFF	  0x38

/* NOC RD OUTSTANDING: each cluster has two read port */
#define	MLU580_NOC_DATA_BAR31_RD	0x2650000
#define	MLU580_IPUBAR31_IPU3_1_M0	(MLU580_NOC_DATA_BAR31_RD + 0x80 + 0xC)
#define	MLU580_IPUBAR31_IPU5_1_M0	(MLU580_NOC_DATA_BAR31_RD + 0x100 + 0xC)
#define	MLU580_IPUBAR31_IPU3_1_M1	(MLU580_NOC_DATA_BAR31_RD + 0x180 + 0xC)
#define	MLU580_IPUBAR31_IPU5_1_M1	(MLU580_NOC_DATA_BAR31_RD + 0x200 + 0xC)

#define	MLU580_NOC_DATA_BAR30_RD	0x2440000
#define	MLU580_IPUBAR30_IPU3_0_M0	(MLU580_NOC_DATA_BAR30_RD + 0x80 + 0xC)
#define	MLU580_IPUBAR30_IPU5_0_M0	(MLU580_NOC_DATA_BAR30_RD + 0x100 + 0xC)
#define	MLU580_IPUBAR30_IPU3_0_M1	(MLU580_NOC_DATA_BAR30_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR30_IPU5_0_M1	(MLU580_NOC_DATA_BAR30_RD + 0x180 + 0xC)

#define	MLU580_NOC_DATA_BAR21_RD	0x2240000
#define	MLU580_IPUBAR21_IPU1_1_M0	(MLU580_NOC_DATA_BAR21_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR21_IPU1_1_M1	(MLU580_NOC_DATA_BAR21_RD + 0x80 + 0xC)

#define	MLU580_NOC_DATA_BAR20_RD	0x2030000
#define	MLU580_IPUBAR20_IPU1_0_M0	(MLU580_NOC_DATA_BAR20_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR20_IPU1_0_M1	(MLU580_NOC_DATA_BAR20_RD + 0x80 + 0xC)

#define	MLU580_NOC_DATA_BAR00_RD	0x210000
#define	MLU580_IPUBAR00_IPU0_1_M1	(MLU580_NOC_DATA_BAR31_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR00_IPU2_1_M1	(MLU580_NOC_DATA_BAR31_RD + 0x80 + 0xC)
#define	MLU580_IPUBAR00_IPU0_1_M0	(MLU580_NOC_DATA_BAR31_RD + 0x200 + 0xC)
#define	MLU580_IPUBAR00_IPU2_1_M0	(MLU580_NOC_DATA_BAR31_RD + 0x280 + 0xC)

#define	MLU580_NOC_DATA_BAR01_RD	0x1A50000
#define	MLU580_IPUBAR01_IPU0_0_M1	(MLU580_NOC_DATA_BAR31_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR01_IPU0_0_M0	(MLU580_NOC_DATA_BAR31_RD + 0x80 + 0xC)
#define	MLU580_IPUBAR01_IPU2_0_M0	(MLU580_NOC_DATA_BAR31_RD + 0x100 + 0xC)
#define	MLU580_IPUBAR01_IPU2_0_M1	(MLU580_NOC_DATA_BAR31_RD + 0x180 + 0xC)

#define	MLU580_NOC_DATA_BAR10_RD	0x1C40000
#define	MLU580_IPUBAR10_IPU4_1_M1	(MLU580_NOC_DATA_BAR10_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR10_IPU4_1_M0	(MLU580_NOC_DATA_BAR10_RD + 0x80 + 0xC)

#define	MLU580_NOC_DATA_BAR11_RD	0x1E30000
#define	MLU580_IPUBAR11_IPU4_0_M0	(MLU580_NOC_DATA_BAR11_RD + 0x0 + 0xC)
#define	MLU580_IPUBAR11_IPU4_0_M1	(MLU580_NOC_DATA_BAR11_RD + 0x80 + 0xC)

#define MLU580_NOC_DATA_CLUSTER_RD_OUTSTANDING_VALUE (128U)

enum MEMG_CAPACITY_SIZE {
	MEMG_CAPACITY_SIZE_2G = 0,
	MEMG_CAPACITY_SIZE_4G,
	MEMG_CAPACITY_SIZE_8G,
	MEMG_CAPACITY_SIZE_16G,
};

#endif
