-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config8_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer6_out_dout : IN STD_LOGIC_VECTOR (399 downto 0);
    layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    layer6_out_empty_n : IN STD_LOGIC;
    layer6_out_read : OUT STD_LOGIC;
    layer8_out_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    layer8_out_full_n : IN STD_LOGIC;
    layer8_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_AE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101110";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100001";
    constant ap_const_lv32_F9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111001";
    constant ap_const_lv32_FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111010";
    constant ap_const_lv32_112 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010010";
    constant ap_const_lv32_113 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010011";
    constant ap_const_lv32_12B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101011";
    constant ap_const_lv32_12C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101100";
    constant ap_const_lv32_144 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000100";
    constant ap_const_lv32_145 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000101";
    constant ap_const_lv32_15D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011101";
    constant ap_const_lv32_15E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011110";
    constant ap_const_lv32_176 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110110";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv27_1000 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_const_lv27_2000 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv15_6000 : STD_LOGIC_VECTOR (14 downto 0) := "110000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln476_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer6_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln486_fu_186_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln486_reg_4260 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_s_reg_4265 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_15_reg_4270 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_16_reg_4275 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_17_reg_4280 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_18_reg_4285 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_19_reg_4290 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_20_reg_4295 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_21_reg_4300 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_22_reg_4305 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_23_reg_4310 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_24_reg_4315 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_25_reg_4320 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_26_reg_4325 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_27_reg_4330 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_28_reg_4335 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln491_fu_405_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_reg_4340 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_81_reg_4347 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_reg_4356 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_4361 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_13_fu_502_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_13_reg_4367 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_87_reg_4374 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_6_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_6_reg_4383 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_4388 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_15_fu_599_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_15_reg_4394 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_93_reg_4401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_7_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_7_reg_4410 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4415 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_17_fu_696_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_17_reg_4421 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_99_reg_4428 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_8_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_8_reg_4437 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_4442 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_19_fu_793_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_19_reg_4448 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_105_reg_4455 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_9_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_9_reg_4464 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_4469 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_21_fu_890_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_21_reg_4475 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_111_reg_4482 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_10_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_10_reg_4491 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_reg_4496 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_23_fu_987_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_23_reg_4502 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_117_reg_4509 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_11_fu_1005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_11_reg_4518 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_reg_4523 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_25_fu_1084_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_25_reg_4529 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_123_reg_4536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_12_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_12_reg_4545 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_4550 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_27_fu_1181_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_27_reg_4556 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_129_reg_4563 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_13_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_13_reg_4572 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_reg_4577 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_29_fu_1278_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_29_reg_4583 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_135_reg_4590 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_14_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_14_reg_4599 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_reg_4604 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_31_fu_1375_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_31_reg_4610 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_141_reg_4617 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_15_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_15_reg_4626 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_reg_4631 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_33_fu_1472_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_33_reg_4637 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_147_reg_4644 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_16_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_16_reg_4653 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_reg_4658 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_35_fu_1569_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_35_reg_4664 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_153_reg_4671 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_17_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_17_reg_4680 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_4685 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_37_fu_1666_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_37_reg_4691 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_159_reg_4698 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_18_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_18_reg_4707 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_reg_4712 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_39_fu_1763_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_39_reg_4718 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_165_reg_4725 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_19_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_19_reg_4734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_reg_4739 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln491_41_fu_1860_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln491_41_reg_4745 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_171_reg_4752 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_20_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln491_20_reg_4761 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_reg_4766 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_144 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal i_4_fu_175_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_340_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_fu_347_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_fu_351_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_fu_377_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_fu_385_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_12_fu_389_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln2_fu_397_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_16_fu_419_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln_fu_437_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_6_fu_444_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_6_fu_448_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_6_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_6_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_13_fu_474_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_17_fu_482_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_14_fu_486_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_s_fu_494_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_18_fu_516_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_s_fu_534_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_7_fu_541_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_7_fu_545_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_7_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_7_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_15_fu_571_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_19_fu_579_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_16_fu_583_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_5_fu_591_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_20_fu_613_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_4_fu_631_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_8_fu_638_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_8_fu_642_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_8_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_8_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_17_fu_668_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_21_fu_676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_18_fu_680_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_6_fu_688_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_23_fu_710_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_5_fu_728_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_9_fu_735_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_9_fu_739_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_9_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_9_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_19_fu_765_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_24_fu_773_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_20_fu_777_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_7_fu_785_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_26_fu_807_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_6_fu_825_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_10_fu_832_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_10_fu_836_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_10_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_10_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_21_fu_862_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_27_fu_870_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_22_fu_874_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_8_fu_882_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_29_fu_904_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_7_fu_922_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_11_fu_929_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_11_fu_933_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_11_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_11_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_23_fu_959_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_30_fu_967_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_24_fu_971_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_9_fu_979_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_32_fu_1001_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_8_fu_1019_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_12_fu_1026_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_12_fu_1030_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_12_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_1042_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_12_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_25_fu_1056_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_33_fu_1064_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_26_fu_1068_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_1_fu_1076_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_35_fu_1098_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_9_fu_1116_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_13_fu_1123_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_13_fu_1127_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_13_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_13_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_27_fu_1153_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_36_fu_1161_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_28_fu_1165_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_2_fu_1173_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_38_fu_1195_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_1_fu_1213_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_14_fu_1220_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_14_fu_1224_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_14_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_fu_1236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_14_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_29_fu_1250_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_46_fu_1258_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_30_fu_1262_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_3_fu_1270_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_47_fu_1292_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_2_fu_1310_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_15_fu_1317_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_15_fu_1321_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_15_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_fu_1333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_15_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_31_fu_1347_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_48_fu_1355_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_32_fu_1359_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_4_fu_1367_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_49_fu_1389_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_3_fu_1407_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_16_fu_1414_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_16_fu_1418_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_16_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_fu_1430_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_16_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_33_fu_1444_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_50_fu_1452_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_34_fu_1456_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_10_fu_1464_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_51_fu_1486_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_10_fu_1504_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_17_fu_1511_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_17_fu_1515_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_17_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_fu_1527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_17_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_35_fu_1541_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_52_fu_1549_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_36_fu_1553_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_11_fu_1561_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_53_fu_1583_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_11_fu_1601_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_18_fu_1608_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_18_fu_1612_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_18_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_1624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_18_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_37_fu_1638_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_54_fu_1646_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_38_fu_1650_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_12_fu_1658_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_55_fu_1680_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_12_fu_1698_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_19_fu_1705_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_19_fu_1709_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_19_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_1721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_19_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_39_fu_1735_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_56_fu_1743_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_40_fu_1747_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_13_fu_1755_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_57_fu_1777_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln486_13_fu_1795_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln486_20_fu_1802_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sigmoid_20_fu_1806_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln487_20_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_fu_1818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_20_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln487_41_fu_1832_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln491_58_fu_1840_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln487_42_fu_1844_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln491_14_fu_1852_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln491_59_fu_1874_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_82_fu_1901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_1908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_1892_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_fu_1926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_12_fu_1930_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_1936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_36_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_30_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_30_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_37_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_38_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_31_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_39_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_31_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_33_fu_1999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_32_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_32_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_40_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_33_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_fu_2015_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_2046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_34_fu_2060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_2053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_34_fu_2065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_s_fu_2037_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_6_fu_2071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_14_fu_2075_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_2081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_42_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_41_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_35_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_35_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_43_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_44_fu_2121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_36_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_45_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_36_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_38_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_37_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_37_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_46_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_38_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_13_fu_2160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_2191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_39_fu_2205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_2198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_39_fu_2210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_15_fu_2182_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_7_fu_2216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_16_fu_2220_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_97_fu_2226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_48_fu_2240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_47_fu_2234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_40_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_40_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_49_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_50_fu_2266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_41_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_51_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_41_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_43_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_42_fu_2294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_42_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_52_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_43_fu_2313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_15_fu_2305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_2336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_44_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2343_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_44_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_22_fu_2327_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_8_fu_2361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_18_fu_2365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_2371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_54_fu_2385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_53_fu_2379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_45_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_45_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_55_fu_2406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_56_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_46_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_57_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_46_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_48_fu_2434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_47_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_47_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_58_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_48_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_17_fu_2450_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_2481_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_49_fu_2495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_2488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_49_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_25_fu_2472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_9_fu_2506_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_20_fu_2510_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_2516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_60_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_59_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_50_fu_2541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_50_fu_2535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_61_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_62_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_51_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_63_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_51_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_53_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_52_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_52_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_64_fu_2590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_53_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_19_fu_2595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2626_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_54_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_2633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_54_fu_2645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_28_fu_2617_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_10_fu_2651_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_22_fu_2655_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_2661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_66_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_65_fu_2669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_55_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_55_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_67_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_68_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_56_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_69_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_56_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_58_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_57_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_57_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_70_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_58_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_21_fu_2740_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_2771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_59_fu_2785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_2778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_59_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_31_fu_2762_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_11_fu_2796_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_24_fu_2800_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_2806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_72_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_71_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_60_fu_2831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_60_fu_2825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_73_fu_2841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_74_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_61_fu_2852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_75_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_61_fu_2836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_63_fu_2869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_62_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_62_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_76_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_63_fu_2893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_23_fu_2885_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_2916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_64_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_2923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_64_fu_2935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_34_fu_2907_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_12_fu_2941_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_26_fu_2945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_2951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_78_fu_2965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_77_fu_2959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_65_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_65_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_79_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_80_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_66_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_81_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_66_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_68_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_67_fu_3019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_67_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_82_fu_3025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_68_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_25_fu_3030_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_3061_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_69_fu_3075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_fu_3068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_69_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_37_fu_3052_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_13_fu_3086_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_28_fu_3090_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_3096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_84_fu_3110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_83_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_70_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_70_fu_3115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_85_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_86_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_71_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_87_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_71_fu_3126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_73_fu_3159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_72_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_72_fu_3153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_88_fu_3170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_73_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_27_fu_3175_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_3206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_74_fu_3220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_3213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_74_fu_3225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_39_fu_3197_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_14_fu_3231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_30_fu_3235_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_3241_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_90_fu_3255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_89_fu_3249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_75_fu_3266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_75_fu_3260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_91_fu_3276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_92_fu_3281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_76_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_93_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_76_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_78_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_77_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_77_fu_3298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_94_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_78_fu_3328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_29_fu_3320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_3351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_79_fu_3365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_fu_3358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_79_fu_3370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_40_fu_3342_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_15_fu_3376_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_32_fu_3380_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_3386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_96_fu_3400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_95_fu_3394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_80_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_80_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_97_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_98_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_81_fu_3432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_99_fu_3438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_81_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_83_fu_3449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_82_fu_3454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_82_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_100_fu_3460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_83_fu_3473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_31_fu_3465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_3496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_84_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_3503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_84_fu_3515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_41_fu_3487_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_16_fu_3521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_34_fu_3525_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_3531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_102_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_101_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_85_fu_3556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_85_fu_3550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_103_fu_3566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_104_fu_3571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_86_fu_3577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_105_fu_3583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_86_fu_3561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_88_fu_3594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_87_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_87_fu_3588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_106_fu_3605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_88_fu_3618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_33_fu_3610_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_154_fu_3641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_89_fu_3655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_fu_3648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_89_fu_3660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_42_fu_3632_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_17_fu_3666_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_36_fu_3670_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_3676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_108_fu_3690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_107_fu_3684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_90_fu_3701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_90_fu_3695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_109_fu_3711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_110_fu_3716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_91_fu_3722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_111_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_91_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_93_fu_3739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_92_fu_3744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_92_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_112_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_93_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_35_fu_3755_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_3786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_94_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_fu_3793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_94_fu_3805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_43_fu_3777_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_18_fu_3811_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_38_fu_3815_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_163_fu_3821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_114_fu_3835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_113_fu_3829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_95_fu_3846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_95_fu_3840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_115_fu_3856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_116_fu_3861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_96_fu_3867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_117_fu_3873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_96_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_98_fu_3884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_97_fu_3889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_97_fu_3878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_118_fu_3895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_98_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_37_fu_3900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_166_fu_3931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_99_fu_3945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_fu_3938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_99_fu_3950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_44_fu_3922_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_19_fu_3956_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_40_fu_3960_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_fu_3966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_120_fu_3980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_119_fu_3974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_100_fu_3991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_100_fu_3985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_121_fu_4001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_122_fu_4006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_101_fu_4012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_123_fu_4018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_101_fu_3996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_103_fu_4029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_102_fu_4034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_102_fu_4023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_124_fu_4040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_103_fu_4053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_39_fu_4045_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_172_fu_4076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_104_fu_4090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_fu_4083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_104_fu_4095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln491_45_fu_4067_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln491_20_fu_4101_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln491_42_fu_4105_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_175_fu_4111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_126_fu_4125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_125_fu_4119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_105_fu_4136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_105_fu_4130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_127_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_128_fu_4151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_106_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_129_fu_4163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_106_fu_4141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_108_fu_4174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_107_fu_4179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln491_107_fu_4168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln491_130_fu_4185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln491_108_fu_4198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln491_41_fu_4190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_42_fu_4204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_40_fu_4059_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_38_fu_3914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_36_fu_3769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_34_fu_3624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_32_fu_3479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_30_fu_3334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln491_28_fu_3189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_11_fu_3044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_10_fu_2899_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_9_fu_2754_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_8_fu_2609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_7_fu_2464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_6_fu_2319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_5_fu_2174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_fu_2029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_278 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_278)) then
                if ((icmp_ln476_fu_169_p2 = ap_const_lv1_0)) then 
                    i_fu_144 <= i_4_fu_175_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln491_13_reg_4367(14 downto 2) <= add_ln491_13_fu_502_p2(14 downto 2);
                    add_ln491_15_reg_4394(14 downto 2) <= add_ln491_15_fu_599_p2(14 downto 2);
                    add_ln491_17_reg_4421(14 downto 2) <= add_ln491_17_fu_696_p2(14 downto 2);
                    add_ln491_19_reg_4448(14 downto 2) <= add_ln491_19_fu_793_p2(14 downto 2);
                    add_ln491_21_reg_4475(14 downto 2) <= add_ln491_21_fu_890_p2(14 downto 2);
                    add_ln491_23_reg_4502(14 downto 2) <= add_ln491_23_fu_987_p2(14 downto 2);
                    add_ln491_25_reg_4529(14 downto 2) <= add_ln491_25_fu_1084_p2(14 downto 2);
                    add_ln491_27_reg_4556(14 downto 2) <= add_ln491_27_fu_1181_p2(14 downto 2);
                    add_ln491_29_reg_4583(14 downto 2) <= add_ln491_29_fu_1278_p2(14 downto 2);
                    add_ln491_31_reg_4610(14 downto 2) <= add_ln491_31_fu_1375_p2(14 downto 2);
                    add_ln491_33_reg_4637(14 downto 2) <= add_ln491_33_fu_1472_p2(14 downto 2);
                    add_ln491_35_reg_4664(14 downto 2) <= add_ln491_35_fu_1569_p2(14 downto 2);
                    add_ln491_37_reg_4691(14 downto 2) <= add_ln491_37_fu_1666_p2(14 downto 2);
                    add_ln491_39_reg_4718(14 downto 2) <= add_ln491_39_fu_1763_p2(14 downto 2);
                    add_ln491_41_reg_4745(14 downto 2) <= add_ln491_41_fu_1860_p2(14 downto 2);
                    add_ln491_reg_4340(14 downto 2) <= add_ln491_fu_405_p2(14 downto 2);
                icmp_ln491_10_reg_4491 <= icmp_ln491_10_fu_908_p2;
                icmp_ln491_11_reg_4518 <= icmp_ln491_11_fu_1005_p2;
                icmp_ln491_12_reg_4545 <= icmp_ln491_12_fu_1102_p2;
                icmp_ln491_13_reg_4572 <= icmp_ln491_13_fu_1199_p2;
                icmp_ln491_14_reg_4599 <= icmp_ln491_14_fu_1296_p2;
                icmp_ln491_15_reg_4626 <= icmp_ln491_15_fu_1393_p2;
                icmp_ln491_16_reg_4653 <= icmp_ln491_16_fu_1490_p2;
                icmp_ln491_17_reg_4680 <= icmp_ln491_17_fu_1587_p2;
                icmp_ln491_18_reg_4707 <= icmp_ln491_18_fu_1684_p2;
                icmp_ln491_19_reg_4734 <= icmp_ln491_19_fu_1781_p2;
                icmp_ln491_20_reg_4761 <= icmp_ln491_20_fu_1878_p2;
                icmp_ln491_6_reg_4383 <= icmp_ln491_6_fu_520_p2;
                icmp_ln491_7_reg_4410 <= icmp_ln491_7_fu_617_p2;
                icmp_ln491_8_reg_4437 <= icmp_ln491_8_fu_714_p2;
                icmp_ln491_9_reg_4464 <= icmp_ln491_9_fu_811_p2;
                icmp_ln491_reg_4356 <= icmp_ln491_fu_423_p2;
                tmp_102_reg_4442 <= add_ln491_17_fu_696_p2(13 downto 13);
                tmp_105_reg_4455 <= add_ln491_19_fu_793_p2(14 downto 14);
                tmp_108_reg_4469 <= add_ln491_19_fu_793_p2(13 downto 13);
                tmp_111_reg_4482 <= add_ln491_21_fu_890_p2(14 downto 14);
                tmp_114_reg_4496 <= add_ln491_21_fu_890_p2(13 downto 13);
                tmp_117_reg_4509 <= add_ln491_23_fu_987_p2(14 downto 14);
                tmp_120_reg_4523 <= add_ln491_23_fu_987_p2(13 downto 13);
                tmp_123_reg_4536 <= add_ln491_25_fu_1084_p2(14 downto 14);
                tmp_126_reg_4550 <= add_ln491_25_fu_1084_p2(13 downto 13);
                tmp_129_reg_4563 <= add_ln491_27_fu_1181_p2(14 downto 14);
                tmp_132_reg_4577 <= add_ln491_27_fu_1181_p2(13 downto 13);
                tmp_135_reg_4590 <= add_ln491_29_fu_1278_p2(14 downto 14);
                tmp_138_reg_4604 <= add_ln491_29_fu_1278_p2(13 downto 13);
                tmp_141_reg_4617 <= add_ln491_31_fu_1375_p2(14 downto 14);
                tmp_144_reg_4631 <= add_ln491_31_fu_1375_p2(13 downto 13);
                tmp_147_reg_4644 <= add_ln491_33_fu_1472_p2(14 downto 14);
                tmp_150_reg_4658 <= add_ln491_33_fu_1472_p2(13 downto 13);
                tmp_153_reg_4671 <= add_ln491_35_fu_1569_p2(14 downto 14);
                tmp_156_reg_4685 <= add_ln491_35_fu_1569_p2(13 downto 13);
                tmp_159_reg_4698 <= add_ln491_37_fu_1666_p2(14 downto 14);
                tmp_162_reg_4712 <= add_ln491_37_fu_1666_p2(13 downto 13);
                tmp_165_reg_4725 <= add_ln491_39_fu_1763_p2(14 downto 14);
                tmp_168_reg_4739 <= add_ln491_39_fu_1763_p2(13 downto 13);
                tmp_171_reg_4752 <= add_ln491_41_fu_1860_p2(14 downto 14);
                tmp_174_reg_4766 <= add_ln491_41_fu_1860_p2(13 downto 13);
                tmp_81_reg_4347 <= add_ln491_fu_405_p2(14 downto 14);
                tmp_84_reg_4361 <= add_ln491_fu_405_p2(13 downto 13);
                tmp_87_reg_4374 <= add_ln491_13_fu_502_p2(14 downto 14);
                tmp_90_reg_4388 <= add_ln491_13_fu_502_p2(13 downto 13);
                tmp_93_reg_4401 <= add_ln491_15_fu_599_p2(14 downto 14);
                tmp_96_reg_4415 <= add_ln491_15_fu_599_p2(13 downto 13);
                tmp_99_reg_4428 <= add_ln491_17_fu_696_p2(14 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_15_reg_4270 <= layer6_out_dout(74 downto 50);
                tmp_16_reg_4275 <= layer6_out_dout(99 downto 75);
                tmp_17_reg_4280 <= layer6_out_dout(124 downto 100);
                tmp_18_reg_4285 <= layer6_out_dout(149 downto 125);
                tmp_19_reg_4290 <= layer6_out_dout(174 downto 150);
                tmp_20_reg_4295 <= layer6_out_dout(199 downto 175);
                tmp_21_reg_4300 <= layer6_out_dout(224 downto 200);
                tmp_22_reg_4305 <= layer6_out_dout(249 downto 225);
                tmp_23_reg_4310 <= layer6_out_dout(274 downto 250);
                tmp_24_reg_4315 <= layer6_out_dout(299 downto 275);
                tmp_25_reg_4320 <= layer6_out_dout(324 downto 300);
                tmp_26_reg_4325 <= layer6_out_dout(349 downto 325);
                tmp_27_reg_4330 <= layer6_out_dout(374 downto 350);
                tmp_28_reg_4335 <= layer6_out_dout(399 downto 375);
                tmp_s_reg_4265 <= layer6_out_dout(49 downto 25);
                trunc_ln486_reg_4260 <= trunc_ln486_fu_186_p1;
            end if;
        end if;
    end process;
    add_ln491_reg_4340(1 downto 0) <= "00";
    add_ln491_13_reg_4367(1 downto 0) <= "00";
    add_ln491_15_reg_4394(1 downto 0) <= "00";
    add_ln491_17_reg_4421(1 downto 0) <= "00";
    add_ln491_19_reg_4448(1 downto 0) <= "00";
    add_ln491_21_reg_4475(1 downto 0) <= "00";
    add_ln491_23_reg_4502(1 downto 0) <= "00";
    add_ln491_25_reg_4529(1 downto 0) <= "00";
    add_ln491_27_reg_4556(1 downto 0) <= "00";
    add_ln491_29_reg_4583(1 downto 0) <= "00";
    add_ln491_31_reg_4610(1 downto 0) <= "00";
    add_ln491_33_reg_4637(1 downto 0) <= "00";
    add_ln491_35_reg_4664(1 downto 0) <= "00";
    add_ln491_37_reg_4691(1 downto 0) <= "00";
    add_ln491_39_reg_4718(1 downto 0) <= "00";
    add_ln491_41_reg_4745(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln491_12_fu_1930_p2 <= std_logic_vector(unsigned(trunc_ln_fu_1892_p4) + unsigned(zext_ln491_fu_1926_p1));
    add_ln491_13_fu_502_p2 <= std_logic_vector(unsigned(shl_ln491_s_fu_494_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_14_fu_2075_p2 <= std_logic_vector(unsigned(trunc_ln491_s_fu_2037_p4) + unsigned(zext_ln491_6_fu_2071_p1));
    add_ln491_15_fu_599_p2 <= std_logic_vector(unsigned(shl_ln491_5_fu_591_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_16_fu_2220_p2 <= std_logic_vector(unsigned(trunc_ln491_15_fu_2182_p4) + unsigned(zext_ln491_7_fu_2216_p1));
    add_ln491_17_fu_696_p2 <= std_logic_vector(unsigned(shl_ln491_6_fu_688_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_18_fu_2365_p2 <= std_logic_vector(unsigned(trunc_ln491_22_fu_2327_p4) + unsigned(zext_ln491_8_fu_2361_p1));
    add_ln491_19_fu_793_p2 <= std_logic_vector(unsigned(shl_ln491_7_fu_785_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_20_fu_2510_p2 <= std_logic_vector(unsigned(trunc_ln491_25_fu_2472_p4) + unsigned(zext_ln491_9_fu_2506_p1));
    add_ln491_21_fu_890_p2 <= std_logic_vector(unsigned(shl_ln491_8_fu_882_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_22_fu_2655_p2 <= std_logic_vector(unsigned(trunc_ln491_28_fu_2617_p4) + unsigned(zext_ln491_10_fu_2651_p1));
    add_ln491_23_fu_987_p2 <= std_logic_vector(unsigned(shl_ln491_9_fu_979_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_24_fu_2800_p2 <= std_logic_vector(unsigned(trunc_ln491_31_fu_2762_p4) + unsigned(zext_ln491_11_fu_2796_p1));
    add_ln491_25_fu_1084_p2 <= std_logic_vector(unsigned(shl_ln491_1_fu_1076_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_26_fu_2945_p2 <= std_logic_vector(unsigned(trunc_ln491_34_fu_2907_p4) + unsigned(zext_ln491_12_fu_2941_p1));
    add_ln491_27_fu_1181_p2 <= std_logic_vector(unsigned(shl_ln491_2_fu_1173_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_28_fu_3090_p2 <= std_logic_vector(unsigned(trunc_ln491_37_fu_3052_p4) + unsigned(zext_ln491_13_fu_3086_p1));
    add_ln491_29_fu_1278_p2 <= std_logic_vector(unsigned(shl_ln491_3_fu_1270_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_30_fu_3235_p2 <= std_logic_vector(unsigned(trunc_ln491_39_fu_3197_p4) + unsigned(zext_ln491_14_fu_3231_p1));
    add_ln491_31_fu_1375_p2 <= std_logic_vector(unsigned(shl_ln491_4_fu_1367_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_32_fu_3380_p2 <= std_logic_vector(unsigned(trunc_ln491_40_fu_3342_p4) + unsigned(zext_ln491_15_fu_3376_p1));
    add_ln491_33_fu_1472_p2 <= std_logic_vector(unsigned(shl_ln491_10_fu_1464_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_34_fu_3525_p2 <= std_logic_vector(unsigned(trunc_ln491_41_fu_3487_p4) + unsigned(zext_ln491_16_fu_3521_p1));
    add_ln491_35_fu_1569_p2 <= std_logic_vector(unsigned(shl_ln491_11_fu_1561_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_36_fu_3670_p2 <= std_logic_vector(unsigned(trunc_ln491_42_fu_3632_p4) + unsigned(zext_ln491_17_fu_3666_p1));
    add_ln491_37_fu_1666_p2 <= std_logic_vector(unsigned(shl_ln491_12_fu_1658_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_38_fu_3815_p2 <= std_logic_vector(unsigned(trunc_ln491_43_fu_3777_p4) + unsigned(zext_ln491_18_fu_3811_p1));
    add_ln491_39_fu_1763_p2 <= std_logic_vector(unsigned(shl_ln491_13_fu_1755_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_40_fu_3960_p2 <= std_logic_vector(unsigned(trunc_ln491_44_fu_3922_p4) + unsigned(zext_ln491_19_fu_3956_p1));
    add_ln491_41_fu_1860_p2 <= std_logic_vector(unsigned(shl_ln491_14_fu_1852_p3) + unsigned(ap_const_lv15_6000));
    add_ln491_42_fu_4105_p2 <= std_logic_vector(unsigned(trunc_ln491_45_fu_4067_p4) + unsigned(zext_ln491_20_fu_4101_p1));
    add_ln491_fu_405_p2 <= std_logic_vector(unsigned(shl_ln2_fu_397_p3) + unsigned(ap_const_lv15_6000));
    and_ln486_10_fu_1504_p3 <= (tmp_25_reg_4320 & ap_const_lv1_0);
    and_ln486_11_fu_1601_p3 <= (tmp_26_reg_4325 & ap_const_lv1_0);
    and_ln486_12_fu_1698_p3 <= (tmp_27_reg_4330 & ap_const_lv1_0);
    and_ln486_13_fu_1795_p3 <= (tmp_28_reg_4335 & ap_const_lv1_0);
    and_ln486_1_fu_1213_p3 <= (tmp_22_reg_4305 & ap_const_lv1_0);
    and_ln486_2_fu_1310_p3 <= (tmp_23_reg_4310 & ap_const_lv1_0);
    and_ln486_3_fu_1407_p3 <= (tmp_24_reg_4315 & ap_const_lv1_0);
    and_ln486_4_fu_631_p3 <= (tmp_16_reg_4275 & ap_const_lv1_0);
    and_ln486_5_fu_728_p3 <= (tmp_17_reg_4280 & ap_const_lv1_0);
    and_ln486_6_fu_825_p3 <= (tmp_18_reg_4285 & ap_const_lv1_0);
    and_ln486_7_fu_922_p3 <= (tmp_19_reg_4290 & ap_const_lv1_0);
    and_ln486_8_fu_1019_p3 <= (tmp_20_reg_4295 & ap_const_lv1_0);
    and_ln486_9_fu_1116_p3 <= (tmp_21_reg_4300 & ap_const_lv1_0);
    and_ln486_s_fu_534_p3 <= (tmp_15_reg_4270 & ap_const_lv1_0);
    and_ln491_100_fu_3991_p2 <= (xor_ln491_119_fu_3974_p2 and tmp_165_reg_4725);
    and_ln491_101_fu_3996_p2 <= (tmp_168_reg_4739 and and_ln491_100_fu_3991_p2);
    and_ln491_102_fu_4023_p2 <= (xor_ln491_123_fu_4018_p2 and or_ln491_101_fu_4012_p2);
    and_ln491_103_fu_4029_p2 <= (tmp_169_fu_3966_p3 and tmp_165_reg_4725);
    and_ln491_104_fu_4095_p2 <= (tmp_173_fu_4083_p3 and or_ln491_104_fu_4090_p2);
    and_ln491_105_fu_4136_p2 <= (xor_ln491_125_fu_4119_p2 and tmp_171_reg_4752);
    and_ln491_106_fu_4141_p2 <= (tmp_174_reg_4766 and and_ln491_105_fu_4136_p2);
    and_ln491_107_fu_4168_p2 <= (xor_ln491_129_fu_4163_p2 and or_ln491_106_fu_4157_p2);
    and_ln491_108_fu_4174_p2 <= (tmp_175_fu_4111_p3 and tmp_171_reg_4752);
    and_ln491_30_fu_1961_p2 <= (xor_ln491_fu_1944_p2 and tmp_81_reg_4347);
    and_ln491_31_fu_1966_p2 <= (tmp_84_reg_4361 and and_ln491_30_fu_1961_p2);
    and_ln491_32_fu_1993_p2 <= (xor_ln491_39_fu_1988_p2 and or_ln491_31_fu_1982_p2);
    and_ln491_33_fu_1999_p2 <= (tmp_85_fu_1936_p3 and tmp_81_reg_4347);
    and_ln491_34_fu_2065_p2 <= (tmp_89_fu_2053_p3 and or_ln491_34_fu_2060_p2);
    and_ln491_35_fu_2106_p2 <= (xor_ln491_41_fu_2089_p2 and tmp_87_reg_4374);
    and_ln491_36_fu_2111_p2 <= (tmp_90_reg_4388 and and_ln491_35_fu_2106_p2);
    and_ln491_37_fu_2138_p2 <= (xor_ln491_45_fu_2133_p2 and or_ln491_36_fu_2127_p2);
    and_ln491_38_fu_2144_p2 <= (tmp_91_fu_2081_p3 and tmp_87_reg_4374);
    and_ln491_39_fu_2210_p2 <= (tmp_95_fu_2198_p3 and or_ln491_39_fu_2205_p2);
    and_ln491_40_fu_2251_p2 <= (xor_ln491_47_fu_2234_p2 and tmp_93_reg_4401);
    and_ln491_41_fu_2256_p2 <= (tmp_96_reg_4415 and and_ln491_40_fu_2251_p2);
    and_ln491_42_fu_2283_p2 <= (xor_ln491_51_fu_2278_p2 and or_ln491_41_fu_2272_p2);
    and_ln491_43_fu_2289_p2 <= (tmp_97_fu_2226_p3 and tmp_93_reg_4401);
    and_ln491_44_fu_2355_p2 <= (tmp_101_fu_2343_p3 and or_ln491_44_fu_2350_p2);
    and_ln491_45_fu_2396_p2 <= (xor_ln491_53_fu_2379_p2 and tmp_99_reg_4428);
    and_ln491_46_fu_2401_p2 <= (tmp_102_reg_4442 and and_ln491_45_fu_2396_p2);
    and_ln491_47_fu_2428_p2 <= (xor_ln491_57_fu_2423_p2 and or_ln491_46_fu_2417_p2);
    and_ln491_48_fu_2434_p2 <= (tmp_99_reg_4428 and tmp_103_fu_2371_p3);
    and_ln491_49_fu_2500_p2 <= (tmp_107_fu_2488_p3 and or_ln491_49_fu_2495_p2);
    and_ln491_50_fu_2541_p2 <= (xor_ln491_59_fu_2524_p2 and tmp_105_reg_4455);
    and_ln491_51_fu_2546_p2 <= (tmp_108_reg_4469 and and_ln491_50_fu_2541_p2);
    and_ln491_52_fu_2573_p2 <= (xor_ln491_63_fu_2568_p2 and or_ln491_51_fu_2562_p2);
    and_ln491_53_fu_2579_p2 <= (tmp_109_fu_2516_p3 and tmp_105_reg_4455);
    and_ln491_54_fu_2645_p2 <= (tmp_113_fu_2633_p3 and or_ln491_54_fu_2640_p2);
    and_ln491_55_fu_2686_p2 <= (xor_ln491_65_fu_2669_p2 and tmp_111_reg_4482);
    and_ln491_56_fu_2691_p2 <= (tmp_114_reg_4496 and and_ln491_55_fu_2686_p2);
    and_ln491_57_fu_2718_p2 <= (xor_ln491_69_fu_2713_p2 and or_ln491_56_fu_2707_p2);
    and_ln491_58_fu_2724_p2 <= (tmp_115_fu_2661_p3 and tmp_111_reg_4482);
    and_ln491_59_fu_2790_p2 <= (tmp_119_fu_2778_p3 and or_ln491_59_fu_2785_p2);
    and_ln491_60_fu_2831_p2 <= (xor_ln491_71_fu_2814_p2 and tmp_117_reg_4509);
    and_ln491_61_fu_2836_p2 <= (tmp_120_reg_4523 and and_ln491_60_fu_2831_p2);
    and_ln491_62_fu_2863_p2 <= (xor_ln491_75_fu_2858_p2 and or_ln491_61_fu_2852_p2);
    and_ln491_63_fu_2869_p2 <= (tmp_121_fu_2806_p3 and tmp_117_reg_4509);
    and_ln491_64_fu_2935_p2 <= (tmp_125_fu_2923_p3 and or_ln491_64_fu_2930_p2);
    and_ln491_65_fu_2976_p2 <= (xor_ln491_77_fu_2959_p2 and tmp_123_reg_4536);
    and_ln491_66_fu_2981_p2 <= (tmp_126_reg_4550 and and_ln491_65_fu_2976_p2);
    and_ln491_67_fu_3008_p2 <= (xor_ln491_81_fu_3003_p2 and or_ln491_66_fu_2997_p2);
    and_ln491_68_fu_3014_p2 <= (tmp_127_fu_2951_p3 and tmp_123_reg_4536);
    and_ln491_69_fu_3080_p2 <= (tmp_131_fu_3068_p3 and or_ln491_69_fu_3075_p2);
    and_ln491_70_fu_3121_p2 <= (xor_ln491_83_fu_3104_p2 and tmp_129_reg_4563);
    and_ln491_71_fu_3126_p2 <= (tmp_132_reg_4577 and and_ln491_70_fu_3121_p2);
    and_ln491_72_fu_3153_p2 <= (xor_ln491_87_fu_3148_p2 and or_ln491_71_fu_3142_p2);
    and_ln491_73_fu_3159_p2 <= (tmp_133_fu_3096_p3 and tmp_129_reg_4563);
    and_ln491_74_fu_3225_p2 <= (tmp_137_fu_3213_p3 and or_ln491_74_fu_3220_p2);
    and_ln491_75_fu_3266_p2 <= (xor_ln491_89_fu_3249_p2 and tmp_135_reg_4590);
    and_ln491_76_fu_3271_p2 <= (tmp_138_reg_4604 and and_ln491_75_fu_3266_p2);
    and_ln491_77_fu_3298_p2 <= (xor_ln491_93_fu_3293_p2 and or_ln491_76_fu_3287_p2);
    and_ln491_78_fu_3304_p2 <= (tmp_139_fu_3241_p3 and tmp_135_reg_4590);
    and_ln491_79_fu_3370_p2 <= (tmp_143_fu_3358_p3 and or_ln491_79_fu_3365_p2);
    and_ln491_80_fu_3411_p2 <= (xor_ln491_95_fu_3394_p2 and tmp_141_reg_4617);
    and_ln491_81_fu_3416_p2 <= (tmp_144_reg_4631 and and_ln491_80_fu_3411_p2);
    and_ln491_82_fu_3443_p2 <= (xor_ln491_99_fu_3438_p2 and or_ln491_81_fu_3432_p2);
    and_ln491_83_fu_3449_p2 <= (tmp_145_fu_3386_p3 and tmp_141_reg_4617);
    and_ln491_84_fu_3515_p2 <= (tmp_149_fu_3503_p3 and or_ln491_84_fu_3510_p2);
    and_ln491_85_fu_3556_p2 <= (xor_ln491_101_fu_3539_p2 and tmp_147_reg_4644);
    and_ln491_86_fu_3561_p2 <= (tmp_150_reg_4658 and and_ln491_85_fu_3556_p2);
    and_ln491_87_fu_3588_p2 <= (xor_ln491_105_fu_3583_p2 and or_ln491_86_fu_3577_p2);
    and_ln491_88_fu_3594_p2 <= (tmp_151_fu_3531_p3 and tmp_147_reg_4644);
    and_ln491_89_fu_3660_p2 <= (tmp_155_fu_3648_p3 and or_ln491_89_fu_3655_p2);
    and_ln491_90_fu_3701_p2 <= (xor_ln491_107_fu_3684_p2 and tmp_153_reg_4671);
    and_ln491_91_fu_3706_p2 <= (tmp_156_reg_4685 and and_ln491_90_fu_3701_p2);
    and_ln491_92_fu_3733_p2 <= (xor_ln491_111_fu_3728_p2 and or_ln491_91_fu_3722_p2);
    and_ln491_93_fu_3739_p2 <= (tmp_157_fu_3676_p3 and tmp_153_reg_4671);
    and_ln491_94_fu_3805_p2 <= (tmp_161_fu_3793_p3 and or_ln491_94_fu_3800_p2);
    and_ln491_95_fu_3846_p2 <= (xor_ln491_113_fu_3829_p2 and tmp_159_reg_4698);
    and_ln491_96_fu_3851_p2 <= (tmp_162_reg_4712 and and_ln491_95_fu_3846_p2);
    and_ln491_97_fu_3878_p2 <= (xor_ln491_117_fu_3873_p2 and or_ln491_96_fu_3867_p2);
    and_ln491_98_fu_3884_p2 <= (tmp_163_fu_3821_p3 and tmp_159_reg_4698);
    and_ln491_99_fu_3950_p2 <= (tmp_167_fu_3938_p3 and or_ln491_99_fu_3945_p2);
    and_ln491_fu_1920_p2 <= (tmp_83_fu_1908_p3 and or_ln491_fu_1915_p2);
    and_ln_fu_437_p3 <= (tmp_s_reg_4265 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state4_pp0_stage0_iter3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer6_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer6_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(layer8_out_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (layer8_out_full_n = ap_const_logic_0);
    end process;


    ap_condition_278_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_278 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln476_fu_169_p2, ap_start_int)
    begin
        if (((icmp_ln476_fu_169_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_144, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_144;
        end if; 
    end process;

    i_4_fu_175_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv7_1));
    icmp_ln476_fu_169_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv7_40) else "0";
    icmp_ln487_10_fu_842_p2 <= "1" when (signed(sigmoid_10_fu_836_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_11_fu_939_p2 <= "1" when (signed(sigmoid_11_fu_933_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_12_fu_1036_p2 <= "1" when (signed(sigmoid_12_fu_1030_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_13_fu_1133_p2 <= "1" when (signed(sigmoid_13_fu_1127_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_14_fu_1230_p2 <= "1" when (signed(sigmoid_14_fu_1224_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_15_fu_1327_p2 <= "1" when (signed(sigmoid_15_fu_1321_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_16_fu_1424_p2 <= "1" when (signed(sigmoid_16_fu_1418_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_17_fu_1521_p2 <= "1" when (signed(sigmoid_17_fu_1515_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_18_fu_1618_p2 <= "1" when (signed(sigmoid_18_fu_1612_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_19_fu_1715_p2 <= "1" when (signed(sigmoid_19_fu_1709_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_20_fu_1812_p2 <= "1" when (signed(sigmoid_20_fu_1806_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_6_fu_454_p2 <= "1" when (signed(sigmoid_6_fu_448_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_7_fu_551_p2 <= "1" when (signed(sigmoid_7_fu_545_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_8_fu_648_p2 <= "1" when (signed(sigmoid_8_fu_642_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_9_fu_745_p2 <= "1" when (signed(sigmoid_9_fu_739_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln487_fu_357_p2 <= "1" when (signed(sigmoid_fu_351_p2) > signed(ap_const_lv27_2000)) else "0";
    icmp_ln491_10_fu_908_p2 <= "0" when (trunc_ln491_29_fu_904_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_11_fu_1005_p2 <= "0" when (trunc_ln491_32_fu_1001_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_12_fu_1102_p2 <= "0" when (trunc_ln491_35_fu_1098_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_13_fu_1199_p2 <= "0" when (trunc_ln491_38_fu_1195_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_14_fu_1296_p2 <= "0" when (trunc_ln491_47_fu_1292_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_15_fu_1393_p2 <= "0" when (trunc_ln491_49_fu_1389_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_16_fu_1490_p2 <= "0" when (trunc_ln491_51_fu_1486_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_17_fu_1587_p2 <= "0" when (trunc_ln491_53_fu_1583_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_18_fu_1684_p2 <= "0" when (trunc_ln491_55_fu_1680_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_19_fu_1781_p2 <= "0" when (trunc_ln491_57_fu_1777_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_20_fu_1878_p2 <= "0" when (trunc_ln491_59_fu_1874_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_6_fu_520_p2 <= "0" when (trunc_ln491_18_fu_516_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_7_fu_617_p2 <= "0" when (trunc_ln491_20_fu_613_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_8_fu_714_p2 <= "0" when (trunc_ln491_23_fu_710_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_9_fu_811_p2 <= "0" when (trunc_ln491_26_fu_807_p1 = ap_const_lv5_0) else "1";
    icmp_ln491_fu_423_p2 <= "0" when (trunc_ln491_16_fu_419_p1 = ap_const_lv5_0) else "1";

    layer6_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer6_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_blk_n <= layer6_out_empty_n;
        else 
            layer6_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer6_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_read <= ap_const_logic_1;
        else 
            layer6_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer8_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, layer8_out_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer8_out_blk_n <= layer8_out_full_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer8_out_din <= (((((((((((((((select_ln491_42_fu_4204_p3 & select_ln491_40_fu_4059_p3) & select_ln491_38_fu_3914_p3) & select_ln491_36_fu_3769_p3) & select_ln491_34_fu_3624_p3) & select_ln491_32_fu_3479_p3) & select_ln491_30_fu_3334_p3) & select_ln491_28_fu_3189_p3) & out_data_11_fu_3044_p3) & out_data_10_fu_2899_p3) & out_data_9_fu_2754_p3) & out_data_8_fu_2609_p3) & out_data_7_fu_2464_p3) & out_data_6_fu_2319_p3) & out_data_5_fu_2174_p3) & out_data_fu_2029_p3);

    layer8_out_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            layer8_out_write <= ap_const_logic_1;
        else 
            layer8_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln487_10_fu_856_p2 <= (tmp_110_fu_848_p3 or icmp_ln487_10_fu_842_p2);
    or_ln487_11_fu_953_p2 <= (tmp_116_fu_945_p3 or icmp_ln487_11_fu_939_p2);
    or_ln487_12_fu_1050_p2 <= (tmp_122_fu_1042_p3 or icmp_ln487_12_fu_1036_p2);
    or_ln487_13_fu_1147_p2 <= (tmp_128_fu_1139_p3 or icmp_ln487_13_fu_1133_p2);
    or_ln487_14_fu_1244_p2 <= (tmp_134_fu_1236_p3 or icmp_ln487_14_fu_1230_p2);
    or_ln487_15_fu_1341_p2 <= (tmp_140_fu_1333_p3 or icmp_ln487_15_fu_1327_p2);
    or_ln487_16_fu_1438_p2 <= (tmp_146_fu_1430_p3 or icmp_ln487_16_fu_1424_p2);
    or_ln487_17_fu_1535_p2 <= (tmp_152_fu_1527_p3 or icmp_ln487_17_fu_1521_p2);
    or_ln487_18_fu_1632_p2 <= (tmp_158_fu_1624_p3 or icmp_ln487_18_fu_1618_p2);
    or_ln487_19_fu_1729_p2 <= (tmp_164_fu_1721_p3 or icmp_ln487_19_fu_1715_p2);
    or_ln487_20_fu_1826_p2 <= (tmp_170_fu_1818_p3 or icmp_ln487_20_fu_1812_p2);
    or_ln487_6_fu_468_p2 <= (tmp_86_fu_460_p3 or icmp_ln487_6_fu_454_p2);
    or_ln487_7_fu_565_p2 <= (tmp_92_fu_557_p3 or icmp_ln487_7_fu_551_p2);
    or_ln487_8_fu_662_p2 <= (tmp_98_fu_654_p3 or icmp_ln487_8_fu_648_p2);
    or_ln487_9_fu_759_p2 <= (tmp_104_fu_751_p3 or icmp_ln487_9_fu_745_p2);
    or_ln487_fu_371_p2 <= (tmp_fu_363_p3 or icmp_ln487_fu_357_p2);
    or_ln491_100_fu_3985_p2 <= (xor_ln491_120_fu_3980_p2 or tmp_169_fu_3966_p3);
    or_ln491_101_fu_4012_p2 <= (xor_ln491_122_fu_4006_p2 or tmp_169_fu_3966_p3);
    or_ln491_102_fu_4034_p2 <= (and_ln491_103_fu_4029_p2 or and_ln491_101_fu_3996_p2);
    or_ln491_103_fu_4053_p2 <= (xor_ln491_124_fu_4040_p2 or and_ln491_102_fu_4023_p2);
    or_ln491_104_fu_4090_p2 <= (tmp_172_fu_4076_p3 or icmp_ln491_20_reg_4761);
    or_ln491_105_fu_4130_p2 <= (xor_ln491_126_fu_4125_p2 or tmp_175_fu_4111_p3);
    or_ln491_106_fu_4157_p2 <= (xor_ln491_128_fu_4151_p2 or tmp_175_fu_4111_p3);
    or_ln491_107_fu_4179_p2 <= (and_ln491_108_fu_4174_p2 or and_ln491_106_fu_4141_p2);
    or_ln491_108_fu_4198_p2 <= (xor_ln491_130_fu_4185_p2 or and_ln491_107_fu_4168_p2);
    or_ln491_30_fu_1955_p2 <= (xor_ln491_36_fu_1950_p2 or tmp_85_fu_1936_p3);
    or_ln491_31_fu_1982_p2 <= (xor_ln491_38_fu_1976_p2 or tmp_85_fu_1936_p3);
    or_ln491_32_fu_2004_p2 <= (and_ln491_33_fu_1999_p2 or and_ln491_31_fu_1966_p2);
    or_ln491_33_fu_2023_p2 <= (xor_ln491_40_fu_2010_p2 or and_ln491_32_fu_1993_p2);
    or_ln491_34_fu_2060_p2 <= (tmp_88_fu_2046_p3 or icmp_ln491_6_reg_4383);
    or_ln491_35_fu_2100_p2 <= (xor_ln491_42_fu_2095_p2 or tmp_91_fu_2081_p3);
    or_ln491_36_fu_2127_p2 <= (xor_ln491_44_fu_2121_p2 or tmp_91_fu_2081_p3);
    or_ln491_37_fu_2149_p2 <= (and_ln491_38_fu_2144_p2 or and_ln491_36_fu_2111_p2);
    or_ln491_38_fu_2168_p2 <= (xor_ln491_46_fu_2155_p2 or and_ln491_37_fu_2138_p2);
    or_ln491_39_fu_2205_p2 <= (tmp_94_fu_2191_p3 or icmp_ln491_7_reg_4410);
    or_ln491_40_fu_2245_p2 <= (xor_ln491_48_fu_2240_p2 or tmp_97_fu_2226_p3);
    or_ln491_41_fu_2272_p2 <= (xor_ln491_50_fu_2266_p2 or tmp_97_fu_2226_p3);
    or_ln491_42_fu_2294_p2 <= (and_ln491_43_fu_2289_p2 or and_ln491_41_fu_2256_p2);
    or_ln491_43_fu_2313_p2 <= (xor_ln491_52_fu_2300_p2 or and_ln491_42_fu_2283_p2);
    or_ln491_44_fu_2350_p2 <= (tmp_100_fu_2336_p3 or icmp_ln491_8_reg_4437);
    or_ln491_45_fu_2390_p2 <= (xor_ln491_54_fu_2385_p2 or tmp_103_fu_2371_p3);
    or_ln491_46_fu_2417_p2 <= (xor_ln491_56_fu_2411_p2 or tmp_103_fu_2371_p3);
    or_ln491_47_fu_2439_p2 <= (and_ln491_48_fu_2434_p2 or and_ln491_46_fu_2401_p2);
    or_ln491_48_fu_2458_p2 <= (xor_ln491_58_fu_2445_p2 or and_ln491_47_fu_2428_p2);
    or_ln491_49_fu_2495_p2 <= (tmp_106_fu_2481_p3 or icmp_ln491_9_reg_4464);
    or_ln491_50_fu_2535_p2 <= (xor_ln491_60_fu_2530_p2 or tmp_109_fu_2516_p3);
    or_ln491_51_fu_2562_p2 <= (xor_ln491_62_fu_2556_p2 or tmp_109_fu_2516_p3);
    or_ln491_52_fu_2584_p2 <= (and_ln491_53_fu_2579_p2 or and_ln491_51_fu_2546_p2);
    or_ln491_53_fu_2603_p2 <= (xor_ln491_64_fu_2590_p2 or and_ln491_52_fu_2573_p2);
    or_ln491_54_fu_2640_p2 <= (tmp_112_fu_2626_p3 or icmp_ln491_10_reg_4491);
    or_ln491_55_fu_2680_p2 <= (xor_ln491_66_fu_2675_p2 or tmp_115_fu_2661_p3);
    or_ln491_56_fu_2707_p2 <= (xor_ln491_68_fu_2701_p2 or tmp_115_fu_2661_p3);
    or_ln491_57_fu_2729_p2 <= (and_ln491_58_fu_2724_p2 or and_ln491_56_fu_2691_p2);
    or_ln491_58_fu_2748_p2 <= (xor_ln491_70_fu_2735_p2 or and_ln491_57_fu_2718_p2);
    or_ln491_59_fu_2785_p2 <= (tmp_118_fu_2771_p3 or icmp_ln491_11_reg_4518);
    or_ln491_60_fu_2825_p2 <= (xor_ln491_72_fu_2820_p2 or tmp_121_fu_2806_p3);
    or_ln491_61_fu_2852_p2 <= (xor_ln491_74_fu_2846_p2 or tmp_121_fu_2806_p3);
    or_ln491_62_fu_2874_p2 <= (and_ln491_63_fu_2869_p2 or and_ln491_61_fu_2836_p2);
    or_ln491_63_fu_2893_p2 <= (xor_ln491_76_fu_2880_p2 or and_ln491_62_fu_2863_p2);
    or_ln491_64_fu_2930_p2 <= (tmp_124_fu_2916_p3 or icmp_ln491_12_reg_4545);
    or_ln491_65_fu_2970_p2 <= (xor_ln491_78_fu_2965_p2 or tmp_127_fu_2951_p3);
    or_ln491_66_fu_2997_p2 <= (xor_ln491_80_fu_2991_p2 or tmp_127_fu_2951_p3);
    or_ln491_67_fu_3019_p2 <= (and_ln491_68_fu_3014_p2 or and_ln491_66_fu_2981_p2);
    or_ln491_68_fu_3038_p2 <= (xor_ln491_82_fu_3025_p2 or and_ln491_67_fu_3008_p2);
    or_ln491_69_fu_3075_p2 <= (tmp_130_fu_3061_p3 or icmp_ln491_13_reg_4572);
    or_ln491_70_fu_3115_p2 <= (xor_ln491_84_fu_3110_p2 or tmp_133_fu_3096_p3);
    or_ln491_71_fu_3142_p2 <= (xor_ln491_86_fu_3136_p2 or tmp_133_fu_3096_p3);
    or_ln491_72_fu_3164_p2 <= (and_ln491_73_fu_3159_p2 or and_ln491_71_fu_3126_p2);
    or_ln491_73_fu_3183_p2 <= (xor_ln491_88_fu_3170_p2 or and_ln491_72_fu_3153_p2);
    or_ln491_74_fu_3220_p2 <= (tmp_136_fu_3206_p3 or icmp_ln491_14_reg_4599);
    or_ln491_75_fu_3260_p2 <= (xor_ln491_90_fu_3255_p2 or tmp_139_fu_3241_p3);
    or_ln491_76_fu_3287_p2 <= (xor_ln491_92_fu_3281_p2 or tmp_139_fu_3241_p3);
    or_ln491_77_fu_3309_p2 <= (and_ln491_78_fu_3304_p2 or and_ln491_76_fu_3271_p2);
    or_ln491_78_fu_3328_p2 <= (xor_ln491_94_fu_3315_p2 or and_ln491_77_fu_3298_p2);
    or_ln491_79_fu_3365_p2 <= (tmp_142_fu_3351_p3 or icmp_ln491_15_reg_4626);
    or_ln491_80_fu_3405_p2 <= (xor_ln491_96_fu_3400_p2 or tmp_145_fu_3386_p3);
    or_ln491_81_fu_3432_p2 <= (xor_ln491_98_fu_3426_p2 or tmp_145_fu_3386_p3);
    or_ln491_82_fu_3454_p2 <= (and_ln491_83_fu_3449_p2 or and_ln491_81_fu_3416_p2);
    or_ln491_83_fu_3473_p2 <= (xor_ln491_100_fu_3460_p2 or and_ln491_82_fu_3443_p2);
    or_ln491_84_fu_3510_p2 <= (tmp_148_fu_3496_p3 or icmp_ln491_16_reg_4653);
    or_ln491_85_fu_3550_p2 <= (xor_ln491_102_fu_3545_p2 or tmp_151_fu_3531_p3);
    or_ln491_86_fu_3577_p2 <= (xor_ln491_104_fu_3571_p2 or tmp_151_fu_3531_p3);
    or_ln491_87_fu_3599_p2 <= (and_ln491_88_fu_3594_p2 or and_ln491_86_fu_3561_p2);
    or_ln491_88_fu_3618_p2 <= (xor_ln491_106_fu_3605_p2 or and_ln491_87_fu_3588_p2);
    or_ln491_89_fu_3655_p2 <= (tmp_154_fu_3641_p3 or icmp_ln491_17_reg_4680);
    or_ln491_90_fu_3695_p2 <= (xor_ln491_108_fu_3690_p2 or tmp_157_fu_3676_p3);
    or_ln491_91_fu_3722_p2 <= (xor_ln491_110_fu_3716_p2 or tmp_157_fu_3676_p3);
    or_ln491_92_fu_3744_p2 <= (and_ln491_93_fu_3739_p2 or and_ln491_91_fu_3706_p2);
    or_ln491_93_fu_3763_p2 <= (xor_ln491_112_fu_3750_p2 or and_ln491_92_fu_3733_p2);
    or_ln491_94_fu_3800_p2 <= (tmp_160_fu_3786_p3 or icmp_ln491_18_reg_4707);
    or_ln491_95_fu_3840_p2 <= (xor_ln491_114_fu_3835_p2 or tmp_163_fu_3821_p3);
    or_ln491_96_fu_3867_p2 <= (xor_ln491_116_fu_3861_p2 or tmp_163_fu_3821_p3);
    or_ln491_97_fu_3889_p2 <= (and_ln491_98_fu_3884_p2 or and_ln491_96_fu_3851_p2);
    or_ln491_98_fu_3908_p2 <= (xor_ln491_118_fu_3895_p2 or and_ln491_97_fu_3878_p2);
    or_ln491_99_fu_3945_p2 <= (tmp_166_fu_3931_p3 or icmp_ln491_19_reg_4734);
    or_ln491_fu_1915_p2 <= (tmp_82_fu_1901_p3 or icmp_ln491_reg_4356);
    out_data_10_fu_2899_p3 <= 
        select_ln491_23_fu_2885_p3 when (or_ln491_63_fu_2893_p2(0) = '1') else 
        add_ln491_24_fu_2800_p2;
    out_data_11_fu_3044_p3 <= 
        select_ln491_25_fu_3030_p3 when (or_ln491_68_fu_3038_p2(0) = '1') else 
        add_ln491_26_fu_2945_p2;
    out_data_5_fu_2174_p3 <= 
        select_ln491_13_fu_2160_p3 when (or_ln491_38_fu_2168_p2(0) = '1') else 
        add_ln491_14_fu_2075_p2;
    out_data_6_fu_2319_p3 <= 
        select_ln491_15_fu_2305_p3 when (or_ln491_43_fu_2313_p2(0) = '1') else 
        add_ln491_16_fu_2220_p2;
    out_data_7_fu_2464_p3 <= 
        select_ln491_17_fu_2450_p3 when (or_ln491_48_fu_2458_p2(0) = '1') else 
        add_ln491_18_fu_2365_p2;
    out_data_8_fu_2609_p3 <= 
        select_ln491_19_fu_2595_p3 when (or_ln491_53_fu_2603_p2(0) = '1') else 
        add_ln491_20_fu_2510_p2;
    out_data_9_fu_2754_p3 <= 
        select_ln491_21_fu_2740_p3 when (or_ln491_58_fu_2748_p2(0) = '1') else 
        add_ln491_22_fu_2655_p2;
    out_data_fu_2029_p3 <= 
        select_ln491_fu_2015_p3 when (or_ln491_33_fu_2023_p2(0) = '1') else 
        add_ln491_12_fu_1930_p2;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln487_12_fu_389_p3 <= 
        select_ln487_fu_377_p3 when (or_ln487_fu_371_p2(0) = '1') else 
        trunc_ln491_fu_385_p1;
    select_ln487_13_fu_474_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_6_fu_454_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_14_fu_486_p3 <= 
        select_ln487_13_fu_474_p3 when (or_ln487_6_fu_468_p2(0) = '1') else 
        trunc_ln491_17_fu_482_p1;
    select_ln487_15_fu_571_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_7_fu_551_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_16_fu_583_p3 <= 
        select_ln487_15_fu_571_p3 when (or_ln487_7_fu_565_p2(0) = '1') else 
        trunc_ln491_19_fu_579_p1;
    select_ln487_17_fu_668_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_8_fu_648_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_18_fu_680_p3 <= 
        select_ln487_17_fu_668_p3 when (or_ln487_8_fu_662_p2(0) = '1') else 
        trunc_ln491_21_fu_676_p1;
    select_ln487_19_fu_765_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_9_fu_745_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_20_fu_777_p3 <= 
        select_ln487_19_fu_765_p3 when (or_ln487_9_fu_759_p2(0) = '1') else 
        trunc_ln491_24_fu_773_p1;
    select_ln487_21_fu_862_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_10_fu_842_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_22_fu_874_p3 <= 
        select_ln487_21_fu_862_p3 when (or_ln487_10_fu_856_p2(0) = '1') else 
        trunc_ln491_27_fu_870_p1;
    select_ln487_23_fu_959_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_11_fu_939_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_24_fu_971_p3 <= 
        select_ln487_23_fu_959_p3 when (or_ln487_11_fu_953_p2(0) = '1') else 
        trunc_ln491_30_fu_967_p1;
    select_ln487_25_fu_1056_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_12_fu_1036_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_26_fu_1068_p3 <= 
        select_ln487_25_fu_1056_p3 when (or_ln487_12_fu_1050_p2(0) = '1') else 
        trunc_ln491_33_fu_1064_p1;
    select_ln487_27_fu_1153_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_13_fu_1133_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_28_fu_1165_p3 <= 
        select_ln487_27_fu_1153_p3 when (or_ln487_13_fu_1147_p2(0) = '1') else 
        trunc_ln491_36_fu_1161_p1;
    select_ln487_29_fu_1250_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_14_fu_1230_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_30_fu_1262_p3 <= 
        select_ln487_29_fu_1250_p3 when (or_ln487_14_fu_1244_p2(0) = '1') else 
        trunc_ln491_46_fu_1258_p1;
    select_ln487_31_fu_1347_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_15_fu_1327_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_32_fu_1359_p3 <= 
        select_ln487_31_fu_1347_p3 when (or_ln487_15_fu_1341_p2(0) = '1') else 
        trunc_ln491_48_fu_1355_p1;
    select_ln487_33_fu_1444_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_16_fu_1424_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_34_fu_1456_p3 <= 
        select_ln487_33_fu_1444_p3 when (or_ln487_16_fu_1438_p2(0) = '1') else 
        trunc_ln491_50_fu_1452_p1;
    select_ln487_35_fu_1541_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_17_fu_1521_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_36_fu_1553_p3 <= 
        select_ln487_35_fu_1541_p3 when (or_ln487_17_fu_1535_p2(0) = '1') else 
        trunc_ln491_52_fu_1549_p1;
    select_ln487_37_fu_1638_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_18_fu_1618_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_38_fu_1650_p3 <= 
        select_ln487_37_fu_1638_p3 when (or_ln487_18_fu_1632_p2(0) = '1') else 
        trunc_ln491_54_fu_1646_p1;
    select_ln487_39_fu_1735_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_19_fu_1715_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_40_fu_1747_p3 <= 
        select_ln487_39_fu_1735_p3 when (or_ln487_19_fu_1729_p2(0) = '1') else 
        trunc_ln491_56_fu_1743_p1;
    select_ln487_41_fu_1832_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_20_fu_1812_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln487_42_fu_1844_p3 <= 
        select_ln487_41_fu_1832_p3 when (or_ln487_20_fu_1826_p2(0) = '1') else 
        trunc_ln491_58_fu_1840_p1;
    select_ln487_fu_377_p3 <= 
        ap_const_lv14_2000 when (icmp_ln487_fu_357_p2(0) = '1') else 
        ap_const_lv14_0;
    select_ln491_13_fu_2160_p3 <= 
        ap_const_lv8_7F when (and_ln491_37_fu_2138_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_15_fu_2305_p3 <= 
        ap_const_lv8_7F when (and_ln491_42_fu_2283_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_17_fu_2450_p3 <= 
        ap_const_lv8_7F when (and_ln491_47_fu_2428_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_19_fu_2595_p3 <= 
        ap_const_lv8_7F when (and_ln491_52_fu_2573_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_21_fu_2740_p3 <= 
        ap_const_lv8_7F when (and_ln491_57_fu_2718_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_23_fu_2885_p3 <= 
        ap_const_lv8_7F when (and_ln491_62_fu_2863_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_25_fu_3030_p3 <= 
        ap_const_lv8_7F when (and_ln491_67_fu_3008_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_27_fu_3175_p3 <= 
        ap_const_lv8_7F when (and_ln491_72_fu_3153_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_28_fu_3189_p3 <= 
        select_ln491_27_fu_3175_p3 when (or_ln491_73_fu_3183_p2(0) = '1') else 
        add_ln491_28_fu_3090_p2;
    select_ln491_29_fu_3320_p3 <= 
        ap_const_lv8_7F when (and_ln491_77_fu_3298_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_30_fu_3334_p3 <= 
        select_ln491_29_fu_3320_p3 when (or_ln491_78_fu_3328_p2(0) = '1') else 
        add_ln491_30_fu_3235_p2;
    select_ln491_31_fu_3465_p3 <= 
        ap_const_lv8_7F when (and_ln491_82_fu_3443_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_32_fu_3479_p3 <= 
        select_ln491_31_fu_3465_p3 when (or_ln491_83_fu_3473_p2(0) = '1') else 
        add_ln491_32_fu_3380_p2;
    select_ln491_33_fu_3610_p3 <= 
        ap_const_lv8_7F when (and_ln491_87_fu_3588_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_34_fu_3624_p3 <= 
        select_ln491_33_fu_3610_p3 when (or_ln491_88_fu_3618_p2(0) = '1') else 
        add_ln491_34_fu_3525_p2;
    select_ln491_35_fu_3755_p3 <= 
        ap_const_lv8_7F when (and_ln491_92_fu_3733_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_36_fu_3769_p3 <= 
        select_ln491_35_fu_3755_p3 when (or_ln491_93_fu_3763_p2(0) = '1') else 
        add_ln491_36_fu_3670_p2;
    select_ln491_37_fu_3900_p3 <= 
        ap_const_lv8_7F when (and_ln491_97_fu_3878_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_38_fu_3914_p3 <= 
        select_ln491_37_fu_3900_p3 when (or_ln491_98_fu_3908_p2(0) = '1') else 
        add_ln491_38_fu_3815_p2;
    select_ln491_39_fu_4045_p3 <= 
        ap_const_lv8_7F when (and_ln491_102_fu_4023_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_40_fu_4059_p3 <= 
        select_ln491_39_fu_4045_p3 when (or_ln491_103_fu_4053_p2(0) = '1') else 
        add_ln491_40_fu_3960_p2;
    select_ln491_41_fu_4190_p3 <= 
        ap_const_lv8_7F when (and_ln491_107_fu_4168_p2(0) = '1') else 
        ap_const_lv8_80;
    select_ln491_42_fu_4204_p3 <= 
        select_ln491_41_fu_4190_p3 when (or_ln491_108_fu_4198_p2(0) = '1') else 
        add_ln491_42_fu_4105_p2;
    select_ln491_fu_2015_p3 <= 
        ap_const_lv8_7F when (and_ln491_32_fu_1993_p2(0) = '1') else 
        ap_const_lv8_80;
        sext_ln486_10_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_6_fu_825_p3),27));

        sext_ln486_11_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_7_fu_922_p3),27));

        sext_ln486_12_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_8_fu_1019_p3),27));

        sext_ln486_13_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_9_fu_1116_p3),27));

        sext_ln486_14_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_1_fu_1213_p3),27));

        sext_ln486_15_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_2_fu_1310_p3),27));

        sext_ln486_16_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_3_fu_1407_p3),27));

        sext_ln486_17_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_10_fu_1504_p3),27));

        sext_ln486_18_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_11_fu_1601_p3),27));

        sext_ln486_19_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_12_fu_1698_p3),27));

        sext_ln486_20_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_13_fu_1795_p3),27));

        sext_ln486_6_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln_fu_437_p3),27));

        sext_ln486_7_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_s_fu_534_p3),27));

        sext_ln486_8_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_4_fu_631_p3),27));

        sext_ln486_9_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln486_5_fu_728_p3),27));

        sext_ln486_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_340_p3),27));

    shl_ln2_fu_397_p3 <= (select_ln487_12_fu_389_p3 & ap_const_lv1_0);
    shl_ln491_10_fu_1464_p3 <= (select_ln487_34_fu_1456_p3 & ap_const_lv1_0);
    shl_ln491_11_fu_1561_p3 <= (select_ln487_36_fu_1553_p3 & ap_const_lv1_0);
    shl_ln491_12_fu_1658_p3 <= (select_ln487_38_fu_1650_p3 & ap_const_lv1_0);
    shl_ln491_13_fu_1755_p3 <= (select_ln487_40_fu_1747_p3 & ap_const_lv1_0);
    shl_ln491_14_fu_1852_p3 <= (select_ln487_42_fu_1844_p3 & ap_const_lv1_0);
    shl_ln491_1_fu_1076_p3 <= (select_ln487_26_fu_1068_p3 & ap_const_lv1_0);
    shl_ln491_2_fu_1173_p3 <= (select_ln487_28_fu_1165_p3 & ap_const_lv1_0);
    shl_ln491_3_fu_1270_p3 <= (select_ln487_30_fu_1262_p3 & ap_const_lv1_0);
    shl_ln491_4_fu_1367_p3 <= (select_ln487_32_fu_1359_p3 & ap_const_lv1_0);
    shl_ln491_5_fu_591_p3 <= (select_ln487_16_fu_583_p3 & ap_const_lv1_0);
    shl_ln491_6_fu_688_p3 <= (select_ln487_18_fu_680_p3 & ap_const_lv1_0);
    shl_ln491_7_fu_785_p3 <= (select_ln487_20_fu_777_p3 & ap_const_lv1_0);
    shl_ln491_8_fu_882_p3 <= (select_ln487_22_fu_874_p3 & ap_const_lv1_0);
    shl_ln491_9_fu_979_p3 <= (select_ln487_24_fu_971_p3 & ap_const_lv1_0);
    shl_ln491_s_fu_494_p3 <= (select_ln487_14_fu_486_p3 & ap_const_lv1_0);
    shl_ln_fu_340_p3 <= (trunc_ln486_reg_4260 & ap_const_lv1_0);
    sigmoid_10_fu_836_p2 <= std_logic_vector(signed(sext_ln486_10_fu_832_p1) + signed(ap_const_lv27_1000));
    sigmoid_11_fu_933_p2 <= std_logic_vector(signed(sext_ln486_11_fu_929_p1) + signed(ap_const_lv27_1000));
    sigmoid_12_fu_1030_p2 <= std_logic_vector(signed(sext_ln486_12_fu_1026_p1) + signed(ap_const_lv27_1000));
    sigmoid_13_fu_1127_p2 <= std_logic_vector(signed(sext_ln486_13_fu_1123_p1) + signed(ap_const_lv27_1000));
    sigmoid_14_fu_1224_p2 <= std_logic_vector(signed(sext_ln486_14_fu_1220_p1) + signed(ap_const_lv27_1000));
    sigmoid_15_fu_1321_p2 <= std_logic_vector(signed(sext_ln486_15_fu_1317_p1) + signed(ap_const_lv27_1000));
    sigmoid_16_fu_1418_p2 <= std_logic_vector(signed(sext_ln486_16_fu_1414_p1) + signed(ap_const_lv27_1000));
    sigmoid_17_fu_1515_p2 <= std_logic_vector(signed(sext_ln486_17_fu_1511_p1) + signed(ap_const_lv27_1000));
    sigmoid_18_fu_1612_p2 <= std_logic_vector(signed(sext_ln486_18_fu_1608_p1) + signed(ap_const_lv27_1000));
    sigmoid_19_fu_1709_p2 <= std_logic_vector(signed(sext_ln486_19_fu_1705_p1) + signed(ap_const_lv27_1000));
    sigmoid_20_fu_1806_p2 <= std_logic_vector(signed(sext_ln486_20_fu_1802_p1) + signed(ap_const_lv27_1000));
    sigmoid_6_fu_448_p2 <= std_logic_vector(signed(sext_ln486_6_fu_444_p1) + signed(ap_const_lv27_1000));
    sigmoid_7_fu_545_p2 <= std_logic_vector(signed(sext_ln486_7_fu_541_p1) + signed(ap_const_lv27_1000));
    sigmoid_8_fu_642_p2 <= std_logic_vector(signed(sext_ln486_8_fu_638_p1) + signed(ap_const_lv27_1000));
    sigmoid_9_fu_739_p2 <= std_logic_vector(signed(sext_ln486_9_fu_735_p1) + signed(ap_const_lv27_1000));
    sigmoid_fu_351_p2 <= std_logic_vector(signed(sext_ln486_fu_347_p1) + signed(ap_const_lv27_1000));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_2336_p3 <= add_ln491_17_reg_4421(6 downto 6);
    tmp_101_fu_2343_p3 <= add_ln491_17_reg_4421(5 downto 5);
    tmp_103_fu_2371_p3 <= add_ln491_18_fu_2365_p2(7 downto 7);
    tmp_104_fu_751_p3 <= sigmoid_9_fu_739_p2(26 downto 26);
    tmp_106_fu_2481_p3 <= add_ln491_19_reg_4448(6 downto 6);
    tmp_107_fu_2488_p3 <= add_ln491_19_reg_4448(5 downto 5);
    tmp_109_fu_2516_p3 <= add_ln491_20_fu_2510_p2(7 downto 7);
    tmp_110_fu_848_p3 <= sigmoid_10_fu_836_p2(26 downto 26);
    tmp_112_fu_2626_p3 <= add_ln491_21_reg_4475(6 downto 6);
    tmp_113_fu_2633_p3 <= add_ln491_21_reg_4475(5 downto 5);
    tmp_115_fu_2661_p3 <= add_ln491_22_fu_2655_p2(7 downto 7);
    tmp_116_fu_945_p3 <= sigmoid_11_fu_933_p2(26 downto 26);
    tmp_118_fu_2771_p3 <= add_ln491_23_reg_4502(6 downto 6);
    tmp_119_fu_2778_p3 <= add_ln491_23_reg_4502(5 downto 5);
    tmp_121_fu_2806_p3 <= add_ln491_24_fu_2800_p2(7 downto 7);
    tmp_122_fu_1042_p3 <= sigmoid_12_fu_1030_p2(26 downto 26);
    tmp_124_fu_2916_p3 <= add_ln491_25_reg_4529(6 downto 6);
    tmp_125_fu_2923_p3 <= add_ln491_25_reg_4529(5 downto 5);
    tmp_127_fu_2951_p3 <= add_ln491_26_fu_2945_p2(7 downto 7);
    tmp_128_fu_1139_p3 <= sigmoid_13_fu_1127_p2(26 downto 26);
    tmp_130_fu_3061_p3 <= add_ln491_27_reg_4556(6 downto 6);
    tmp_131_fu_3068_p3 <= add_ln491_27_reg_4556(5 downto 5);
    tmp_133_fu_3096_p3 <= add_ln491_28_fu_3090_p2(7 downto 7);
    tmp_134_fu_1236_p3 <= sigmoid_14_fu_1224_p2(26 downto 26);
    tmp_136_fu_3206_p3 <= add_ln491_29_reg_4583(6 downto 6);
    tmp_137_fu_3213_p3 <= add_ln491_29_reg_4583(5 downto 5);
    tmp_139_fu_3241_p3 <= add_ln491_30_fu_3235_p2(7 downto 7);
    tmp_140_fu_1333_p3 <= sigmoid_15_fu_1321_p2(26 downto 26);
    tmp_142_fu_3351_p3 <= add_ln491_31_reg_4610(6 downto 6);
    tmp_143_fu_3358_p3 <= add_ln491_31_reg_4610(5 downto 5);
    tmp_145_fu_3386_p3 <= add_ln491_32_fu_3380_p2(7 downto 7);
    tmp_146_fu_1430_p3 <= sigmoid_16_fu_1418_p2(26 downto 26);
    tmp_148_fu_3496_p3 <= add_ln491_33_reg_4637(6 downto 6);
    tmp_149_fu_3503_p3 <= add_ln491_33_reg_4637(5 downto 5);
    tmp_151_fu_3531_p3 <= add_ln491_34_fu_3525_p2(7 downto 7);
    tmp_152_fu_1527_p3 <= sigmoid_17_fu_1515_p2(26 downto 26);
    tmp_154_fu_3641_p3 <= add_ln491_35_reg_4664(6 downto 6);
    tmp_155_fu_3648_p3 <= add_ln491_35_reg_4664(5 downto 5);
    tmp_157_fu_3676_p3 <= add_ln491_36_fu_3670_p2(7 downto 7);
    tmp_158_fu_1624_p3 <= sigmoid_18_fu_1612_p2(26 downto 26);
    tmp_160_fu_3786_p3 <= add_ln491_37_reg_4691(6 downto 6);
    tmp_161_fu_3793_p3 <= add_ln491_37_reg_4691(5 downto 5);
    tmp_163_fu_3821_p3 <= add_ln491_38_fu_3815_p2(7 downto 7);
    tmp_164_fu_1721_p3 <= sigmoid_19_fu_1709_p2(26 downto 26);
    tmp_166_fu_3931_p3 <= add_ln491_39_reg_4718(6 downto 6);
    tmp_167_fu_3938_p3 <= add_ln491_39_reg_4718(5 downto 5);
    tmp_169_fu_3966_p3 <= add_ln491_40_fu_3960_p2(7 downto 7);
    tmp_170_fu_1818_p3 <= sigmoid_20_fu_1806_p2(26 downto 26);
    tmp_172_fu_4076_p3 <= add_ln491_41_reg_4745(6 downto 6);
    tmp_173_fu_4083_p3 <= add_ln491_41_reg_4745(5 downto 5);
    tmp_175_fu_4111_p3 <= add_ln491_42_fu_4105_p2(7 downto 7);
    tmp_82_fu_1901_p3 <= add_ln491_reg_4340(6 downto 6);
    tmp_83_fu_1908_p3 <= add_ln491_reg_4340(5 downto 5);
    tmp_85_fu_1936_p3 <= add_ln491_12_fu_1930_p2(7 downto 7);
    tmp_86_fu_460_p3 <= sigmoid_6_fu_448_p2(26 downto 26);
    tmp_88_fu_2046_p3 <= add_ln491_13_reg_4367(6 downto 6);
    tmp_89_fu_2053_p3 <= add_ln491_13_reg_4367(5 downto 5);
    tmp_91_fu_2081_p3 <= add_ln491_14_fu_2075_p2(7 downto 7);
    tmp_92_fu_557_p3 <= sigmoid_7_fu_545_p2(26 downto 26);
    tmp_94_fu_2191_p3 <= add_ln491_15_reg_4394(6 downto 6);
    tmp_95_fu_2198_p3 <= add_ln491_15_reg_4394(5 downto 5);
    tmp_97_fu_2226_p3 <= add_ln491_16_fu_2220_p2(7 downto 7);
    tmp_98_fu_654_p3 <= sigmoid_8_fu_642_p2(26 downto 26);
    tmp_fu_363_p3 <= sigmoid_fu_351_p2(26 downto 26);
    trunc_ln486_fu_186_p1 <= layer6_out_dout(25 - 1 downto 0);
    trunc_ln491_15_fu_2182_p4 <= add_ln491_15_reg_4394(13 downto 6);
    trunc_ln491_16_fu_419_p1 <= add_ln491_fu_405_p2(5 - 1 downto 0);
    trunc_ln491_17_fu_482_p1 <= sigmoid_6_fu_448_p2(14 - 1 downto 0);
    trunc_ln491_18_fu_516_p1 <= add_ln491_13_fu_502_p2(5 - 1 downto 0);
    trunc_ln491_19_fu_579_p1 <= sigmoid_7_fu_545_p2(14 - 1 downto 0);
    trunc_ln491_20_fu_613_p1 <= add_ln491_15_fu_599_p2(5 - 1 downto 0);
    trunc_ln491_21_fu_676_p1 <= sigmoid_8_fu_642_p2(14 - 1 downto 0);
    trunc_ln491_22_fu_2327_p4 <= add_ln491_17_reg_4421(13 downto 6);
    trunc_ln491_23_fu_710_p1 <= add_ln491_17_fu_696_p2(5 - 1 downto 0);
    trunc_ln491_24_fu_773_p1 <= sigmoid_9_fu_739_p2(14 - 1 downto 0);
    trunc_ln491_25_fu_2472_p4 <= add_ln491_19_reg_4448(13 downto 6);
    trunc_ln491_26_fu_807_p1 <= add_ln491_19_fu_793_p2(5 - 1 downto 0);
    trunc_ln491_27_fu_870_p1 <= sigmoid_10_fu_836_p2(14 - 1 downto 0);
    trunc_ln491_28_fu_2617_p4 <= add_ln491_21_reg_4475(13 downto 6);
    trunc_ln491_29_fu_904_p1 <= add_ln491_21_fu_890_p2(5 - 1 downto 0);
    trunc_ln491_30_fu_967_p1 <= sigmoid_11_fu_933_p2(14 - 1 downto 0);
    trunc_ln491_31_fu_2762_p4 <= add_ln491_23_reg_4502(13 downto 6);
    trunc_ln491_32_fu_1001_p1 <= add_ln491_23_fu_987_p2(5 - 1 downto 0);
    trunc_ln491_33_fu_1064_p1 <= sigmoid_12_fu_1030_p2(14 - 1 downto 0);
    trunc_ln491_34_fu_2907_p4 <= add_ln491_25_reg_4529(13 downto 6);
    trunc_ln491_35_fu_1098_p1 <= add_ln491_25_fu_1084_p2(5 - 1 downto 0);
    trunc_ln491_36_fu_1161_p1 <= sigmoid_13_fu_1127_p2(14 - 1 downto 0);
    trunc_ln491_37_fu_3052_p4 <= add_ln491_27_reg_4556(13 downto 6);
    trunc_ln491_38_fu_1195_p1 <= add_ln491_27_fu_1181_p2(5 - 1 downto 0);
    trunc_ln491_39_fu_3197_p4 <= add_ln491_29_reg_4583(13 downto 6);
    trunc_ln491_40_fu_3342_p4 <= add_ln491_31_reg_4610(13 downto 6);
    trunc_ln491_41_fu_3487_p4 <= add_ln491_33_reg_4637(13 downto 6);
    trunc_ln491_42_fu_3632_p4 <= add_ln491_35_reg_4664(13 downto 6);
    trunc_ln491_43_fu_3777_p4 <= add_ln491_37_reg_4691(13 downto 6);
    trunc_ln491_44_fu_3922_p4 <= add_ln491_39_reg_4718(13 downto 6);
    trunc_ln491_45_fu_4067_p4 <= add_ln491_41_reg_4745(13 downto 6);
    trunc_ln491_46_fu_1258_p1 <= sigmoid_14_fu_1224_p2(14 - 1 downto 0);
    trunc_ln491_47_fu_1292_p1 <= add_ln491_29_fu_1278_p2(5 - 1 downto 0);
    trunc_ln491_48_fu_1355_p1 <= sigmoid_15_fu_1321_p2(14 - 1 downto 0);
    trunc_ln491_49_fu_1389_p1 <= add_ln491_31_fu_1375_p2(5 - 1 downto 0);
    trunc_ln491_50_fu_1452_p1 <= sigmoid_16_fu_1418_p2(14 - 1 downto 0);
    trunc_ln491_51_fu_1486_p1 <= add_ln491_33_fu_1472_p2(5 - 1 downto 0);
    trunc_ln491_52_fu_1549_p1 <= sigmoid_17_fu_1515_p2(14 - 1 downto 0);
    trunc_ln491_53_fu_1583_p1 <= add_ln491_35_fu_1569_p2(5 - 1 downto 0);
    trunc_ln491_54_fu_1646_p1 <= sigmoid_18_fu_1612_p2(14 - 1 downto 0);
    trunc_ln491_55_fu_1680_p1 <= add_ln491_37_fu_1666_p2(5 - 1 downto 0);
    trunc_ln491_56_fu_1743_p1 <= sigmoid_19_fu_1709_p2(14 - 1 downto 0);
    trunc_ln491_57_fu_1777_p1 <= add_ln491_39_fu_1763_p2(5 - 1 downto 0);
    trunc_ln491_58_fu_1840_p1 <= sigmoid_20_fu_1806_p2(14 - 1 downto 0);
    trunc_ln491_59_fu_1874_p1 <= add_ln491_41_fu_1860_p2(5 - 1 downto 0);
    trunc_ln491_fu_385_p1 <= sigmoid_fu_351_p2(14 - 1 downto 0);
    trunc_ln491_s_fu_2037_p4 <= add_ln491_13_reg_4367(13 downto 6);
    trunc_ln_fu_1892_p4 <= add_ln491_reg_4340(13 downto 6);
    xor_ln491_100_fu_3460_p2 <= (tmp_141_reg_4617 xor or_ln491_82_fu_3454_p2);
    xor_ln491_101_fu_3539_p2 <= (tmp_151_fu_3531_p3 xor ap_const_lv1_1);
    xor_ln491_102_fu_3545_p2 <= (tmp_150_reg_4658 xor ap_const_lv1_1);
    xor_ln491_103_fu_3566_p2 <= (tmp_147_reg_4644 xor or_ln491_85_fu_3550_p2);
    xor_ln491_104_fu_3571_p2 <= (xor_ln491_103_fu_3566_p2 xor ap_const_lv1_1);
    xor_ln491_105_fu_3583_p2 <= (tmp_147_reg_4644 xor ap_const_lv1_1);
    xor_ln491_106_fu_3605_p2 <= (tmp_147_reg_4644 xor or_ln491_87_fu_3599_p2);
    xor_ln491_107_fu_3684_p2 <= (tmp_157_fu_3676_p3 xor ap_const_lv1_1);
    xor_ln491_108_fu_3690_p2 <= (tmp_156_reg_4685 xor ap_const_lv1_1);
    xor_ln491_109_fu_3711_p2 <= (tmp_153_reg_4671 xor or_ln491_90_fu_3695_p2);
    xor_ln491_110_fu_3716_p2 <= (xor_ln491_109_fu_3711_p2 xor ap_const_lv1_1);
    xor_ln491_111_fu_3728_p2 <= (tmp_153_reg_4671 xor ap_const_lv1_1);
    xor_ln491_112_fu_3750_p2 <= (tmp_153_reg_4671 xor or_ln491_92_fu_3744_p2);
    xor_ln491_113_fu_3829_p2 <= (tmp_163_fu_3821_p3 xor ap_const_lv1_1);
    xor_ln491_114_fu_3835_p2 <= (tmp_162_reg_4712 xor ap_const_lv1_1);
    xor_ln491_115_fu_3856_p2 <= (tmp_159_reg_4698 xor or_ln491_95_fu_3840_p2);
    xor_ln491_116_fu_3861_p2 <= (xor_ln491_115_fu_3856_p2 xor ap_const_lv1_1);
    xor_ln491_117_fu_3873_p2 <= (tmp_159_reg_4698 xor ap_const_lv1_1);
    xor_ln491_118_fu_3895_p2 <= (tmp_159_reg_4698 xor or_ln491_97_fu_3889_p2);
    xor_ln491_119_fu_3974_p2 <= (tmp_169_fu_3966_p3 xor ap_const_lv1_1);
    xor_ln491_120_fu_3980_p2 <= (tmp_168_reg_4739 xor ap_const_lv1_1);
    xor_ln491_121_fu_4001_p2 <= (tmp_165_reg_4725 xor or_ln491_100_fu_3985_p2);
    xor_ln491_122_fu_4006_p2 <= (xor_ln491_121_fu_4001_p2 xor ap_const_lv1_1);
    xor_ln491_123_fu_4018_p2 <= (tmp_165_reg_4725 xor ap_const_lv1_1);
    xor_ln491_124_fu_4040_p2 <= (tmp_165_reg_4725 xor or_ln491_102_fu_4034_p2);
    xor_ln491_125_fu_4119_p2 <= (tmp_175_fu_4111_p3 xor ap_const_lv1_1);
    xor_ln491_126_fu_4125_p2 <= (tmp_174_reg_4766 xor ap_const_lv1_1);
    xor_ln491_127_fu_4146_p2 <= (tmp_171_reg_4752 xor or_ln491_105_fu_4130_p2);
    xor_ln491_128_fu_4151_p2 <= (xor_ln491_127_fu_4146_p2 xor ap_const_lv1_1);
    xor_ln491_129_fu_4163_p2 <= (tmp_171_reg_4752 xor ap_const_lv1_1);
    xor_ln491_130_fu_4185_p2 <= (tmp_171_reg_4752 xor or_ln491_107_fu_4179_p2);
    xor_ln491_36_fu_1950_p2 <= (tmp_84_reg_4361 xor ap_const_lv1_1);
    xor_ln491_37_fu_1971_p2 <= (tmp_81_reg_4347 xor or_ln491_30_fu_1955_p2);
    xor_ln491_38_fu_1976_p2 <= (xor_ln491_37_fu_1971_p2 xor ap_const_lv1_1);
    xor_ln491_39_fu_1988_p2 <= (tmp_81_reg_4347 xor ap_const_lv1_1);
    xor_ln491_40_fu_2010_p2 <= (tmp_81_reg_4347 xor or_ln491_32_fu_2004_p2);
    xor_ln491_41_fu_2089_p2 <= (tmp_91_fu_2081_p3 xor ap_const_lv1_1);
    xor_ln491_42_fu_2095_p2 <= (tmp_90_reg_4388 xor ap_const_lv1_1);
    xor_ln491_43_fu_2116_p2 <= (tmp_87_reg_4374 xor or_ln491_35_fu_2100_p2);
    xor_ln491_44_fu_2121_p2 <= (xor_ln491_43_fu_2116_p2 xor ap_const_lv1_1);
    xor_ln491_45_fu_2133_p2 <= (tmp_87_reg_4374 xor ap_const_lv1_1);
    xor_ln491_46_fu_2155_p2 <= (tmp_87_reg_4374 xor or_ln491_37_fu_2149_p2);
    xor_ln491_47_fu_2234_p2 <= (tmp_97_fu_2226_p3 xor ap_const_lv1_1);
    xor_ln491_48_fu_2240_p2 <= (tmp_96_reg_4415 xor ap_const_lv1_1);
    xor_ln491_49_fu_2261_p2 <= (tmp_93_reg_4401 xor or_ln491_40_fu_2245_p2);
    xor_ln491_50_fu_2266_p2 <= (xor_ln491_49_fu_2261_p2 xor ap_const_lv1_1);
    xor_ln491_51_fu_2278_p2 <= (tmp_93_reg_4401 xor ap_const_lv1_1);
    xor_ln491_52_fu_2300_p2 <= (tmp_93_reg_4401 xor or_ln491_42_fu_2294_p2);
    xor_ln491_53_fu_2379_p2 <= (tmp_103_fu_2371_p3 xor ap_const_lv1_1);
    xor_ln491_54_fu_2385_p2 <= (tmp_102_reg_4442 xor ap_const_lv1_1);
    xor_ln491_55_fu_2406_p2 <= (tmp_99_reg_4428 xor or_ln491_45_fu_2390_p2);
    xor_ln491_56_fu_2411_p2 <= (xor_ln491_55_fu_2406_p2 xor ap_const_lv1_1);
    xor_ln491_57_fu_2423_p2 <= (tmp_99_reg_4428 xor ap_const_lv1_1);
    xor_ln491_58_fu_2445_p2 <= (tmp_99_reg_4428 xor or_ln491_47_fu_2439_p2);
    xor_ln491_59_fu_2524_p2 <= (tmp_109_fu_2516_p3 xor ap_const_lv1_1);
    xor_ln491_60_fu_2530_p2 <= (tmp_108_reg_4469 xor ap_const_lv1_1);
    xor_ln491_61_fu_2551_p2 <= (tmp_105_reg_4455 xor or_ln491_50_fu_2535_p2);
    xor_ln491_62_fu_2556_p2 <= (xor_ln491_61_fu_2551_p2 xor ap_const_lv1_1);
    xor_ln491_63_fu_2568_p2 <= (tmp_105_reg_4455 xor ap_const_lv1_1);
    xor_ln491_64_fu_2590_p2 <= (tmp_105_reg_4455 xor or_ln491_52_fu_2584_p2);
    xor_ln491_65_fu_2669_p2 <= (tmp_115_fu_2661_p3 xor ap_const_lv1_1);
    xor_ln491_66_fu_2675_p2 <= (tmp_114_reg_4496 xor ap_const_lv1_1);
    xor_ln491_67_fu_2696_p2 <= (tmp_111_reg_4482 xor or_ln491_55_fu_2680_p2);
    xor_ln491_68_fu_2701_p2 <= (xor_ln491_67_fu_2696_p2 xor ap_const_lv1_1);
    xor_ln491_69_fu_2713_p2 <= (tmp_111_reg_4482 xor ap_const_lv1_1);
    xor_ln491_70_fu_2735_p2 <= (tmp_111_reg_4482 xor or_ln491_57_fu_2729_p2);
    xor_ln491_71_fu_2814_p2 <= (tmp_121_fu_2806_p3 xor ap_const_lv1_1);
    xor_ln491_72_fu_2820_p2 <= (tmp_120_reg_4523 xor ap_const_lv1_1);
    xor_ln491_73_fu_2841_p2 <= (tmp_117_reg_4509 xor or_ln491_60_fu_2825_p2);
    xor_ln491_74_fu_2846_p2 <= (xor_ln491_73_fu_2841_p2 xor ap_const_lv1_1);
    xor_ln491_75_fu_2858_p2 <= (tmp_117_reg_4509 xor ap_const_lv1_1);
    xor_ln491_76_fu_2880_p2 <= (tmp_117_reg_4509 xor or_ln491_62_fu_2874_p2);
    xor_ln491_77_fu_2959_p2 <= (tmp_127_fu_2951_p3 xor ap_const_lv1_1);
    xor_ln491_78_fu_2965_p2 <= (tmp_126_reg_4550 xor ap_const_lv1_1);
    xor_ln491_79_fu_2986_p2 <= (tmp_123_reg_4536 xor or_ln491_65_fu_2970_p2);
    xor_ln491_80_fu_2991_p2 <= (xor_ln491_79_fu_2986_p2 xor ap_const_lv1_1);
    xor_ln491_81_fu_3003_p2 <= (tmp_123_reg_4536 xor ap_const_lv1_1);
    xor_ln491_82_fu_3025_p2 <= (tmp_123_reg_4536 xor or_ln491_67_fu_3019_p2);
    xor_ln491_83_fu_3104_p2 <= (tmp_133_fu_3096_p3 xor ap_const_lv1_1);
    xor_ln491_84_fu_3110_p2 <= (tmp_132_reg_4577 xor ap_const_lv1_1);
    xor_ln491_85_fu_3131_p2 <= (tmp_129_reg_4563 xor or_ln491_70_fu_3115_p2);
    xor_ln491_86_fu_3136_p2 <= (xor_ln491_85_fu_3131_p2 xor ap_const_lv1_1);
    xor_ln491_87_fu_3148_p2 <= (tmp_129_reg_4563 xor ap_const_lv1_1);
    xor_ln491_88_fu_3170_p2 <= (tmp_129_reg_4563 xor or_ln491_72_fu_3164_p2);
    xor_ln491_89_fu_3249_p2 <= (tmp_139_fu_3241_p3 xor ap_const_lv1_1);
    xor_ln491_90_fu_3255_p2 <= (tmp_138_reg_4604 xor ap_const_lv1_1);
    xor_ln491_91_fu_3276_p2 <= (tmp_135_reg_4590 xor or_ln491_75_fu_3260_p2);
    xor_ln491_92_fu_3281_p2 <= (xor_ln491_91_fu_3276_p2 xor ap_const_lv1_1);
    xor_ln491_93_fu_3293_p2 <= (tmp_135_reg_4590 xor ap_const_lv1_1);
    xor_ln491_94_fu_3315_p2 <= (tmp_135_reg_4590 xor or_ln491_77_fu_3309_p2);
    xor_ln491_95_fu_3394_p2 <= (tmp_145_fu_3386_p3 xor ap_const_lv1_1);
    xor_ln491_96_fu_3400_p2 <= (tmp_144_reg_4631 xor ap_const_lv1_1);
    xor_ln491_97_fu_3421_p2 <= (tmp_141_reg_4617 xor or_ln491_80_fu_3405_p2);
    xor_ln491_98_fu_3426_p2 <= (xor_ln491_97_fu_3421_p2 xor ap_const_lv1_1);
    xor_ln491_99_fu_3438_p2 <= (tmp_141_reg_4617 xor ap_const_lv1_1);
    xor_ln491_fu_1944_p2 <= (tmp_85_fu_1936_p3 xor ap_const_lv1_1);
    zext_ln491_10_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_54_fu_2645_p2),8));
    zext_ln491_11_fu_2796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_59_fu_2790_p2),8));
    zext_ln491_12_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_64_fu_2935_p2),8));
    zext_ln491_13_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_69_fu_3080_p2),8));
    zext_ln491_14_fu_3231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_74_fu_3225_p2),8));
    zext_ln491_15_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_79_fu_3370_p2),8));
    zext_ln491_16_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_84_fu_3515_p2),8));
    zext_ln491_17_fu_3666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_89_fu_3660_p2),8));
    zext_ln491_18_fu_3811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_94_fu_3805_p2),8));
    zext_ln491_19_fu_3956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_99_fu_3950_p2),8));
    zext_ln491_20_fu_4101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_104_fu_4095_p2),8));
    zext_ln491_6_fu_2071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_34_fu_2065_p2),8));
    zext_ln491_7_fu_2216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_39_fu_2210_p2),8));
    zext_ln491_8_fu_2361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_44_fu_2355_p2),8));
    zext_ln491_9_fu_2506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_49_fu_2500_p2),8));
    zext_ln491_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln491_fu_1920_p2),8));
end behav;
