01gb	10gb	20gb	30gb	40gb	50gb
Elapsed Time	11.463523	292.648497	294.632575	1014.615971	944.946182	1772.623967
Clockticks	205724400000	1003835700000	2688613200000	2900034900000	3926433000000	4147042200000
Instructions Retired	235932900000	1976066400000	4034427600000	6392150100000	8192070600000	8872640700000
CPI Rate	0.871961	0.507997	0.666418	0.453687	0.479297	0.467397
MUX Reliability	0.999874	0.993403	0.998007	0.999627	0.999193	0.999726
Front-End Bound	24.0	10.8	19.7	10.1	9.8	10.6
Front-End Latency	14.4	4.5	8.4	3.5	3.5	3.1
ICache Misses	2.0	1.3	1.0	1.2	1.2	0.6
ITLB Overhead	0.4	0.4	0.3	0.4	0.5	0.2
Branch Resteers	4.7	3.7	2.2	2.7	2.8	5.0
Mispredicts Resteers	3.4	3.0	1.8	2.3	2.3	4.6
Clears Resteers	0.1	0.1	0.1	0.1	0.1	0.1
Unknown Branches	1.2	0.6	0.4	0.4	0.4	0.3
DSB Switches	2.6	1.0	2.8	0.5	0.8	0.8
Length Changing Prefixes	0.0	0.0	0.0	0.0	0.0	0.0
MS Switches	0.6	1.1	2.1	1.7	1.5	1.1
Front-End Bandwidth	9.7	6.3	11.2	6.6	6.3	7.5
Front-End Bandwidth MITE	15.4	6.0	13.2	3.5	4.9	7.0
Front-End Bandwidth DSB	16.8	24.6	22.5	27.5	25.8	23.6
Front-End Bandwidth LSD	1.1	0.8	2.2	1.2	0.7	0.8
(Info) DSB Coverage	61.2	75.5	68.2	79.6	77.9	73.7
(Info) LSD Coverage	10.0	13.9	10.6	14.3	13.7	13.1
Bad Speculation	6.5	4.2	3.2	3.4	3.2	6.5
Branch Mispredict	6.4	4.1	3.0	3.3	3.1	6.4
Machine Clears	0.1	0.1	0.1	0.1	0.1	0.1
Back-End Bound	24.0	35.4	23.1	33.7	36.3	35.1
Memory Bound	16.7	15.9	13.0	13.6	15.4	13.6
L1 Bound	11.9	8.1	12.4	6.7	7.6	5.5
DTLB Overhead	5.0	2.7	4.0	2.4	2.9	2.7
Loads Blocked by Store Forwarding	0.0	0.1	0.1	0.2	0.1	0.1
Lock Latency	0.0	0.0	0.0	0.0	0.0	0.0
Split Loads	0.0	0.2	0.2	0.1	0.1	0.1
4K Aliasing	3.7	6.0	4.3	8.2	8.4	8.7
FB Full	64.3	66.3	82.4	52.5	59.1	40.1
L2 Bound	0.7	1.7	2.5	1.3	1.5	2.2
L3 Bound	4.5	2.5	2.2	2.5	2.3	4.6
Contested Accesses	2.7	3.4	1.4	0.8	0.9	0.5
Data Sharing	0.1	1.0	0.2	0.3	0.3	0.2
L3 Latency	11.5	9.7	6.1	11.3	9.9	27.7
SQ Full	2.5	1.6	4.9	1.1	1.4	0.8
DRAM Bound	18.7	11.4	11.9	7.6	9.5	5.4
Memory Bandwidth	44.8	26.6	30.7	27.6	29.6	31.2
Memory Latency	42.6	47.9	49.6	47.6	48.0	57.8
Local DRAM	30.2	36.7	20.9	24.0	28.2	23.1
Remote DRAM	0.0	0.0	2.1	0.2	1.6	0.1
Remote Cache	0.0	0.0	0.0	0.0	0.0	0.0
Store Bound	9.6	9.2	8.5	8.8	9.8	8.1
Store Latency	28.4	25.4	26.4	25.2	26.5	27.6
Store L2	1.6	3.9	3.0	4.5	4.3	4.3
Store L3	9.2	5.6	6.2	5.3	5.8	5.3
Store Memory	17.6	15.8	17.2	15.3	16.4	18.0
False Sharing	1.6	0.2	0.4	0.2	0.2	0.0
Split Stores	0.2	0.3	0.4	0.4	0.4	0.5
DTLB Store Overhead	0.8	0.5	0.7	0.4	0.4	0.4
Core Bound	7.3	19.5	10.2	20.1	20.9	21.6
Divider	1.5	2.0	2.3	2.2	2.2	2.1
Port Utilization	19.9	40.5	29.5	39.6	41.6	41.1
Cycles of 0 Ports Utilized	65.1	41.2	63.8	41.1	41.2	38.3
Cycles of 1 Port Utilized	13.4	7.6	12.2	7.2	7.6	7.6
Cycles of 2 Ports Utilized	16.7	10.6	16.6	9.9	10.2	9.3
Cycles of 3+ Ports Utilized	35.1	23.0	35.0	24.0	23.4	21.4
Port 0	22.5	28.3	27.0	28.0	28.2	25.3
Port 1	22.1	24.9	25.1	26.4	24.7	23.3
Port 2	36.8	36.3	37.0	39.8	37.2	38.9
Port 3	37.5	37.5	37.9	41.1	38.5	39.9
Port 4	25.5	24.0	26.6	27.3	25.4	27.0
Port 5	22.1	25.6	25.7	26.4	26.1	24.3
Port 6	40.5	41.4	44.0	42.5	42.4	41.2
Port 7	15.9	14.8	15.6	17.1	15.9	16.0
Vector Capacity Usage (FPU)	0.0	21.0	20.9	20.9	20.9	20.9
Retiring	45.4	49.5	54.0	52.8	50.7	47.7
General Retirement	44.6	48.7	52.3	51.8	49.7	47.0
FP Arithmetic	0.0	0.2	0.2	0.2	0.2	0.3
FP x87	0.0	0.1	0.1	0.1	0.1	0.1
FP Scalar	0.0	0.2	0.2	0.2	0.2	0.2
FP Vector	0.0	0.0	0.0	0.0	0.0	0.0
Other	100.0	99.8	99.8	99.8	99.8	99.7
Microcode Sequencer	0.8	0.9	1.7	1.0	1.0	0.8
Assists	0.0	0.0	0.0	0.0	0.0	0.0
Total Thread Count	147	149	152	157	157	118
Paused Time	0.0	0.0	0.0	0.0	0.0	0.0
Frame Count	19	47	62	106	127	357
