[{"DBLP title": "Evaluating the Performance Efficiency of a Soft-Processor, Variable-Length, Parallel-Execution-Unit Architecture for FPGAs Using the RISC-V ISA.", "DBLP authors": ["Eric Matthews", "Zavier Aguila", "Lesley Shannon"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00010", "OA papers": [{"PaperId": "https://openalex.org/W2892310816", "PaperTitle": "Evaluating the Performance Efficiency of a Soft-Processor, Variable-Length, Parallel-Execution-Unit Architecture for FPGAs Using the RISC-V ISA", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Simon Fraser University": 3.0}, "Authors": ["Eric Matthews", "Zavier Aguila", "Lesley Shannon"]}]}, {"DBLP title": "ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA.", "DBLP authors": ["Zhenyuan Ruan", "Tong He", "Bojie Li", "Peipei Zhou", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00011", "OA papers": [{"PaperId": "https://openalex.org/W2889893422", "PaperTitle": "ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Los Angeles": 4.0, "University of Science and Technology of China": 1.0}, "Authors": ["Zhenyuan Ruan", "Tong-Chuan He", "Bojie Li", "Peipei Zhou", "Jason Cong"]}]}, {"DBLP title": "Hoplite-Q: Priority-Aware Routing in FPGA Overlay NoCs.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00012", "OA papers": [{"PaperId": "https://openalex.org/W2890488664", "PaperTitle": "Hoplite-Q: Priority-Aware Routing in FPGA Overlay NoCs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 1.0, "University of Waterloo": 1.0}, "Authors": ["Siddhartha", "Nachiket Kapre"]}]}, {"DBLP title": "A Bandwidth-Optimized Routing Algorithm for Hybrid FPGA Networks-on-Chip.", "DBLP authors": ["Shivukumar B. Patil", "Tianqi Liu", "Russell Tessier"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00013", "OA papers": [{"PaperId": "https://openalex.org/W2890651543", "PaperTitle": "A Bandwidth-Optimized Routing Algorithm for Hybrid FPGA Networks-on-Chip", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Shivukumar B. Patil", "Tianqi Liu", "Russell Tessier"]}]}, {"DBLP title": "Improved Lightweight Implementations of CAESAR Authenticated Ciphers.", "DBLP authors": ["Farnoud Farahmand", "William Diehl", "Abubakr Abdulgadir", "Jens-Peter Kaps", "Kris Gaj"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00014", "OA papers": [{"PaperId": "https://openalex.org/W2890106877", "PaperTitle": "Improved Lightweight Implementations of CAESAR Authenticated Ciphers", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"George Mason University": 4.0, "Virginia Tech": 1.0}, "Authors": ["Farnoud Farahmand", "William Diehl", "Abubakr Abdulgadir", "Jens-Peter Kaps", "Kris Gaj"]}]}, {"DBLP title": "High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms.", "DBLP authors": ["Weikang Qiao", "Jieqiong Du", "Zhenman Fang", "Michael Lo", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00015", "OA papers": [{"PaperId": "https://openalex.org/W2892187475", "PaperTitle": "High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California at Los Angeles": 4.5, "Xilinx (United States)": 0.5, "Center for mm Wave Smart Radar Systems and Technologies": 1.0}, "Authors": ["Weikang Qiao", "Jieqiong Du", "Zhenman Fang", "Michael K. Lo", "Mau-Chung Frank Chang", "Jason Cong"]}]}, {"DBLP title": "FPGA Side Channel Attacks without Physical Access.", "DBLP authors": ["Chethan Ramesh", "Shivukumar B. Patil", "Siva Nishok Dhanuskodi", "George Provelengios", "S\u00e9bastien Pillement", "Daniel E. Holcomb", "Russell Tessier"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00016", "OA papers": [{"PaperId": "https://openalex.org/W2892344663", "PaperTitle": "FPGA Side Channel Attacks without Physical Access", "Year": 2018, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"University of Massachusetts Amherst": 6.0, "Nantes Universit\u00e9": 1.0}, "Authors": ["Chethan Ramesh", "Shivukumar B. Patil", "Siva Nishok Dhanuskodi", "George Provelengios", "S\u00e9bastien Pillement", "Daniel Holcomb", "Russell Tessier"]}]}, {"DBLP title": "Inheriting Software Security Policies within Hardware IP Components.", "DBLP authors": ["Festus Hategekimana", "Joel Mandebi Mbongue", "Md Jubaer Hossain Pantho", "Christophe Bobda"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00017", "OA papers": [{"PaperId": "https://openalex.org/W2890431061", "PaperTitle": "Inheriting Software Security Policies within Hardware IP Components", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Arkansas at Fayetteville": 4.0}, "Authors": ["Festus Hategekimana", "Joel Mandebi Mbongue", "Jubaer Hossain Pantho", "Christophe Bobda"]}]}, {"DBLP title": "ReBNet: Residual Binarized Neural Network.", "DBLP authors": ["Mohammad Ghasemzadeh", "Mohammad Samragh", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00018", "OA papers": [{"PaperId": "https://openalex.org/W2963427045", "PaperTitle": "ReBNet: Residual Binarized Neural Network", "Year": 2018, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohammad Ali Ghasemzadeh", "Mohammad Samragh", "Farinaz Koushanfar"]}]}, {"DBLP title": "FlexiGAN: An End-to-End Solution for FPGA Acceleration of Generative Adversarial Networks.", "DBLP authors": ["Amir Yazdanbakhsh", "Michael Brzozowski", "Behnam Khaleghi", "Soroush Ghodrati", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00019", "OA papers": [{"PaperId": "https://openalex.org/W2891976760", "PaperTitle": "FlexiGAN: An End-to-End Solution for FPGA Acceleration of Generative Adversarial Networks", "Year": 2018, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Georgia Institute of Technology": 3.0, "University of California, San Diego": 2.0, "Qualcomm (United Kingdom)": 1.0, "Coordinated Science Lab": 0.5, "National Center for Supercomputing Applications": 0.5}, "Authors": ["Amir Yazdanbakhsh", "Michael Brzozowski", "Behnam Khaleghi", "Soroush Ghodrati", "Kambiz Samadi", "Nam Kim", "Hadi Esmaeilzadeh"]}]}, {"DBLP title": "Exploration of Low Numeric Precision Deep Learning Inference Using Intel\u00ae FPGAs.", "DBLP authors": ["Philip Colangelo", "Nasibeh Nasiri", "Eriko Nurvitadhi", "Asit K. Mishra", "Martin Margala", "Kevin Nealis"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00020", "OA papers": [{"PaperId": "https://openalex.org/W2962728029", "PaperTitle": "Exploration of Low Numeric Precision Deep Learning Inference Using Intel\u00ae FPGAs", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Intel (United States)": 4.0, "University of Massachusetts Lowell": 2.0}, "Authors": ["Philip Colangelo", "Nasibeh Nasiri", "Eriko Nurvitadhi", "Asit K. Mishra", "Martin Margala", "Kevin Nealis"]}]}, {"DBLP title": "FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters.", "DBLP authors": ["Tong Geng", "Tianqi Wang", "Ahmed Sanaullah", "Chen Yang", "Rui Xu", "Rushi Patel", "Martin C. Herbordt"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00021", "OA papers": [{"PaperId": "https://openalex.org/W2890068895", "PaperTitle": "FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters", "Year": 2018, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Boston University": 4.0, "University of Science and Technology of China": 2.0, "St. Louis Children's Hospital": 1.0}, "Authors": ["Tong Geng", "Tianqi Wang", "Ahmed Sanaullah", "Chen Yang", "Rui-Hua Xu", "Rushi Patel", "Martin C. Herbordt"]}]}, {"DBLP title": "Hot & Spicy: Improving Productivity with Python and HLS for FPGAs.", "DBLP authors": ["Sam Skalicky", "Joshua S. Monson", "Andrew G. Schmidt", "Matthew French"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00022", "OA papers": [{"PaperId": "https://openalex.org/W2890823284", "PaperTitle": "Hot &amp; Spicy: Improving Productivity with Python and HLS for FPGAs", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Xilinx (United States)": 1.0, "University of Southern California": 2.0}, "Authors": ["Sam Skalicky", "Joshua S. Monson", "Andrew H. Schmidt", "Matthew French"]}]}, {"DBLP title": "Understanding Performance Differences of FPGAs and GPUs.", "DBLP authors": ["Jason Cong", "Zhenman Fang", "Michael Lo", "Hanrui Wang", "Jingxian Xu", "Shaochong Zhang"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00023", "OA papers": [{"PaperId": "https://openalex.org/W2891911973", "PaperTitle": "Understanding Performance Differences of FPGAs and GPUs", "Year": 2018, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California, Los Angeles": 4.0, "Xilinx (United States)": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Jason Cong", "Zhenman Fang", "Michael K. Lo", "Hanrui Wang", "Jing-Xian Xu", "Shaochong Zhang"]}]}, {"DBLP title": "High-Frequency Absorption-FIFO Pipelining for Stratix 10 HyperFlex.", "DBLP authors": ["Madison N. Emas", "Austin Baylis", "Greg Stitt"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00024", "OA papers": [{"PaperId": "https://openalex.org/W2890463535", "PaperTitle": "High-Frequency Absorption-FIFO Pipelining for Stratix 10 HyperFlex", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Madison N. Emas", "Austin Baylis", "Greg Stitt"]}]}, {"DBLP title": "Concurrency-Aware Thread Scheduling for High-Level Synthesis.", "DBLP authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00025", "OA papers": [{"PaperId": "https://openalex.org/W2890891084", "PaperTitle": "Concurrency-Aware Thread Scheduling for High-Level Synthesis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Nadesh Ramanathan", "George A. Constantinides", "John Wickerson"]}]}, {"DBLP title": "High-Level Synthesis of FPGA Circuits with Multiple Clock Domains.", "DBLP authors": ["Omar Ragheb", "Jason Helge Anderson"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00026", "OA papers": [{"PaperId": "https://openalex.org/W2889995311", "PaperTitle": "High-Level Synthesis of FPGA Circuits with Multiple Clock Domains", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Omar Ragheb", "Jason H. Anderson"]}]}, {"DBLP title": "LegUp-NoC: High-Level Synthesis of Loops with Indirect Addressing.", "DBLP authors": ["Asif Islam", "Nachiket Kapre"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00027", "OA papers": [{"PaperId": "https://openalex.org/W2890949959", "PaperTitle": "LegUp-NoC: High-Level Synthesis of Loops with Indirect Addressing", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Waterloo": 1.0}, "Authors": ["Asif Islam", "Nachiket Kapre"]}]}, {"DBLP title": "Latte: Locality Aware Transformation for High-Level Synthesis.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00028", "OA papers": [{"PaperId": "https://openalex.org/W2892147049", "PaperTitle": "Latte: Locality Aware Transformation for High-Level Synthesis", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"]}]}, {"DBLP title": "Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning.", "DBLP authors": ["Steve Dai", "Yuan Zhou", "Hang Zhang", "Ecenur Ustun", "Evangeline F. Y. Young", "Zhiru Zhang"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00029", "OA papers": [{"PaperId": "https://openalex.org/W2889669826", "PaperTitle": "Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning", "Year": 2018, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Cornell University": 5.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Steve Dai", "Yuan Zhou", "Hang Zhang", "Ecenur Ustun", "Evangeline F. Y. Young", "Zhiru Zhang"]}]}, {"DBLP title": "RapidWright: Enabling Custom Crafted Implementations for FPGAs.", "DBLP authors": ["Chris Lavin", "Alireza Kaviani"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00030", "OA papers": [{"PaperId": "https://openalex.org/W2891839221", "PaperTitle": "RapidWright: Enabling Custom Crafted Implementations for FPGAs", "Year": 2018, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Xilinx (United States)": 2.0}, "Authors": ["Christopher Lavin", "Alireza S. Kaviani"]}]}, {"DBLP title": "Improving the Effectiveness of TMR Designs on FPGAs with SEU-Aware Incremental Placement.", "DBLP authors": ["Matthew Cannon", "Andrew M. Keller", "Michael J. Wirthlin"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00031", "OA papers": [{"PaperId": "https://openalex.org/W2891034350", "PaperTitle": "Improving the Effectiveness of TMR Designs on FPGAs with SEU-Aware Incremental Placement", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Brigham Young University": 3.0}, "Authors": ["Matthew V. Cannon", "Andrew Keller", "Michael Wirthlin"]}]}, {"DBLP title": "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ.", "DBLP authors": ["Jeffrey Goeders", "Tanner Gaskin", "Brad L. Hutchings"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00032", "OA papers": [{"PaperId": "https://openalex.org/W2889854081", "PaperTitle": "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brigham Young University": 3.0}, "Authors": ["Jeffrey Goeders", "Tanner Gaskin", "Brian L. Hutchings"]}]}, {"DBLP title": "HODS: Hardware Object Deserialization Inside SSD Storage.", "DBLP authors": ["Dongyang Li", "Fei Wu", "Yang Weng", "Qing Yang", "Changsheng Xie"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00033", "OA papers": [{"PaperId": "https://openalex.org/W2889559824", "PaperTitle": "HODS: Hardware Object Deserialization Inside SSD Storage", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Rhode Island": 2.0, "Huazhong University of Science and Technology": 1.0}, "Authors": ["Dongyang Li", "Fei Wu", "Yang Weng", "Qing Yang", "Changsheng Xie"]}]}, {"DBLP title": "CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms.", "DBLP authors": ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00034", "OA papers": [{"PaperId": "https://openalex.org/W2807124777", "PaperTitle": "CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hong Kong University of Science and Technology": 1.0, "Indian Institute of Technology Indore": 1.0, "University of Electronic Science and Technology of China": 1.0, "Peking University": 1.0}, "Authors": ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"]}]}, {"DBLP title": "Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments.", "DBLP authors": ["Abhishek Kumar Jain", "G. Scott Lloyd", "Maya B. Gokhale"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00035", "OA papers": [{"PaperId": "https://openalex.org/W2891314768", "PaperTitle": "Microscope on Memory: MPSoC-Enabled Computer Memory System Assessments", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanyang Technological University": 1.0, "Lawrence Livermore National Laboratory": 1.0}, "Authors": ["Abhishek Jain", "Scott Lloyd", "Maya Gokhale"]}]}, {"DBLP title": "FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos.", "DBLP authors": ["Zhuolun He", "Hanxian Huang", "Ming Jiang", "Yuanchao Bai", "Guojie Luo"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00036", "OA papers": [{"PaperId": "https://openalex.org/W2890506290", "PaperTitle": "FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Peking University": 5.0}, "Authors": ["Zhuolun He", "Hanxian Huang", "Ming Jiang", "Yuanchao Bai", "Guojie Luo"]}]}, {"DBLP title": "OpenCL-Based FPGA Design to Accelerate the Nodal Discontinuous Galerkin Method for Unstructured Meshes.", "DBLP authors": ["Tobias Kenter", "Gopinath Mahale", "Samer Alhaddad", "Yevgen Grynko", "Christian Schmitt", "Ayesha Afzal", "Frank Hannig", "Jens F\u00f6rstner", "Christian Plessl"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00037", "OA papers": [{"PaperId": "https://openalex.org/W2891447580", "PaperTitle": "OpenCL-Based FPGA Design to Accelerate the Nodal Discontinuous Galerkin Method for Unstructured Meshes", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Paderborn University": 6.0, "University of Erlangen-Nuremberg": 3.0}, "Authors": ["Tobias Kenter", "Gopinath Mahale", "Samer Alhaddad", "Yevgen Grynko", "Christian Schmitt", "Ayesha Afzal", "Frank Hannig", "Jens F\u00f6rstner", "Christian Plessl"]}]}, {"DBLP title": "A High-Performance and Cost-Effective Hardware Merge Sorter without Feedback Datapath.", "DBLP authors": ["Makoto Saitoh", "Elsayed A. Elsayed", "Thiem Van Chu", "Susumu Mashimo", "Kenji Kise"], "year": 2018, "doi": "https://doi.org/10.1109/FCCM.2018.00038", "OA papers": [{"PaperId": "https://openalex.org/W2890524446", "PaperTitle": "A High-Performance and Cost-Effective Hardware Merge Sorter without Feedback Datapath", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Tokyo Institute of Technology": 4.0, "Kyushu University": 1.0}, "Authors": ["Makoto Saitoh", "Elsayed A. Elsayed", "Thiem Van Chu", "Susumu Mashimo", "Kenji Kise"]}]}]