/*
* #############################################################################
* # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
* #############################################################################
*  This file was automatically generated using the following command:
*    sxra c_header -o apb_dma_pull.h --prefix DMA_PULL_ ../../../fcnet_top/sub/common_src/dma_push_pull/docs/DMA_Pull_Specification.docx
* -----------------------------------------------------------------------------
*/
#ifndef APB_DMA_PULL__H
#define APB_DMA_PULL__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace SpaceX {
#endif

/*
* Register: CTRL0
*   Offset is absolute
*/
#define DMA_PULL_CTRL0_REG_OFFSET    0x00000000u

#define DMA_PULL_CTRL0__ENABLE_bp    0u
#define DMA_PULL_CTRL0__ENABLE_bm    0x00000001u
#define DMA_PULL_CTRL0__ENABLE_bc    1u
#define DMA_PULL_CTRL0__DROP_ALL_bp    1u
#define DMA_PULL_CTRL0__DROP_ALL_bm    0x00000002u
#define DMA_PULL_CTRL0__DROP_ALL_bc    1u
#define DMA_PULL_CTRL0__RESET_STATS_bp    2u
#define DMA_PULL_CTRL0__RESET_STATS_bm    0x00000004u
#define DMA_PULL_CTRL0__RESET_STATS_bc    1u
#define DMA_PULL_CTRL0__RESET_FSM_bp    3u
#define DMA_PULL_CTRL0__RESET_FSM_bm    0x00000008u
#define DMA_PULL_CTRL0__RESET_FSM_bc    1u
#define DMA_PULL_CTRL0__SW_RESET_bp    4u
#define DMA_PULL_CTRL0__SW_RESET_bm    0x00000010u
#define DMA_PULL_CTRL0__SW_RESET_bc    1u
#define DMA_PULL_CTRL0__CLR_ON_RD_bp    5u
#define DMA_PULL_CTRL0__CLR_ON_RD_bm    0x00000020u
#define DMA_PULL_CTRL0__CLR_ON_RD_bc    1u
#define DMA_PULL_CTRL0__DATA_OUT_READY_bp    6u
#define DMA_PULL_CTRL0__DATA_OUT_READY_bm    0x00000040u
#define DMA_PULL_CTRL0__DATA_OUT_READY_bc    1u
#define DMA_PULL_CTRL0__DESC_OUT_READY_bp    7u
#define DMA_PULL_CTRL0__DESC_OUT_READY_bm    0x00000080u
#define DMA_PULL_CTRL0__DESC_OUT_READY_bc    1u
#define DMA_PULL_CTRL0__FLUSH_PTR_FIFOS_bp    14u
#define DMA_PULL_CTRL0__FLUSH_PTR_FIFOS_bm    0x00004000u
#define DMA_PULL_CTRL0__FLUSH_PTR_FIFOS_bc    1u
#define DMA_PULL_CTRL0__FLUSH_DATA_FIFOS_bp    15u
#define DMA_PULL_CTRL0__FLUSH_DATA_FIFOS_bm    0x00008000u
#define DMA_PULL_CTRL0__FLUSH_DATA_FIFOS_bc    1u

/*
* Register: CTRL1
*   Offset is absolute
*/
#define DMA_PULL_CTRL1_REG_OFFSET    0x00000004u

#define DMA_PULL_CTRL1__CID_bp    0u
#define DMA_PULL_CTRL1__CID_bm    0x0000000Fu
#define DMA_PULL_CTRL1__CID_bc    4u

/*
* Register: STATUS0
*   Offset is absolute
*/
#define DMA_PULL_STATUS0_REG_OFFSET    0x00000008u

#define DMA_PULL_STATUS0__NUM_PKTS_PULLED_bp    0u
#define DMA_PULL_STATUS0__NUM_PKTS_PULLED_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS0__NUM_PKTS_PULLED_bc    32u

/*
* Register: STATUS1
*   Offset is absolute
*/
#define DMA_PULL_STATUS1_REG_OFFSET    0x0000000Cu

#define DMA_PULL_STATUS1__STATE_bp    0u
#define DMA_PULL_STATUS1__STATE_bm    0x0000000Fu
#define DMA_PULL_STATUS1__STATE_bc    4u
#define DMA_PULL_STATUS1__KEEP_FIFO_EMPTY_bp    4u
#define DMA_PULL_STATUS1__KEEP_FIFO_EMPTY_bm    0x00000010u
#define DMA_PULL_STATUS1__KEEP_FIFO_EMPTY_bc    1u
#define DMA_PULL_STATUS1__READY_LOW_bp    5u
#define DMA_PULL_STATUS1__READY_LOW_bm    0x00000020u
#define DMA_PULL_STATUS1__READY_LOW_bc    1u
#define DMA_PULL_STATUS1__PKTS_DROPPED_bp    6u
#define DMA_PULL_STATUS1__PKTS_DROPPED_bm    0x00000040u
#define DMA_PULL_STATUS1__PKTS_DROPPED_bc    1u
#define DMA_PULL_STATUS1__LINK_ID_MISMATCH_CNTR_bp    7u
#define DMA_PULL_STATUS1__LINK_ID_MISMATCH_CNTR_bm    0x00007F80u
#define DMA_PULL_STATUS1__LINK_ID_MISMATCH_CNTR_bc    8u
#define DMA_PULL_STATUS1__PKT_LEN_WIDTH_bp    15u
#define DMA_PULL_STATUS1__PKT_LEN_WIDTH_bm    0x007F8000u
#define DMA_PULL_STATUS1__PKT_LEN_WIDTH_bc    8u
#define DMA_PULL_STATUS1__NUM_LINKS_bp    23u
#define DMA_PULL_STATUS1__NUM_LINKS_bm    0x01800000u
#define DMA_PULL_STATUS1__NUM_LINKS_bc    2u
#define DMA_PULL_STATUS1__ONE_ENTRY_bp    25u
#define DMA_PULL_STATUS1__ONE_ENTRY_bm    0x02000000u
#define DMA_PULL_STATUS1__ONE_ENTRY_bc    1u
#define DMA_PULL_STATUS1__TAG_OFFSET_bp    26u
#define DMA_PULL_STATUS1__TAG_OFFSET_bm    0x1C000000u
#define DMA_PULL_STATUS1__TAG_OFFSET_bc    3u
#define DMA_PULL_STATUS1__TAG_WIDTH_bp    29u
#define DMA_PULL_STATUS1__TAG_WIDTH_bm    0xE0000000u
#define DMA_PULL_STATUS1__TAG_WIDTH_bc    3u

/*
* Array of Register: PKT_TAG[]
*   Offset is absolute
*/
#define DMA_PULL_PKT_TAGx_REG_OFFSET    0x00000010u
#define DMA_PULL_PKT_TAGx_REG_COUNT     2u
#define DMA_PULL_PKT_TAGx_REG_INCR      0x00000004u

#define DMA_PULL_PKT_TAGx__TAG_bp    0u
#define DMA_PULL_PKT_TAGx__TAG_bm    0xFFFFFFFFu
#define DMA_PULL_PKT_TAGx__TAG_bc    32u

/*
* Register: FREE_FIFO_RD_DESC
*   Offset is absolute
*/
#define DMA_PULL_FREE_FIFO_RD_DESC_REG_OFFSET    0x00000018u

#define DMA_PULL_FREE_FIFO_RD_DESC__ADDRESS_bp    0u
#define DMA_PULL_FREE_FIFO_RD_DESC__ADDRESS_bm    0xFFFFFFFFu
#define DMA_PULL_FREE_FIFO_RD_DESC__ADDRESS_bc    32u

/*
* Register: FREE_FIFO_CTRL
*   Offset is absolute
*/
#define DMA_PULL_FREE_FIFO_CTRL_REG_OFFSET    0x0000001Cu

#define DMA_PULL_FREE_FIFO_CTRL__AE_THRESH_bp    0u
#define DMA_PULL_FREE_FIFO_CTRL__AE_THRESH_bm    0x000000FFu
#define DMA_PULL_FREE_FIFO_CTRL__AE_THRESH_bc    8u
#define DMA_PULL_FREE_FIFO_CTRL__FLUSH_bp    15u
#define DMA_PULL_FREE_FIFO_CTRL__FLUSH_bm    0x00008000u
#define DMA_PULL_FREE_FIFO_CTRL__FLUSH_bc    1u
#define DMA_PULL_FREE_FIFO_CTRL__AF_THRESH_bp    16u
#define DMA_PULL_FREE_FIFO_CTRL__AF_THRESH_bm    0xFFFF0000u
#define DMA_PULL_FREE_FIFO_CTRL__AF_THRESH_bc    16u

/*
* Register: FREE_FIFO_STATUS
*   Offset is absolute
*/
#define DMA_PULL_FREE_FIFO_STATUS_REG_OFFSET    0x00000020u

#define DMA_PULL_FREE_FIFO_STATUS__EMPTY_bp    0u
#define DMA_PULL_FREE_FIFO_STATUS__EMPTY_bm    0x00000001u
#define DMA_PULL_FREE_FIFO_STATUS__EMPTY_bc    1u
#define DMA_PULL_FREE_FIFO_STATUS__FULL_bp    1u
#define DMA_PULL_FREE_FIFO_STATUS__FULL_bm    0x00000002u
#define DMA_PULL_FREE_FIFO_STATUS__FULL_bc    1u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_EMPTY_bp    2u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_EMPTY_bm    0x00000004u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_EMPTY_bc    1u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_FULL_bp    3u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_FULL_bm    0x00000008u
#define DMA_PULL_FREE_FIFO_STATUS__ALMOST_FULL_bc    1u
#define DMA_PULL_FREE_FIFO_STATUS__NUM_ENTRIES_bp    16u
#define DMA_PULL_FREE_FIFO_STATUS__NUM_ENTRIES_bm    0xFFFF0000u
#define DMA_PULL_FREE_FIFO_STATUS__NUM_ENTRIES_bc    16u

/*
* Register: WORK_FIFO_WR_DESC
*   Offset is absolute
*/
#define DMA_PULL_WORK_FIFO_WR_DESC_REG_OFFSET    0x00000024u

#define DMA_PULL_WORK_FIFO_WR_DESC__ADDRESS_bp    0u
#define DMA_PULL_WORK_FIFO_WR_DESC__ADDRESS_bm    0xFFFFFFFFu
#define DMA_PULL_WORK_FIFO_WR_DESC__ADDRESS_bc    32u

/*
* Register: WORK_FIFO_CTRL
*   Offset is absolute
*/
#define DMA_PULL_WORK_FIFO_CTRL_REG_OFFSET    0x00000028u

#define DMA_PULL_WORK_FIFO_CTRL__AE_THRESH_bp    0u
#define DMA_PULL_WORK_FIFO_CTRL__AE_THRESH_bm    0x000000FFu
#define DMA_PULL_WORK_FIFO_CTRL__AE_THRESH_bc    8u
#define DMA_PULL_WORK_FIFO_CTRL__FLUSH_bp    15u
#define DMA_PULL_WORK_FIFO_CTRL__FLUSH_bm    0x00008000u
#define DMA_PULL_WORK_FIFO_CTRL__FLUSH_bc    1u
#define DMA_PULL_WORK_FIFO_CTRL__AF_THRESH_bp    16u
#define DMA_PULL_WORK_FIFO_CTRL__AF_THRESH_bm    0xFFFF0000u
#define DMA_PULL_WORK_FIFO_CTRL__AF_THRESH_bc    16u

/*
* Register: WORK_FIFO_STATUS
*   Offset is absolute
*/
#define DMA_PULL_WORK_FIFO_STATUS_REG_OFFSET    0x0000002Cu

#define DMA_PULL_WORK_FIFO_STATUS__EMPTY_bp    0u
#define DMA_PULL_WORK_FIFO_STATUS__EMPTY_bm    0x00000001u
#define DMA_PULL_WORK_FIFO_STATUS__EMPTY_bc    1u
#define DMA_PULL_WORK_FIFO_STATUS__FULL_bp    1u
#define DMA_PULL_WORK_FIFO_STATUS__FULL_bm    0x00000002u
#define DMA_PULL_WORK_FIFO_STATUS__FULL_bc    1u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_EMPTY_bp    2u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_EMPTY_bm    0x00000004u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_EMPTY_bc    1u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_FULL_bp    3u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_FULL_bm    0x00000008u
#define DMA_PULL_WORK_FIFO_STATUS__ALMOST_FULL_bc    1u
#define DMA_PULL_WORK_FIFO_STATUS__NUM_ENTRIES_bp    16u
#define DMA_PULL_WORK_FIFO_STATUS__NUM_ENTRIES_bm    0xFFFF0000u
#define DMA_PULL_WORK_FIFO_STATUS__NUM_ENTRIES_bc    16u

/*
* Register: KEEP_STATUS
*   Offset is absolute
*/
#define DMA_PULL_KEEP_STATUS_REG_OFFSET    0x00000030u

#define DMA_PULL_KEEP_STATUS__FIRSTKEEP_RD_bp    0u
#define DMA_PULL_KEEP_STATUS__FIRSTKEEP_RD_bm    0x000000FFu
#define DMA_PULL_KEEP_STATUS__FIRSTKEEP_RD_bc    8u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_RD_bp    8u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_RD_bm    0x0000FF00u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_RD_bc    8u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_FULL_bp    16u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_FULL_bm    0x1FFF0000u
#define DMA_PULL_KEEP_STATUS__LASTKEEP_FULL_bc    13u
#define DMA_PULL_KEEP_STATUS__PKT_LEN_BYTES_ADDR_bp    29u
#define DMA_PULL_KEEP_STATUS__PKT_LEN_BYTES_ADDR_bm    0xE0000000u
#define DMA_PULL_KEEP_STATUS__PKT_LEN_BYTES_ADDR_bc    3u

/*
* Register: STATUS2
*   Offset is absolute
*/
#define DMA_PULL_STATUS2_REG_OFFSET    0x00000034u

#define DMA_PULL_STATUS2__CUR_PKT_ITER_LEN_bp    0u
#define DMA_PULL_STATUS2__CUR_PKT_ITER_LEN_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS2__CUR_PKT_ITER_LEN_bc    32u

/*
* Array of Register: LINKID_REG[]
*   Offset is absolute
*/
#define DMA_PULL_LINKID_REGx_REG_OFFSET    0x00000038u
#define DMA_PULL_LINKID_REGx_REG_COUNT     2u
#define DMA_PULL_LINKID_REGx_REG_INCR      0x00000004u

#define DMA_PULL_LINKID_REGx__LINKID_bp    0u
#define DMA_PULL_LINKID_REGx__LINKID_bm    0x0000FFFFu
#define DMA_PULL_LINKID_REGx__LINKID_bc    16u
#define DMA_PULL_LINKID_REGx__PROMISCUOUS_bp    16u
#define DMA_PULL_LINKID_REGx__PROMISCUOUS_bm    0x00010000u
#define DMA_PULL_LINKID_REGx__PROMISCUOUS_bc    1u

/*
* Register: STATUS3
*   Offset is absolute
*/
#define DMA_PULL_STATUS3_REG_OFFSET    0x00000040u

#define DMA_PULL_STATUS3__DATA_BYTES_IN_bp    0u
#define DMA_PULL_STATUS3__DATA_BYTES_IN_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS3__DATA_BYTES_IN_bc    32u

/*
* Register: STATUS4
*   Offset is absolute
*/
#define DMA_PULL_STATUS4_REG_OFFSET    0x00000044u

#define DMA_PULL_STATUS4__DESC_BYTES_IN_bp    0u
#define DMA_PULL_STATUS4__DESC_BYTES_IN_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS4__DESC_BYTES_IN_bc    32u

/*
* Register: STATUS5
*   Offset is absolute
*/
#define DMA_PULL_STATUS5_REG_OFFSET    0x00000048u

#define DMA_PULL_STATUS5__PKTS_OUT_SOP_bp    0u
#define DMA_PULL_STATUS5__PKTS_OUT_SOP_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS5__PKTS_OUT_SOP_bc    32u

/*
* Register: STATUS6
*   Offset is absolute
*/
#define DMA_PULL_STATUS6_REG_OFFSET    0x0000004Cu

#define DMA_PULL_STATUS6__PKTS_OUT_EOP_bp    0u
#define DMA_PULL_STATUS6__PKTS_OUT_EOP_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS6__PKTS_OUT_EOP_bc    32u

/*
* Register: STATUS7
*   Offset is absolute
*/
#define DMA_PULL_STATUS7_REG_OFFSET    0x00000050u

#define DMA_PULL_STATUS7__DESC_OUT_CNT_bp    0u
#define DMA_PULL_STATUS7__DESC_OUT_CNT_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS7__DESC_OUT_CNT_bc    32u

/*
* Register: STATUS8
*   Offset is absolute
*/
#define DMA_PULL_STATUS8_REG_OFFSET    0x00000054u

#define DMA_PULL_STATUS8__DATA_BYTES_OUT_bp    0u
#define DMA_PULL_STATUS8__DATA_BYTES_OUT_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS8__DATA_BYTES_OUT_bc    32u

/*
* Register: PRE_FREE_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG_REG_OFFSET    0x00000058u

#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_PRE_FREE_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: PRE_FREE_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS_REG_OFFSET    0x0000005Cu

#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_PRE_FREE_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: DESC_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_DESC_FIFO_ST_CFG_REG_OFFSET    0x00000060u

#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_DESC_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: DESC_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_DESC_FIFO_ST_STATUS_REG_OFFSET    0x00000064u

#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_DESC_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_DESC_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_DESC_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_DESC_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: KEEP_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_KEEP_FIFO_ST_CFG_REG_OFFSET    0x00000068u

#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_KEEP_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: KEEP_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_KEEP_FIFO_ST_STATUS_REG_OFFSET    0x0000006Cu

#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_KEEP_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: FREE_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_FREE_FIFO_ST_CFG_REG_OFFSET    0x00000070u

#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_FREE_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: FREE_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_FREE_FIFO_ST_STATUS_REG_OFFSET    0x00000074u

#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_FREE_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_FREE_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_FREE_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: WORK_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_WORK_FIFO_ST_CFG_REG_OFFSET    0x00000078u

#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_WORK_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: WORK_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_WORK_FIFO_ST_STATUS_REG_OFFSET    0x0000007Cu

#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_WORK_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_WORK_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_WORK_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_WORK_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: INTR0_STATUS
*   Offset is absolute
*/
#define DMA_PULL_INTR0_STATUS_REG_OFFSET    0x00000080u

#define DMA_PULL_INTR0_STATUS__IFG_bp    0u
#define DMA_PULL_INTR0_STATUS__IFG_bm    0xFFFFFFFFu
#define DMA_PULL_INTR0_STATUS__IFG_bc    32u

/*
* Register: INTR0_EN
*   Offset is absolute
*/
#define DMA_PULL_INTR0_EN_REG_OFFSET    0x00000084u

#define DMA_PULL_INTR0_EN__IEN_bp    0u
#define DMA_PULL_INTR0_EN__IEN_bm    0xFFFFFFFFu
#define DMA_PULL_INTR0_EN__IEN_bc    32u

/*
* Register: STATUS9
*   Offset is absolute
*/
#define DMA_PULL_STATUS9_REG_OFFSET    0x00000088u

#define DMA_PULL_STATUS9__CUR_PKT_LEN_bp    0u
#define DMA_PULL_STATUS9__CUR_PKT_LEN_bm    0xFFFFFFFFu
#define DMA_PULL_STATUS9__CUR_PKT_LEN_bc    32u

/*
* Register: CTRL2
*   Offset is absolute
*/
#define DMA_PULL_CTRL2_REG_OFFSET    0x0000008Cu

#define DMA_PULL_CTRL2__MAX_PKT_LEN_bp    0u
#define DMA_PULL_CTRL2__MAX_PKT_LEN_bm    0x01FFFFFFu
#define DMA_PULL_CTRL2__MAX_PKT_LEN_bc    25u

/*
* Register: FIFO_DEPTH
*   Offset is absolute
*/
#define DMA_PULL_FIFO_DEPTH_REG_OFFSET    0x00000090u

#define DMA_PULL_FIFO_DEPTH__WORK_FIFO_DEPTH_bp    0u
#define DMA_PULL_FIFO_DEPTH__WORK_FIFO_DEPTH_bm    0x0000FFFFu
#define DMA_PULL_FIFO_DEPTH__WORK_FIFO_DEPTH_bc    16u
#define DMA_PULL_FIFO_DEPTH__FREE_FIFO_DEPTH_bp    16u
#define DMA_PULL_FIFO_DEPTH__FREE_FIFO_DEPTH_bm    0xFFFF0000u
#define DMA_PULL_FIFO_DEPTH__FREE_FIFO_DEPTH_bc    16u

/*
* Register: SPARE_CELL_CTRL
*   Offset is absolute
*/
#define DMA_PULL_SPARE_CELL_CTRL_REG_OFFSET    0x00000094u

#define DMA_PULL_SPARE_CELL_CTRL__CTRL_bp    0u
#define DMA_PULL_SPARE_CELL_CTRL__CTRL_bm    0xFFFFFFFFu
#define DMA_PULL_SPARE_CELL_CTRL__CTRL_bc    32u

/*
* Register: SPARE_CELL_DIN
*   Offset is absolute
*/
#define DMA_PULL_SPARE_CELL_DIN_REG_OFFSET    0x00000098u

#define DMA_PULL_SPARE_CELL_DIN__DIN_bp    0u
#define DMA_PULL_SPARE_CELL_DIN__DIN_bm    0xFFFFFFFFu
#define DMA_PULL_SPARE_CELL_DIN__DIN_bc    32u

/*
* Register: SPARE_CELL_DOUT
*   Offset is absolute
*/
#define DMA_PULL_SPARE_CELL_DOUT_REG_OFFSET    0x0000009Cu

#define DMA_PULL_SPARE_CELL_DOUT__DOUT_bp    0u
#define DMA_PULL_SPARE_CELL_DOUT__DOUT_bm    0xFFFFFFFFu
#define DMA_PULL_SPARE_CELL_DOUT__DOUT_bc    32u

/*
* Register: STATUS10
*   Offset is absolute
*/
#define DMA_PULL_STATUS10_REG_OFFSET    0x000000A0u

#define DMA_PULL_STATUS10__RLAST_CNT_bp    0u
#define DMA_PULL_STATUS10__RLAST_CNT_bm    0x00001FFFu
#define DMA_PULL_STATUS10__RLAST_CNT_bc    13u

/*
* Register: PRE_CNT_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG_REG_OFFSET    0x000000A4u

#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PULL_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: PRE_CNT_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS_REG_OFFSET    0x000000A8u

#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__SBCNT_bc    8u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__NUM_ENTRIES_bp    16u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__NUM_ENTRIES_bm    0x000F0000u
#define DMA_PULL_PRE_CNT_FIFO_ST_STATUS__NUM_ENTRIES_bc    4u

/*
* Register: NUM_PKTS_DROPPED
*   Offset is absolute
*/
#define DMA_PULL_NUM_PKTS_DROPPED_REG_OFFSET    0x000000ACu

#define DMA_PULL_NUM_PKTS_DROPPED__NUM_PKTS_DROPPED_bp    0u
#define DMA_PULL_NUM_PKTS_DROPPED__NUM_PKTS_DROPPED_bm    0xFFFFFFFFu
#define DMA_PULL_NUM_PKTS_DROPPED__NUM_PKTS_DROPPED_bc    32u

/*
* Top-level struct
*/
typedef struct {
    uint32_t CTRL0;
    uint32_t CTRL1;
    uint32_t STATUS0;
    uint32_t STATUS1;
    uint32_t PKT_TAG[2];
    uint32_t FREE_FIFO_RD_DESC;
    uint32_t FREE_FIFO_CTRL;
    uint32_t FREE_FIFO_STATUS;
    uint32_t WORK_FIFO_WR_DESC;
    uint32_t WORK_FIFO_CTRL;
    uint32_t WORK_FIFO_STATUS;
    uint32_t KEEP_STATUS;
    uint32_t STATUS2;
    uint32_t LINKID_REG[2];
    uint32_t STATUS3;
    uint32_t STATUS4;
    uint32_t STATUS5;
    uint32_t STATUS6;
    uint32_t STATUS7;
    uint32_t STATUS8;
    uint32_t PRE_FREE_FIFO_ST_CFG;
    uint32_t PRE_FREE_FIFO_ST_STATUS;
    uint32_t DESC_FIFO_ST_CFG;
    uint32_t DESC_FIFO_ST_STATUS;
    uint32_t KEEP_FIFO_ST_CFG;
    uint32_t KEEP_FIFO_ST_STATUS;
    uint32_t FREE_FIFO_ST_CFG;
    uint32_t FREE_FIFO_ST_STATUS;
    uint32_t WORK_FIFO_ST_CFG;
    uint32_t WORK_FIFO_ST_STATUS;
    uint32_t INTR0_STATUS;
    uint32_t INTR0_EN;
    uint32_t STATUS9;
    uint32_t CTRL2;
    uint32_t FIFO_DEPTH;
    uint32_t SPARE_CELL_CTRL;
    uint32_t SPARE_CELL_DIN;
    uint32_t SPARE_CELL_DOUT;
    uint32_t STATUS10;
    uint32_t PRE_CNT_FIFO_ST_CFG;
    uint32_t PRE_CNT_FIFO_ST_STATUS;
    uint32_t NUM_PKTS_DROPPED;
    uint8_t reserved_0xb0_0xff[0x50];
} DMA_PULL_REGS_t;

#ifdef __cplusplus
} /* namespace SpaceX */
#endif

#endif /* APB_DMA_PULL__H */
