module top_module (
    input [7:0] code,
    output reg [3:0] out,
    output reg valid
);

    always @(*) begin
        // Default assignments: assume a recognized key unless proven otherwise.
        valid = 1'b1;
        // Set a default value for out to avoid latches in simulation.
        out = 4'd0;
        case (code)
            8'h45: out = 4'd0;
            8'h16: out = 4'd1;
            8'h1e: out = 4'd2;
            8'h1a: out = 4'd3,  // Changed from 8'd26 to 8'h1a for consistency
            8'h25: out = 4'd4;
            8'h2e: out = 4'd5;
            8'h36: out = 4'd6;
            8'h3d: out = 4'd7;
            8'h3e: out = 4'd8;
            8'h46: out = 4'd9;   // Changed from 6'h46 to 8'h46 to match 8-bit code
            default: valid = 1'b0;
        endcase
    end

endmodule