{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715310798177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715310798178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 21:13:18 2024 " "Processing started: Thu May 09 21:13:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715310798178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310798178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TAE_2024_convolucion -c convolucion_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TAE_2024_convolucion -c convolucion_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310798178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715310798529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715310798529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sync_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sync " "Found entity 1: rom_sync" {  } { { "source/sync_rom.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/simple_dual_port_ram_single_clk_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/simple_dual_port_ram_single_clk_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk_sv " "Found entity 1: simple_dual_port_ram_single_clk_sv" {  } { { "source/simple_dual_port_ram_single_clk_sv.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/simple_dual_port_ram_single_clk_sv.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "source/register.v" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/realsubstactor.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/realsubstactor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 realSubstractor " "Found entity 1: realSubstractor" {  } { { "source/realSubstactor.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/realSubstactor.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/realadder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/realadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 realAdder " "Found entity 1: realAdder" {  } { { "source/realAdder.v" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/realAdder.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ram_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/ram_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ram_block " "Found entity 1: simple_ram_block" {  } { { "source/ram_block.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/ram_block.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/multiplicator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/multiplicator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "source/multiplicator.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/multiplicator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/convolutionator_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/convolutionator_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolucion_p2_fsm " "Found entity 1: convolucion_p2_fsm" {  } { { "source/convolutionator_fsm.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolutionator_fsm.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/convolucionador_p2.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/convolucionador_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolucion_p2 " "Found entity 1: convolucion_p2" {  } { { "source/convolucionador_p2.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/convolucion_p2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/convolucion_p2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convo_p2_TB " "Found entity 1: convo_p2_TB" {  } { { "source/convolucion_p2_TB.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucion_p2_TB.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/comparatorlessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/comparatorlessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessThan " "Found entity 1: comparatorLessThan" {  } { { "source/comparatorLessThan.v" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/comparatorLessThan.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/comparatorequal.v 1 1 " "Found 1 design units, including 1 entities, in source file source/comparatorequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorEqual " "Found entity 1: comparatorEqual" {  } { { "source/comparatorEqual.v" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/comparatorEqual.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715310806305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310806305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolucion_p2 " "Elaborating entity \"convolucion_p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715310806334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 convolucionador_p2.sv(233) " "Verilog HDL assignment warning at convolucionador_p2.sv(233): truncated value with size 32 to match size of target (5)" {  } { { "source/convolucionador_p2.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715310806335 "|convolucion_p2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolucion_p2_fsm convolucion_p2_fsm:CONVOLUTION_STATE_MACHINE " "Elaborating entity \"convolucion_p2_fsm\" for hierarchy \"convolucion_p2_fsm:CONVOLUTION_STATE_MACHINE\"" {  } { { "source/convolucionador_p2.sv" "CONVOLUTION_STATE_MACHINE" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:size_temp_register " "Elaborating entity \"register\" for hierarchy \"register:size_temp_register\"" {  } { { "source/convolucionador_p2.sv" "size_temp_register" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realAdder realAdder:adder_sizeH_size_temp " "Elaborating entity \"realAdder\" for hierarchy \"realAdder:adder_sizeH_size_temp\"" {  } { { "source/convolucionador_p2.sv" "adder_sizeH_size_temp" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realSubstractor realSubstractor:subs_sizeZ " "Elaborating entity \"realSubstractor\" for hierarchy \"realSubstractor:subs_sizeZ\"" {  } { { "source/convolucionador_p2.sv" "subs_sizeZ" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:size_Z_register " "Elaborating entity \"register\" for hierarchy \"register:size_Z_register\"" {  } { { "source/convolucionador_p2.sv" "size_Z_register" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessThan comparatorLessThan:cmp_i_less_than_sizeZ " "Elaborating entity \"comparatorLessThan\" for hierarchy \"comparatorLessThan:cmp_i_less_than_sizeZ\"" {  } { { "source/convolucionador_p2.sv" "cmp_i_less_than_sizeZ" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessThan comparatorLessThan:cmp_j_less_than_sizeH " "Elaborating entity \"comparatorLessThan\" for hierarchy \"comparatorLessThan:cmp_j_less_than_sizeH\"" {  } { { "source/convolucionador_p2.sv" "cmp_j_less_than_sizeH" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorEqual comparatorEqual:cmp_k_plus_j_equals_i " "Elaborating entity \"comparatorEqual\" for hierarchy \"comparatorEqual:cmp_k_plus_j_equals_i\"" {  } { { "source/convolucionador_p2.sv" "cmp_k_plus_j_equals_i" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realAdder realAdder:adder_counter_j " "Elaborating entity \"realAdder\" for hierarchy \"realAdder:adder_counter_j\"" {  } { { "source/convolucionador_p2.sv" "adder_counter_j" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:temp_y_register " "Elaborating entity \"register\" for hierarchy \"register:temp_y_register\"" {  } { { "source/convolucionador_p2.sv" "temp_y_register" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_sync rom_sync:rom_interna " "Elaborating entity \"rom_sync\" for hierarchy \"rom_sync:rom_interna\"" {  } { { "source/convolucionador_p2.sv" "rom_interna" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806347 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 31 sync_rom.sv(26) " "Verilog HDL warning at sync_rom.sv(26): number of words (6) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "source/sync_rom.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1715310806348 "|convolucion_p2|rom_sync:rom_interna"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sync_rom.sv(23) " "Net \"rom.data_a\" at sync_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/sync_rom.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715310806349 "|convolucion_p2|rom_sync:rom_interna"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sync_rom.sv(23) " "Net \"rom.waddr_a\" at sync_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/sync_rom.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715310806349 "|convolucion_p2|rom_sync:rom_interna"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sync_rom.sv(23) " "Net \"rom.we_a\" at sync_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "source/sync_rom.sv" "" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715310806349 "|convolucion_p2|rom_sync:rom_interna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicator multiplicator:convolution_multiplicator " "Elaborating entity \"multiplicator\" for hierarchy \"multiplicator:convolution_multiplicator\"" {  } { { "source/convolucionador_p2.sv" "convolution_multiplicator" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realAdder realAdder:adder_convolution " "Elaborating entity \"realAdder\" for hierarchy \"realAdder:adder_convolution\"" {  } { { "source/convolucionador_p2.sv" "adder_convolution" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:temp_z_register " "Elaborating entity \"register\" for hierarchy \"register:temp_z_register\"" {  } { { "source/convolucionador_p2.sv" "temp_z_register" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/convolucionador_p2.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310806359 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom_sync:rom_interna\|rom " "RAM logic \"rom_sync:rom_interna\|rom\" is uninferred due to inappropriate RAM size" {  } { { "source/sync_rom.sv" "rom" { Text "C:/disen_SoC/TAE_SoC_convolucion_p2/source/sync_rom.sv" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715310806681 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715310806681 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/disen_SoC/TAE_SoC_convolucion_p2/db/convolucion_p2.ram0_rom_sync_fb0bdb8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/disen_SoC/TAE_SoC_convolucion_p2/db/convolucion_p2.ram0_rom_sync_fb0bdb8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1715310806682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715310806942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715310807105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715310807303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715310807303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715310807377 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715310807377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715310807377 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715310807377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715310807377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715310807403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 21:13:27 2024 " "Processing ended: Thu May 09 21:13:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715310807403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715310807403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715310807403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715310807403 ""}
