diff -urN b/arch/arm/dts/imx6ull-ev-m2-simple.dts a/arch/arm/dts/imx6ull-ev-m2-simple.dts
--- b/arch/arm/dts/imx6ull-ev-m2-simple.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-m2-simple.dts	2022-02-22 10:55:38.219057209 +0200
@@ -0,0 +1,284 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-M2 module 
+  * www.evodbg.com
+  * contact  r.sariev@evodbg.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6ULL-M2-SIMPLE";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        regulator-always-on;
+                };
+    };
+};
+
+
+&clks {
+	    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	    assigned-clock-rates = <786432000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+//                              MX6UL_PAD_CSI_MCLK__GPIO4_IO17                          /* 21 / CSI_MCLK */
+//                              MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                        /* 23 / CSI_PIXCLK */
+//                              MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                         /* 25 / CSI_VSYNC */
+//                              MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                     /* 26 / UART4_TX    */
+//                              MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                         /* 27 / CSI_HSYNC */
+//                              MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                     /* 28 / UART4_RX */
+//                              MX6UL_PAD_CSI_DATA00__GPIO4_IO21                        /* 29 / CSI_DATA00 */
+//                              MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                     /* 30 / I2C2_SCL */
+//                              MX6UL_PAD_CSI_DATA01__GPIO4_IO22                        /* 31 / CSI_DATA01 */
+//                              MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                     /* 32 / I2C2_SDA */
+//                              MX6UL_PAD_CSI_DATA02__GPIO4_IO23                        /* 33 / CSI_DATA02 */
+//                              MX6UL_PAD_LCD_DATA20__GPIO3_IO25                        /* 34 / ECSPI1_SCLK */
+//                              MX6UL_PAD_CSI_DATA03__GPIO4_IO24                        /* 35 / CSI_DATA03 */
+//                              MX6UL_PAD_LCD_DATA23__GPIO3_IO28                        /* 36 / ECSPI1_MISO */
+//                              MX6UL_PAD_CSI_DATA04__GPIO4_IO25                        /* 37 / CSI_DATA04 */
+//                              MX6UL_PAD_LCD_DATA22__GPIO3_IO27                        /* 38 / ECSPI1_MOSI */
+//                              MX6UL_PAD_CSI_DATA05__GPIO4_IO26                        /* 39 / CSI_DATA05 */
+//                              MX6UL_PAD_LCD_DATA21__GPIO3_IO26                        /* 40 / ECSPI1_SS0 */
+//                              MX6UL_PAD_CSI_DATA06__GPIO4_IO27                        /* 41 / CSI_DATA06 */
+//                              MX6UL_PAD_LCD_DATA05__GPIO3_IO10                        /* 42 / ECSPI1_SS1 */
+//                              MX6UL_PAD_CSI_DATA07__GPIO4_IO28                        /* 43 / CSI_DATA07 */
+//                              MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                     /* 45 / UART1_TX */
+//                              MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                     /* 47 / UART1_RX */
+//                              MX6UL_PAD_GPIO1_IO04__GPIO1_IO04                        /* 48 / PWM3 */
+//                              MX6UL_PAD_JTAG_MOD__GPIO1_IO10                          /* 49 / SPDIF_OUT */
+//                              MX6UL_PAD_JTAG_TCK__GPIO1_IO14                          /* 50 / SAI2_RXD */
+//                              MX6UL_PAD_SD1_CLK__GPIO2_IO17                           /* 51 / SD1_CLK */
+//                              MX6UL_PAD_JTAG_TMS__GPIO1_IO11                          /* 52 / SAI2_MCLK */
+//                              MX6UL_PAD_SD1_CMD__GPIO2_IO16                           /* 53 / SD1_CMD */
+//                              MX6UL_PAD_JTAG_TDI__GPIO1_IO13                          /* 54 / SAI2_BCLK */
+//                              MX6UL_PAD_SD1_DATA0__GPIO2_IO18                         /* 55 / SD1_DATA0 */
+//                              MX6UL_PAD_JTAG_TDO__GPIO1_IO12                          /* 56 / SAI2_SYNC */
+//                              MX6UL_PAD_SD1_DATA1__GPIO2_IO19                         /* 57 / SD1_DATA1 */
+//                              MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                       /* 58 / SAI2_TXD */
+//                              MX6UL_PAD_SD1_DATA2__GPIO2_IO20                         /* 59 / SD1_DATA2 */
+//                              MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                     /* 60 / UART3_TX */
+//                              MX6UL_PAD_SD1_DATA3__GPIO2_IO21                         /* 61 / SD1_DATA3 */
+//                              MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                     /* 62 / UART3_RX */
+//                              MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                       /* 63 / SD1_CD */
+//                              MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                       /* 64 / UART3_RTS */
+//                              MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                       /* 66 / UART3_CTS */
+//                              MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                     /* 68 / UART2_TX */
+//                              MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                        /* 69 / USB1_ID */
+//                              MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                     /* 70 / UART2_RX */
+//                              MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                       /* 72 / UART2_RTS */
+//                              MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                       /* 74 / UART2_CTS */
+// Full pin function list see in imx6ul-pinfunc.h and imx6ull-pinfunc.h.
+
+                                        
+                        >;
+                };              
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_TX_EN__ENET2_MDC        0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                                MX6UL_PAD_LCD_DATA18__GPIO3_IO23        0x1b0b0         // PHY Reset
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+            
+		pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-ev-m2-twin.dts a/arch/arm/dts/imx6ull-ev-m2-twin.dts
--- b/arch/arm/dts/imx6ull-ev-m2-twin.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-m2-twin.dts	2022-02-22 10:55:35.651020342 +0200
@@ -0,0 +1,481 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-M2 module 
+  * www.evodbg.com
+  * contact  r.sariev@evodbg.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6ULL-M2-TWIN";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+
+                reg_lcd_3v3: regulator-lcd {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "lcd-3v3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        gpio = <&pcf8574a 5 GPIO_ACTIVE_HIGH>;
+                        enable-active-high;
+                        regulator-always-on;
+                };
+            };
+
+                backlight: backlight {
+                        compatible = "gpio-backlight";
+                        pinctrl-names = "default";
+                        gpios = <&pcf8574a 0 1>;
+                        status = "okay";
+                };
+
+                leds    {
+                        compatible = "gpio-leds";
+                        pinctrl-names = "default";
+
+
+                    USER_LED1R {                                                        // Onboard User LED1 Red
+                        gpio = <&pcf8574a 0 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_RED";
+                        linux,default-trigger = "heartbeat";
+                        default-state = "on";
+                        };
+
+                    USER_LED1G {                                                        // Onboard User LED1 Green
+                        gpio = <&pcf8574a 1 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };
+
+                    USER_LED2R {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 2 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_BLUE";
+                        linux,default-trigger = "mmc0";
+                        default-state = "on";
+                        };
+
+                    USER_LED2G {                                                        // Onboard User LED2 Green
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_RED";
+                        linux,default-trigger = "mmc1";
+                        default-state = "on";
+                        };
+    };
+};
+
+
+&clks {
+	    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	    assigned-clock-rates = <786432000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+&uart2 {                                        // UART2 RS485 mode
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        fsl,uart-has-rtscts;
+        rts-gpios = <&gpio1 4  GPIO_ACTIVE_HIGH>;
+        linux,rs485-enabled-at-boot-time;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 RS485 mode
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        fsl,uart-has-rtscts;
+        rts-gpios = <&gpio1 10  GPIO_ACTIVE_HIGH>;
+        linux,rs485-enabled-at-boot-time;
+        status = "okay";
+};
+
+&can1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        xceiver-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&can2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan2>;
+        xceiver-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&ecspi1 {
+        fsl,spi-num-chipselects = <1>;
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+                    &gpio3 10 GPIO_ACTIVE_LOW
+                    >;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev@0 {
+                rotate = <90>;
+                bgr;
+                fps = <30>;
+                compatible = "ilitek,ili9341";
+                spi-max-frequency = <50000000>;
+                reg = <0>;
+                regwidth = <8>;
+                buswidth = <8>;
+                verbose = <3>;
+                dc-gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;    /* JTAG_TMS */
+                reset-gpios = <&gpio1 15 1>;
+                backlight = <&backlight>;
+                vbus-supply = <&reg_lcd_3v3>;
+            };
+
+        tsc2046@1 {                             // LCD Touchscreen
+                compatible = "ti,tsc2046";
+                reg = <1>;
+                spi-max-frequency = <1000000>;
+                pinctrl-names ="default";
+                interrupt-parent = <&gpio1>;
+                interrupts = <14 0>;
+                pendown-gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+                ti,x-min = /bits/ 16 <0>;
+                ti,x-max = /bits/ 16 <0>;
+                ti,y-min = /bits/ 16 <0>;
+                ti,y-max = /bits/ 16 <0>;
+                ti,pressure-max = /bits/ 16 <0>;
+                ti,x-plate-ohms = /bits/ 16 <400>;
+                wakeup-source;
+            };
+};
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+        pcf8574a: gpio@38 {                                     //GPIO Expander1 only out U12 (Mainboard)
+                                    // P0 - Backlight on/off
+                                    // P1 - LED4
+                                    // P2 - LED3
+                                    // P3 - LED2
+                                    // P4 - LED1
+                                    // P5 - LCD PWR on/off
+                                    // P6 - USB1 PWR on/off
+                                    // P7 - USB2 PWR on/off
+                compatible = "nxp,pcf8574a";
+                reg = <0x38>;                                   // PCF8574A Address -0-0-0
+                gpio-controller;
+                #gpio-cells = <2>;
+            };
+
+        pcf8563@51 {
+                compatible = "nxp,pcf8563";
+                reg = <0x51>;
+        };
+    
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+//                              MX6UL_PAD_CSI_MCLK__GPIO4_IO17                          /* 21 / CSI_MCLK */
+//                              MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                        /* 23 / CSI_PIXCLK */
+//                              MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                         /* 25 / CSI_VSYNC */
+//                              MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                     /* 26 / UART4_TX    */
+//                              MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                         /* 27 / CSI_HSYNC */
+//                              MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                     /* 28 / UART4_RX */
+//                              MX6UL_PAD_CSI_DATA00__GPIO4_IO21                        /* 29 / CSI_DATA00 */
+//                              MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                     /* 30 / I2C2_SCL */
+//                              MX6UL_PAD_CSI_DATA01__GPIO4_IO22                        /* 31 / CSI_DATA01 */
+//                              MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                     /* 32 / I2C2_SDA */
+//                              MX6UL_PAD_CSI_DATA02__GPIO4_IO23                        /* 33 / CSI_DATA02 */
+//                              MX6UL_PAD_LCD_DATA20__GPIO3_IO25                        /* 34 / ECSPI1_SCLK */
+//                              MX6UL_PAD_CSI_DATA03__GPIO4_IO24                        /* 35 / CSI_DATA03 */
+//                              MX6UL_PAD_LCD_DATA23__GPIO3_IO28                        /* 36 / ECSPI1_MISO */
+//                              MX6UL_PAD_CSI_DATA04__GPIO4_IO25                        /* 37 / CSI_DATA04 */
+//                              MX6UL_PAD_LCD_DATA22__GPIO3_IO27                        /* 38 / ECSPI1_MOSI */
+//                              MX6UL_PAD_CSI_DATA05__GPIO4_IO26                        /* 39 / CSI_DATA05 */
+//                              MX6UL_PAD_LCD_DATA21__GPIO3_IO26                        /* 40 / ECSPI1_SS0 */
+//                              MX6UL_PAD_CSI_DATA06__GPIO4_IO27                        /* 41 / CSI_DATA06 */
+//                              MX6UL_PAD_LCD_DATA05__GPIO3_IO10                        /* 42 / ECSPI1_SS1 */
+//                              MX6UL_PAD_CSI_DATA07__GPIO4_IO28                        /* 43 / CSI_DATA07 */
+//                              MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                     /* 45 / UART1_TX */
+//                              MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                     /* 47 / UART1_RX */
+//                              MX6UL_PAD_GPIO1_IO04__GPIO1_IO04                        /* 48 / PWM3 */
+//                              MX6UL_PAD_JTAG_MOD__GPIO1_IO10                          /* 49 / SPDIF_OUT */
+//                              MX6UL_PAD_JTAG_TCK__GPIO1_IO14                          /* 50 / SAI2_RXD */
+//                              MX6UL_PAD_SD1_CLK__GPIO2_IO17                           /* 51 / SD1_CLK */
+//                              MX6UL_PAD_JTAG_TMS__GPIO1_IO11                          /* 52 / SAI2_MCLK */
+//                              MX6UL_PAD_SD1_CMD__GPIO2_IO16                           /* 53 / SD1_CMD */
+//                              MX6UL_PAD_JTAG_TDI__GPIO1_IO13                          /* 54 / SAI2_BCLK */
+//                              MX6UL_PAD_SD1_DATA0__GPIO2_IO18                         /* 55 / SD1_DATA0 */
+//                              MX6UL_PAD_JTAG_TDO__GPIO1_IO12                          /* 56 / SAI2_SYNC */
+//                              MX6UL_PAD_SD1_DATA1__GPIO2_IO19                         /* 57 / SD1_DATA1 */
+//                              MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                       /* 58 / SAI2_TXD */
+//                              MX6UL_PAD_SD1_DATA2__GPIO2_IO20                         /* 59 / SD1_DATA2 */
+//                              MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                     /* 60 / UART3_TX */
+//                              MX6UL_PAD_SD1_DATA3__GPIO2_IO21                         /* 61 / SD1_DATA3 */
+//                              MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                     /* 62 / UART3_RX */
+//                              MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                       /* 63 / SD1_CD */
+//                              MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                       /* 64 / UART3_RTS */
+//                              MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                       /* 66 / UART3_CTS */
+//                              MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                     /* 68 / UART2_TX */
+//                              MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                        /* 69 / USB1_ID */
+//                              MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                     /* 70 / UART2_RX */
+//                              MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                       /* 72 / UART2_RTS */
+//                              MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                       /* 74 / UART2_CTS */
+// Full pin function list see in imx6ul-pinfunc.h and imx6ull-pinfunc.h.
+
+                                        
+                        >;
+                };              
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_TX_EN__ENET2_MDC        0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                                MX6UL_PAD_LCD_DATA18__GPIO3_IO23        0x1b0b0         // PHY Reset
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b1         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b1
+                                MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b1                        
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1         
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1
+                                MX6UL_PAD_JTAG_MOD__GPIO1_IO10          0x1b0b1                                
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK       0x1b0b1         /* ok */
+                                MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI       0x1b0b1
+                                MX6UL_PAD_LCD_DATA23__ECSPI1_MISO       0x1b0b1
+                                MX6UL_PAD_LCD_DATA21__GPIO3_IO26        0x1b0b1         /* CS0 */
+                                MX6UL_PAD_LCD_DATA05__GPIO3_IO10        0x1b0b1         /* CS1 */
+                         >;
+                };        
+
+
+                pinctrl_flexcan1: flexcan1grp{
+                        fsl,pins = <
+                                MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX      0x1b020
+                                MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX      0x1b020
+                        >;
+                };
+
+
+                pinctrl_flexcan2: flexcan2grp{
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX      0x1b020
+                                MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX      0x1b020
+                        >;
+                };
+
+
+            
+		        pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-ev-nano-tira.dts a/arch/arm/dts/imx6ull-ev-nano-tira.dts
--- b/arch/arm/dts/imx6ull-ev-nano-tira.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-ev-nano-tira.dts	2022-02-22 10:55:40.571090982 +0200
@@ -0,0 +1,486 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-NANO module Rusar-V12
+  * www.evodbg.com
+  * contact  r.sariev@evodbg.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "Evodbg EV-iMX6UL-TIRA";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+                reg_can_xcvr: regulator-canxcvr {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "CAN XCVR";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+    		    };
+
+    		    reg_3p3v: regulator-3p3v {
+                        compatible = "regulator-fixed";
+                        reg = <9>;
+                        regulator-name = "3P3V";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                        regulator-boot-on;
+                };
+
+
+    };
+
+        leds    {
+                        compatible = "gpio-leds";
+                        pinctrl-names = "default";                        
+
+                    USER_LED1R {                                                        // Onboard User LED1 Red
+                        gpio = <&pcf8574a 0 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:01:link";
+                        default-state = "off";
+                        };    
+
+                    USER_LED1G {                                                        // Onboard User LED1 Green
+                        gpio = <&pcf8574a 1 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };        
+
+                    USER_LED1B {                                                        // Onboard User LED1 Blue
+                        gpio = <&pcf8574a 2 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:01:100Mbps";
+                        default-state = "off";
+                        };                                
+
+                    USER_LED2R {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:00:link";
+                        default-state = "off";
+                        };     
+
+                    USER_LED2G {                                                        // Onboard User LED2 Green
+                        gpio = <&pcf8574a 4 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };   
+
+                    USER_LED2B {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 5 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:00:100Mbps";
+                        default-state = "off";
+                        };                                                          
+        };
+};
+
+
+&clks {
+	    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	    assigned-clock-rates = <786432000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+
+&uart2 {                                        // UART2 - RS485 interface pins 17+19+50 (mux with CAN)
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        uart-has-rtscts;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 - pins 21 + 23
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        status = "okay";
+};
+
+&uart4 {                                        // UART4 - pins 28 + 30
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart4>;
+        status = "okay";
+};
+
+
+&uart5 {                                        
+        pinctrl-names = "default";              // UART5 - pins 36 + 38
+        pinctrl-0 = <&pinctrl_uart5>;
+        status = "okay";
+};
+
+
+
+&ecspi1 {   
+        fsl,spi-num-chipselects = <1>;          
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+		            >;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev0: spi@0 {
+                compatible = "spidev";
+                reg = <0>;
+                spi-max-frequency = <15000000>;
+                };
+};
+
+
+&can1 {
+        pinctrl-names = "default";              // CAN1 - pins 44 + 46
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        xceiver-supply = <&reg_can_xcvr>;
+        status = "okay";
+};
+
+
+&fec1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet1>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy0>;
+        phy-reset-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+};
+
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy0: ethernet-phy@0 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <1>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+	pcf8574a: gpio@38 {                                     //GPIO Expander1 only out U12 (Mainboard)
+                                    // P0 - LED 1 Red
+                                    // P1 - LED 1 Green
+                                    // P2 - LED 1 Blue
+                	                // P3 - LED 2 Red
+                                    // P4 - LED 2 Green
+                    	            // P5 - LED 2 Blue
+                                    // P6 - USB1 Power Enale
+                                    // P7 - USB2 Power Enable
+                compatible = "nxp,pcf8574a";
+                reg = <0x38>;                                   // PCF8574A Address -0-0-0
+                gpio-controller;
+                #gpio-cells = <2>;
+                };
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+
+                                // MX6UL_PAD_SD1_CLK__GPIO2_IO17                          4
+                                // MX6UL_PAD_SD1_CMD__GPIO2_IO16                          6
+                                // MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                       7
+                                // MX6UL_PAD_SD1_DATA0__GPIO2_IO18                        8
+                                // MX6UL_PAD_SD1_DATA1__GPIO2_IO19                       10
+                                // MX6UL_PAD_SD1_DATA2__GPIO2_IO20                       12
+                                // MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                   13
+                                // MX6UL_PAD_SD1_DATA3__GPIO2_IO21                       14
+                                // MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                   15
+                                // MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                     16
+                                // MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                   17
+                                // MX6UL_PAD_CSI_DATA04__GPIO4_IO25                      18
+                                // MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                   19
+                                // MX6UL_PAD_CSI_DATA07__GPIO4_IO28                      20
+                                // MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                   21
+                                // MX6UL_PAD_CSI_DATA06__GPIO4_IO27                      22
+                                // MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                   23
+                                // MX6UL_PAD_CSI_DATA05__GPIO4_IO26                      24
+                                // MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                      25
+                                // MX6UL_PAD_LCD_DATA05__GPIO3_IO10                      26
+                                // MX6UL_PAD_CSI_MCLK__GPIO4_IO17                        27
+                                // MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                   28
+                                // MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                   30
+                                // MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                     32
+                                // MX6UL_PAD_CSI_DATA02__GPIO4_IO23                      34
+                                // MX6UL_PAD_CSI_DATA01__GPIO4_IO22                      36
+                                // MX6UL_PAD_CSI_DATA00__GPIO4_IO21                      38
+                                // MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                       40
+                                // MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                       42
+                                // MX6UL_PAD_LCD_DATA09__GPIO3_IO14                      44
+                                // MX6UL_PAD_LCD_DATA08__GPIO3_IO13                      46
+                                // MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                     48
+                                // MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                     50
+                                        
+                        >;
+                };
+              
+                pinctrl_enet1: enet1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
+                                MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01      0x0b0b0
+                        >;
+                };
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                        >;
+                };
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK       0x1b0b1
+                                MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI       0x1b0b1
+                                MX6UL_PAD_CSI_DATA07__ECSPI1_MISO       0x1b0b1
+                                MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x1b0b0         // SPI1_SS0
+                                MX6UL_PAD_LCD_DATA05__GPIO3_IO10        0x1b0b0         // SPI1_SS1
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b0         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b0
+                                MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS  0x1b0b0       
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <        
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1   
+
+                        >;
+                };
+
+                pinctrl_uart4: uart4grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b0        
+                                MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b0
+                        >;
+                };
+
+                pinctrl_uart5: uart5grp {                                               
+                        fsl,pins = <   
+                                MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1
+                                MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1        
+                        >;
+                };
+
+                pinctrl_flexcan1: flexcan1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX      0x0b0b0
+                                MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX      0x0b0b0
+                >;
+                };
+            
+/* USDH1 - WIFI */
+		pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-o4-nano-telelora-v2.dts a/arch/arm/dts/imx6ull-o4-nano-telelora-v2.dts
--- b/arch/arm/dts/imx6ull-o4-nano-telelora-v2.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-o4-nano-telelora-v2.dts	2022-02-14 14:23:35.913449417 +0200
@@ -0,0 +1,284 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2017-2020 Evodbg 
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx6ull.dtsi"
+
+/ {
+	model = "Evodbg EV-iMX6UL-NANO-V1";
+	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	memory {
+		reg = <0x80000000 0x20000000>;
+	};
+
+	leds {
+                compatible = "gpio-leds";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_gpio_leds>;
+
+            led1 {
+                        label = "SIM-SELECT";
+                        gpios = <&gpio1 27 GPIO_ACTIVE_LOW>;
+                };
+
+	    led2 {
+                        label = "SIM-PWR";
+                        gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
+                };
+
+        };
+
+
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+/*
+		reg_usb_otg1_vbus: regulator@2 {
+			compatible = "regulator-fixed";
+			reg = <2>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_usb_otg1>;
+			regulator-name = "usb_otg1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-high;
+		};
+
+		reg_usb_otg2_vbus: regulator@3 {
+			compatible = "regulator-fixed";
+			reg = <3>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_usb_otg2>;
+			regulator-name = "usb_otg2_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-high;
+		};
+		reg_sd1_vmmc: regulator@1 {
+                        compatible = "regulator-fixed";
+			reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                };
+*/
+
+	};
+};
+
+&cpu0 {
+	arm-supply = <&reg_arm>;
+	soc-supply = <&reg_soc>;
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	phy-reset-gpios = <&gpio5 1 1>;
+        phy-reset-duration = <250>;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+		};
+	};
+};
+
+&gpc {
+	fsl,cpu_pupscr_sw2iso = <0x1>;
+	fsl,cpu_pupscr_sw = <0x0>;
+	fsl,cpu_pdnscr_iso2sw = <0x1>;
+	fsl,cpu_pdnscr_iso = <0x1>;
+	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c1 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	pinctrl_hog_1: hoggrp-1 {
+		fsl,pins = <
+
+			MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01     0x80000000		// Eth Reset
+//			MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25 	0x1b0b0			// SIM5300 PwrKey
+//			MX6UL_PAD_UART3_RTS_B__GPIO1_IO27       0x1b0b0			// SIM Select
+		>;
+	};
+
+	pinctrl_gpio_leds: gpioledgrp {
+		fsl,pins = <
+			MX6UL_PAD_UART3_RTS_B__GPIO1_IO27       0x1b0b0
+			MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25 	0x1b0b0
+		>;
+	};
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
+			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1F829
+
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x400010a9
+		>;
+	};
+
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART4_TX_DATA__I2C1_SCL       0x4001b8b0 // check ok
+                        MX6UL_PAD_UART4_RX_DATA__I2C1_SDA       0x4001b8b0
+
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+                fsl,pins = <
+                        MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
+                        MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
+                        MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
+                        MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
+                        MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
+                        MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
+                >;
+        };
+
+
+
+	pinctrl_usdhc2_8bit: usdhc2grp_8bit {
+                fsl,pins = <
+                        MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
+                        MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
+                        MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
+                        MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
+                        MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
+                        MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
+                        MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
+                        MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
+                        MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
+                        MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
+                >;
+        };
+
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY	0x30b0
+		>;
+	};
+
+	pinctrl_usb_otg1: usbotg1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
+			MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12	0x10b0
+		>;
+	};
+
+	pinctrl_usb_otg2: usbotg2grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08	0x10b0
+		>;
+	};
+};
+
+
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "host";
+	srp-disable;
+	hnp-disable;
+	adp-disable;
+	status = "okay";
+};
+
+&usbotg2 {
+	disable-over-current;
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usbphy1 {
+	tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+	tx-d-cal = <0x5>;
+};
+
+//&usdhc1 {
+//        pinctrl-names = "default";
+//        pinctrl-0 = <&pinctrl_usdhc1>;
+//        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+//        keep-power-in-suspend;
+//        enable-sdio-wakeup;
+//        bus-width = <4>;
+//        no-1-8-v;
+//        vmmc-supply = <&reg_sd1_vmmc>;
+//        status = "okay";
+//};
+
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2_8bit>;
+	bus-width = <8>;
+	non-removable;
+	disable-wp;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,wdog_b;
+};
diff -urN b/arch/arm/dts/imx6ull-o4-nano-tempest.dts a/arch/arm/dts/imx6ull-o4-nano-tempest.dts
--- b/arch/arm/dts/imx6ull-o4-nano-tempest.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-o4-nano-tempest.dts	2022-02-22 10:55:46.799180400 +0200
@@ -0,0 +1,616 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-NANO module Rusar-V12
+  * www.evodbg.com
+  * contact  r.sariev@evodbg.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+
+
+
+/ {
+        model = "OUT4 O4-iMX6ULL-TEMPEST";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+       
+        regulators {
+                compatible = "simple-bus";
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+
+                reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        gpio = <&gpio3 1 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+
+
+		        usdhc1_pwrseq: usdhc1_pwrseq {
+                        compatible = "mmc-pwrseq-simple";
+                        reset-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;      // WL_REG_ON
+                };
+
+
+
+                reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 6 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+
+                reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&pcf8574a 7 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+                reg_can_xcvr: regulator-canxcvr {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "CAN XCVR";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+    		};
+
+    		    reg_3p3v: regulator-3p3v {
+                        compatible = "regulator-fixed";
+                        reg = <9>;
+                        regulator-name = "3P3V";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                        regulator-boot-on;
+        };
+
+
+    };
+
+        leds    {
+                        compatible = "gpio-leds";
+                        pinctrl-names = "default";
+                        pinctrl-0 = <&pinctrl_led>;    
+                    led1 {                                                              // Module Green LED
+                        gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+                        label = "LED1_GREEN";
+                        linux,default-trigger = "mmc0";
+                        default-state = "on";
+                        };
+                    led2 {                                                              // Module Red LED
+                        gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+                        label = "LED1_RED";
+                        linux,default-trigger = "mmc1";
+                        default-state = "on";
+                        };
+                    led3 {                                                              // Module Blue LED
+                        gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+                        label = "LED1_BLUE";
+                        linux,default-trigger = "heartbeat";
+                        default-state = "on";
+                        };
+
+                    USER_LED1R {                                                        // Onboard User LED1 Red
+                        gpio = <&pcf8574a 0 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:01:link";
+                        default-state = "off";
+                        };    
+
+                    USER_LED1G {                                                        // Onboard User LED1 Green
+                        gpio = <&pcf8574a 1 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };        
+
+                    USER_LED1B {                                                        // Onboard User LED1 Blue
+                        gpio = <&pcf8574a 2 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED1_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:01:100Mbps";
+                        default-state = "off";
+                        };                                
+
+                    USER_LED2R {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 3 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_RED";
+                        linux,default-trigger = "20b4000.ethernet-1:00:link";
+                        default-state = "off";
+                        };     
+
+                    USER_LED2G {                                                        // Onboard User LED2 Green
+                        gpio = <&pcf8574a 4 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_GREEN";
+                        linux,default-trigger = "none";
+                        default-state = "off";
+                        };   
+
+                    USER_LED2B {                                                        // Onboard User LED2 Red
+                        gpio = <&pcf8574a 5 GPIO_ACTIVE_LOW>;
+                        label = "USER_LED2_BLUE";
+                        linux,default-trigger = "20b4000.ethernet-1:00:100Mbps";
+                        default-state = "off";
+                        };                                                          
+        };
+};
+
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+
+&uart2 {                                        // UART2 - RS485 interface pins 17+19+50 (mux with CAN)
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        uart-has-rtscts;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        status = "okay";
+};
+
+&uart4 {                                        // UART4
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart4>;
+        status = "okay";
+};
+
+
+&uart5 {                                        // Bluetooth UART
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart5>;
+        uart-has-rtscts;
+        dma-names = "", "";
+        status = "okay";
+};
+
+&uart7 {                                        // Expansion connector 1 C1+C2
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart7>;
+        status = "okay";
+};
+
+
+
+&ecspi1 {
+        fsl,spi-num-chipselects = <1>;
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+		   >;
+
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev0: spi@0 {
+                compatible = "semtech,sx1301";
+                reg = <0>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+                spi-max-frequency = <15000000>;
+                };
+};
+
+
+
+
+
+&can1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_flexcan1>;
+        xceiver-supply = <&reg_can_xcvr>;
+        status = "okay";
+};
+
+
+&fec1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet1>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy0>;
+        phy-reset-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+};
+
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-reset-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        phy-handle = <&ethphy1>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy0: ethernet-phy@0 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <1>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+	pcf8574a: gpio@38 {                                     //GPIO Expander1 only out U12 (Mainboard)
+                                    // P0 - LED 1 Red
+                                    // P1 - LED 1 Green
+                                    // P2 - LED 1 Blue
+                	                // P3 - LED 2 Red
+                                    // P4 - LED 2 Green
+                    	            // P5 - LED 2 Blue
+                                    // P6 - USB1 Power Enale
+                                    // P7 - USB2 Power Enable
+                compatible = "nxp,pcf8574a";
+                reg = <0x38>;                                   // PCF8574A Address -0-0-0
+                gpio-controller;
+                #gpio-cells = <2>;
+                };
+};
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        no-1-8-v;
+        non-removable;
+        mmc-pwrseq = <&usdhc1_pwrseq>;
+        status = "okay";
+
+        brcmf: bcrmf@1 {
+                reg = <1>;
+                compatible = "brcm,bcm4329-fmac", "brcm,bcm43xx-fmac";
+        };
+};
+
+
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+                                // MX6UL_PAD_JTAG_TDO__GPIO1_IO12                          4
+                                // MX6UL_PAD_JTAG_TMS__GPIO1_IO11                          6
+                                // MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                        7
+                                // MX6UL_PAD_JTAG_TDI__GPIO1_IO13                          8
+                                // MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15                       10
+                                // MX6UL_PAD_JTAG_TCK__GPIO1_IO14                          12
+                                // MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                     13
+                                // MX6UL_PAD_JTAG_MOD__GPIO1_IO10                          14
+                                // MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                     15
+                                // MX6UL_PAD_UART3_CTS_B__GPIO1_IO26                       16
+                                // MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                     17
+                                // MX6UL_PAD_LCD_DATA20__GPIO3_IO25                        18
+                                // MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                     19
+                                // MX6UL_PAD_LCD_DATA23__GPIO3_IO28                        20
+                                // MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                     21
+                                // MX6UL_PAD_LCD_DATA22__GPIO3_IO27                        22
+                                // MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                     23
+                                // MX6UL_PAD_LCD_DATA21__GPIO3_IO26                        24
+                                // MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                        25
+                                // MX6UL_PAD_LCD_DATA05__GPIO3_IO10                        26
+                                // MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                         27
+                                // MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                     28
+                                // MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                     30
+                                // MX6UL_PAD_LCD_HSYNC__GPIO3_IO02                         32
+                                // MX6UL_PAD_GPIO1_IO02__GPIO1_IO02                        34
+                                // MX6UL_PAD_GPIO1_IO09__GPIO1_IO09                        36
+                                // MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                         38
+                                // MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30                     40
+                                // MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31                     42
+                                // MX6UL_PAD_LCD_DATA09__GPIO3_IO14                        44
+                                // MX6UL_PAD_LCD_DATA08__GPIO3_IO13                        46
+                                // MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                       48
+                                // MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                       50
+                                        
+// 12-pin additional connector
+                                // MX6UL_PAD_LCD_DATA16__GPIO3_IO21                        1
+                                // MX6UL_PAD_LCD_DATA17__GPIO3_IO22                        2
+                                // MX6UL_PAD_LCD_DATA06__GPIO3_IO11                        3
+                                // MX6UL_PAD_LCD_DATA00__GPIO3_IO05                        4
+                                // MX6UL_PAD_LCD_DATA01__GPIO3_IO06                        5
+                                // MX6UL_PAD_LCD_DATA02__GPIO3_IO07                        6
+                                // MX6UL_PAD_LCD_DATA03__GPIO3_IO08                        7
+                                // MX6UL_PAD_GPIO1_IO01__GPIO1_IO01                        8
+
+// 4-pin additional connector
+                                // MX6UL_PAD_NAND_CE1_B__GPIO4_IO14                        1
+                                // MX6UL_PAD_NAND_CE0_B__GPIO4_IO13                        2
+                                // MX6UL_PAD_NAND_READY_B__GPIO4_IO12                      3
+                                // MX6UL_PAD_NAND_CLE__GPIO4_IO15                          4
+
+                        >;
+                };
+
+                 pinctrl_led: ledgrp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0x1b0b0         /* Blue LED              */
+                                MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0x1b0b0         /* Red LED               */
+                                MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0x1b0b0         /* Green LED             */
+                        >;
+                };
+
+
+                pinctrl_enet1: enet1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
+                                MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07      0x0b0b0
+                        >;
+                };
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                                MX6UL_PAD_LCD_DATA15__GPIO3_IO20        0x1b0b0
+                        >;
+                };
+
+		pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_i2c3: i2c3grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_LCD_DATA01__I2C3_SCL          0x4001b8b0 
+                                MX6UL_PAD_LCD_DATA00__I2C3_SDA          0x4001b8b0 
+                        >;
+                };
+
+                pinctrl_i2c4: i2c4grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_LCD_DATA03__I2C4_SCL          0x4001b8b0 
+                                MX6UL_PAD_LCD_DATA02__I2C4_SDA          0x4001b8b0 
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK       0x10b0
+                                MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI       0x10b0
+                                MX6UL_PAD_LCD_DATA23__ECSPI1_MISO       0x10b0
+                                MX6UL_PAD_LCD_DATA21__GPIO3_IO26        0x10b0          // SPI1_SS0                        
+                                MX6UL_PAD_LCD_DATA05__GPIO3_IO10        0x1b0b0         // SPI1_SS1
+                        >;
+                };
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b0         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b0
+                                MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS  0x1b0b0       
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <        
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1   
+
+                        >;
+                };
+
+
+                pinctrl_uart4: uart4grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b0        
+                                MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b0
+                        >;
+                };
+
+                pinctrl_uart5: uart5grp {                                               // Bluetooth UART
+                        fsl,pins = <   
+                                MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1                                    
+                                MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1         
+                                MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS     0x1b0b1
+                                MX6UL_PAD_CSI_DATA03__UART5_DCE_CTS     0x1b0b1
+                                MX6UL_PAD_GPIO1_IO03__OSC32K_32K_OUT    0x14            // 32kHz output      
+//                                MX6UL_PAD_LCD_VSYNC__GPIO3_IO03         0x1b0b0       // BT_REG_ON  in Rev1K
+                                MX6UL_PAD_LCD_DATA10__GPIO3_IO15        0x1b0b0         // BT_HOST_WAKE
+                                MX6UL_PAD_LCD_DATA11__GPIO3_IO16        0x1b0b0         // BT_WAKE
+
+                        >;
+                };
+
+                pinctrl_uart7: uart7grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA16__UART7_DCE_TX      0x1b0b1
+                                MX6UL_PAD_LCD_DATA17__UART7_DCE_RX      0x1b0b1
+                        >;
+                };
+
+                pinctrl_flexcan1: flexcan1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX      0x0b0b0
+                                MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX      0x0b0b0
+                >;
+                };
+
+                pinctrl_pwm2: pwm2grp {
+		        fsl,pins = <
+			        MX6UL_PAD_GPIO1_IO09__PWM2_OUT		0x0b0b0
+		        >;
+	            };
+
+                pinctrl_pwm8: pwm8grp {
+		        fsl,pins = <
+			        MX6UL_PAD_CSI_HSYNC__PWM8_OUT		0x0b0b0
+		        >;
+	            };
+
+             
+
+/* USDH1 - WIFI */
+		pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059               
+                                MX6UL_PAD_NAND_WP_B__GPIO4_IO11         0x1b0b0               // WL_REG_ON 
+                                MX6UL_PAD_LCD_DATA04__GPIO3_IO09        0x1b0b0               // WL_HOST_WAKE
+                                MX6UL_PAD_LCD_ENABLE__GPIO3_IO01        0x1b0b0               // WIFI_PWR_EN
+                         
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/imx6ull-o4-sodimm-tron.dts a/arch/arm/dts/imx6ull-o4-sodimm-tron.dts
--- b/arch/arm/dts/imx6ull-o4-sodimm-tron.dts	1970-01-01 03:00:00.000000000 +0300
+++ a/arch/arm/dts/imx6ull-o4-sodimm-tron.dts	2022-02-14 14:23:35.913449417 +0200
@@ -0,0 +1,581 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+ /*
+  * EV-iMX6UL-NANO module Rusar-V12
+  * www.evodbg.com
+  * contact  r.sariev@evodbg.com
+  */
+
+/dts-v1/;
+
+#include "imx6ull.dtsi"
+
+/ {
+        model = "OUT4 iMX6ULL-O4-SODIMM-TRON";
+        compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";
+
+        memory {
+                reg = <0x80000000 0x20000000>;
+        };
+
+        chosen {
+                stdout-path = &uart1;
+        };
+
+        backlight_display: backlight-display {
+                        compatible = "pwm-backlight";
+                        pwms = <&pwm1 0 5000000>;
+                        brightness-levels = <0 4 8 16 32 64 128 255>;
+                        default-brightness-level = <6>;
+                        status = "okay";
+        };
+
+
+        reg_sd1_vmmc: regulator-sd1 {
+                        compatible = "regulator-fixed";
+                        reg = <1>;
+                        regulator-name = "VSD_3V3";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                };
+
+        reg_usb1_vbus: regulator-usb1 {
+                        compatible = "regulator-fixed";
+                        reg = <2>;
+                        regulator-name = "usb1_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+
+        reg_usb2_vbus: regulator-usb2 {
+                        compatible = "regulator-fixed";
+                        reg = <3>;
+                        regulator-name = "usb2_vbus";
+                        regulator-min-microvolt = <5000000>;
+                        regulator-max-microvolt = <5000000>;
+                        gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+			            enable-active-high;
+                        regulator-always-on;
+                };
+
+        reg_can_xcvr: regulator-canxcvr {
+                        compatible = "regulator-fixed";
+                        reg = <4>;
+                        regulator-name = "CAN XCVR";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+    		    };
+
+    	reg_3p3v: regulator-3p3v {
+                        compatible = "regulator-fixed";
+                        reg = <9>;
+                        regulator-name = "3P3V";
+                        regulator-min-microvolt = <3300000>;
+                        regulator-max-microvolt = <3300000>;
+                        regulator-always-on;
+                        regulator-boot-on;
+                };
+
+        sound {
+                compatible = "simple-audio-card";
+                simple-audio-card,name = "mx6ul-wm8960";
+                simple-audio-card,format = "i2s";
+                simple-audio-card,bitclock-master = <&dailink_master>;
+                simple-audio-card,frame-master = <&dailink_master>;
+                simple-audio-card,widgets =
+                        "Microphone", "Mic Jack",
+                        "Line", "Line In",
+                        "Line", "Line Out",
+                        "Speaker", "Speaker",
+                        "Headphone", "Headphone Jack";
+                simple-audio-card,routing =
+                        "Headphone Jack", "HP_L",
+                        "Headphone Jack", "HP_R",
+                        "Speaker", "SPK_LP",
+                        "Speaker", "SPK_LN",
+                        "Speaker", "SPK_RP",
+                        "Speaker", "SPK_RN",
+                        "LINPUT1", "Mic Jack",
+                        "LINPUT3", "Mic Jack",
+                        "RINPUT1", "Mic Jack",
+                        "RINPUT2", "Mic Jack";
+
+                simple-audio-card,cpu {
+                        sound-dai = <&sai2>;
+                };
+
+                dailink_master: simple-audio-card,codec {
+                        sound-dai = <&codec>;
+                        clocks = <&clks IMX6UL_CLK_SAI2>;
+                };
+        };
+
+};
+
+&sai2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_sai2>;
+        assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
+                          <&clks IMX6UL_CLK_SAI2>;
+        assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+        assigned-clock-rates = <0>, <12288000>;
+        fsl,sai-mclk-direction-output;
+        status = "okay";
+};
+
+&snvs_poweroff {
+        status = "okay";
+};
+
+&snvs_pwrkey {
+        status = "okay";
+};
+
+
+
+
+&clks {
+	    assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	    assigned-clock-rates = <786432000>;
+};
+
+
+&uart1 {                                        // DUART console  pins 13+15
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart1>;
+        status = "okay";
+};
+
+
+&uart2 {                                        // UART2 - RS485 interface pins 17+19+50 (mux with CAN)
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart2>;
+        status = "okay";
+};
+
+&uart3 {                                        // UART3 - pins 21 + 23
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart3>;
+        fsl,uart-has-rtscts;
+        rts-gpios = <&gpio1 27  GPIO_ACTIVE_HIGH>;
+        linux,rs485-enabled-at-boot-time;
+        status = "okay";
+};
+
+&uart4 {                                        // UART4 - pins 28 + 30
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_uart4>;
+        status = "okay";
+};
+
+
+&ecspi1 {   
+        fsl,spi-num-chipselects = <1>;          
+        cs-gpios = <&gpio3 26 GPIO_ACTIVE_LOW
+		            >;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_ecspi1>;
+        status = "okay";
+
+        spidev0: spi@0 {
+                compatible = "spidev";
+                reg = <0>;
+                spi-max-frequency = <15000000>;
+                };
+};
+
+
+&can2 {
+        pinctrl-names = "default";              
+        pinctrl-0 = <&pinctrl_flexcan2>;
+        xceiver-supply = <&reg_can_xcvr>;
+        status = "okay";
+};
+
+
+&fec1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet1>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy0>;
+        phy-reset-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
+        phy-reset-duration = <100>;
+        status = "okay";
+};
+
+
+
+&fec2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_enet2>;
+        phy-mode = "rmii";
+        phy-handle = <&ethphy1>;
+        status = "okay";
+
+        mdio {
+                #address-cells = <1>;
+                #size-cells = <0>;
+
+                ethphy0: ethernet-phy@0 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <0>;
+                };
+
+                ethphy1: ethernet-phy@1 {
+                        compatible = "ethernet-phy-ieee802.3-c22";
+                        reg = <1>;
+                };
+        };
+};
+
+&gpc {
+        fsl,cpu_pupscr_sw2iso = <0x1>;
+        fsl,cpu_pupscr_sw = <0x0>;
+        fsl,cpu_pdnscr_iso2sw = <0x1>;
+        fsl,cpu_pdnscr_iso = <0x1>;
+        fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
+};
+
+&i2c2 {
+        clock_frequency = <400000>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2>;
+        status = "okay";
+
+	    codec: wm8960@1a {
+                #sound-dai-cells = <0>;
+                compatible = "wlf,wm8960";
+                reg = <0x1a>;
+                wlf,shared-lrclk;
+        };
+
+};
+
+&lcdif {
+        assigned-clocks = <&clks IMX6UL_CLK_LCDIF_PRE_SEL>;
+        assigned-clock-parents = <&clks IMX6UL_CLK_PLL5_VIDEO_DIV>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_lcdif_dat
+                     &pinctrl_lcdif_ctrl>;
+        status = "okay";
+
+        display0: display0 {
+                                        bits-per-pixel = <32>;
+                                        bus-width = <24>;
+
+                                        display-timings {
+                                                native-mode = <&timing0>;
+                                                timing0: timing0 {
+                                                        clock-frequency = <35000000>;
+                                                        hactive = <800>;
+                                                        vactive = <480>;
+                                                        hfront-porch = <40>;
+                                                        hback-porch = <40>;
+                                                        hsync-len = <48>;
+                                                        vback-porch = <29>;
+                                                        vfront-porch = <13>;
+                                                        vsync-len = <3>;
+
+                                                        hsync-active = <0>;
+                                                        vsync-active = <0>;
+                                                        de-active = <1>;
+                                                        pixelclk-active = <0>;
+
+                                                };
+                                        };
+                                };
+};
+
+&pwm1 {
+        #pwm-cells = <2>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_pwm1>;
+        status = "okay";
+};
+
+
+
+&usbotg1 {
+        dr_mode = "host";
+        srp-disable;
+        hnp-disable;
+        adp-disable;
+        vbus-supply = <&reg_usb1_vbus>;
+        status = "okay";
+};
+
+&usbotg2 {
+        vbus-supply = <&reg_usb2_vbus>;
+        dr_mode = "host";
+        disable-over-current;
+        status = "okay";
+};
+
+&usbphy1 {
+        tx-d-cal = <0x5>;
+};
+
+&usbphy2 {
+        tx-d-cal = <0x5>;
+};
+
+
+&usdhc1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc1>;
+        bus-width = <4>;
+        cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
+        keep-power-in-suspend;
+        wakeup-source;
+        vmmc-supply = <&reg_sd1_vmmc>;
+        status = "okay";
+};
+
+&usdhc2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_usdhc2>;
+        bus-width = <8>;
+        no-1-8-v;
+        non-removable;
+        keep-power-in-suspend;
+        enable-sdio-wakeup;
+        status = "okay";
+};
+
+&iomuxc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_hog>;
+        pinctrl_hog: hoggrp {
+                        fsl,pins = <
+
+// Main Connector                                                                     Module pin
+
+                                // MX6UL_PAD_SD1_CLK__GPIO2_IO17                          4
+                                // MX6UL_PAD_SD1_CMD__GPIO2_IO16                          6
+                                // MX6UL_PAD_GPIO1_IO00__GPIO1_IO00                       7
+                                // MX6UL_PAD_SD1_DATA0__GPIO2_IO18                        8
+                                // MX6UL_PAD_SD1_DATA1__GPIO2_IO19                       10
+                                // MX6UL_PAD_SD1_DATA2__GPIO2_IO20                       12
+                                // MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17                   13
+                                // MX6UL_PAD_SD1_DATA3__GPIO2_IO21                       14
+                                // MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16                   15
+                                // MX6UL_PAD_UART1_RTS_B__GPIO1_IO19                     16
+                                // MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21                   17
+                                // MX6UL_PAD_CSI_DATA04__GPIO4_IO25                      18
+                                // MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20                   19
+                                // MX6UL_PAD_CSI_DATA07__GPIO4_IO28                      20
+                                // MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25                   21
+                                // MX6UL_PAD_CSI_DATA06__GPIO4_IO27                      22
+                                // MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24                   23
+                                // MX6UL_PAD_CSI_DATA05__GPIO4_IO26                      24
+                                // MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18                      25
+                                // MX6UL_PAD_LCD_DATA05__GPIO3_IO10                      26
+                                // MX6UL_PAD_CSI_MCLK__GPIO4_IO17                        27
+                                // MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29                   28
+                                // MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28                   30
+                                // MX6UL_PAD_UART3_RTS_B__GPIO1_IO27                     32
+                                // MX6UL_PAD_CSI_DATA02__GPIO4_IO23                      34
+                                // MX6UL_PAD_CSI_DATA01__GPIO4_IO22                      36
+                                // MX6UL_PAD_CSI_DATA00__GPIO4_IO21                      38
+                                // MX6UL_PAD_CSI_HSYNC__GPIO4_IO20                       40
+                                // MX6UL_PAD_CSI_VSYNC__GPIO4_IO19                       42
+                                // MX6UL_PAD_LCD_DATA09__GPIO3_IO14                      44
+                                // MX6UL_PAD_LCD_DATA08__GPIO3_IO13                      46
+                                // MX6UL_PAD_UART2_RTS_B__GPIO1_IO23                     48
+                                // MX6UL_PAD_UART2_CTS_B__GPIO1_IO22                     50
+                                        
+                        >;
+                };
+              
+                pinctrl_enet1: enet1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1  0x4001b031
+                                MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01      0x0b0b0
+                        >;
+                };
+
+                pinctrl_enet2: enet2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO07__ENET2_MDC         0x1b0b0
+                                MX6UL_PAD_GPIO1_IO06__ENET2_MDIO        0x1b0b0
+                                MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
+                                MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
+                        >;
+                };
+
+                pinctrl_lcdif_dat: lcdifdatgrp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_DATA00__LCDIF_DATA00  0x79
+                                MX6UL_PAD_LCD_DATA01__LCDIF_DATA01  0x79
+                                MX6UL_PAD_LCD_DATA02__LCDIF_DATA02  0x79
+                                MX6UL_PAD_LCD_DATA03__LCDIF_DATA03  0x79
+                                MX6UL_PAD_LCD_DATA04__LCDIF_DATA04  0x79
+                                MX6UL_PAD_LCD_DATA05__LCDIF_DATA05  0x79
+                                MX6UL_PAD_LCD_DATA06__LCDIF_DATA06  0x79
+                                MX6UL_PAD_LCD_DATA07__LCDIF_DATA07  0x79
+                                MX6UL_PAD_LCD_DATA08__LCDIF_DATA08  0x79
+                                MX6UL_PAD_LCD_DATA09__LCDIF_DATA09  0x79
+                                MX6UL_PAD_LCD_DATA10__LCDIF_DATA10  0x79
+                                MX6UL_PAD_LCD_DATA11__LCDIF_DATA11  0x79
+                                MX6UL_PAD_LCD_DATA12__LCDIF_DATA12  0x79
+                                MX6UL_PAD_LCD_DATA13__LCDIF_DATA13  0x79
+                                MX6UL_PAD_LCD_DATA14__LCDIF_DATA14  0x79
+                                MX6UL_PAD_LCD_DATA15__LCDIF_DATA15  0x79
+                                MX6UL_PAD_LCD_DATA16__LCDIF_DATA16  0x79
+                                MX6UL_PAD_LCD_DATA17__LCDIF_DATA17  0x79
+                                MX6UL_PAD_LCD_DATA18__LCDIF_DATA18  0x79
+                                MX6UL_PAD_LCD_DATA19__LCDIF_DATA19  0x79
+                                MX6UL_PAD_LCD_DATA20__LCDIF_DATA20  0x79
+                                MX6UL_PAD_LCD_DATA21__LCDIF_DATA21  0x79
+                                MX6UL_PAD_LCD_DATA22__LCDIF_DATA22  0x79
+                                MX6UL_PAD_LCD_DATA23__LCDIF_DATA23  0x79
+                        >;
+                };
+
+                pinctrl_lcdif_ctrl: lcdifctrlgrp {
+                        fsl,pins = <
+                                MX6UL_PAD_LCD_CLK__LCDIF_CLK        0x79
+                                MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE  0x79
+                                MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC    0x79
+                                MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC    0x79
+                        >;
+                };
+
+                pinctrl_pwm1: pwm1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x110b0
+                        >;
+                };
+
+
+
+		        pinctrl_i2c2: i2c2grp {
+                        fsl,pins = <
+                                       
+                                MX6UL_PAD_UART5_TX_DATA__I2C2_SCL       0x4001b8b0 
+                                MX6UL_PAD_UART5_RX_DATA__I2C2_SDA       0x4001b8b0
+                        >;
+                };
+
+                pinctrl_ecspi1: spi1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK       0x1b0b1
+                                MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI       0x1b0b1
+                                MX6UL_PAD_CSI_DATA07__ECSPI1_MISO       0x1b0b1
+                                MX6UL_PAD_CSI_DATA05__GPIO4_IO26        0x1b0b0         // SPI1_SS0
+                        >;
+                };
+
+                pinctrl_sai2: sai2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK        0x17088
+                                MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC        0x17088
+                                MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA     0x11088
+                                MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA        0x11088
+                                MX6UL_PAD_JTAG_TMS__SAI2_MCLK           0x17088
+                                MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04      0x17059
+                    >;
+                };
+
+
+                pinctrl_uart1: uart1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX   0x1b0b1           
+                                MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX   0x1b0b1
+                        >;
+                };
+
+                pinctrl_uart2: uart2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX   0x1b0b0         
+                                MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX   0x1b0b0
+                                MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS  0x1b0b0       
+                        >;
+                };
+
+                pinctrl_uart3: uart3grp {
+                        fsl,pins = <        
+                                MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX   0x1b0b1
+                                MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX   0x1b0b1   
+
+                        >;
+                };
+
+                pinctrl_uart4: uart4grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b0        
+                                MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b0
+                        >;
+                };
+
+                pinctrl_uart5: uart5grp {                                               
+                        fsl,pins = <   
+                                MX6UL_PAD_CSI_DATA01__UART5_DCE_RX      0x1b0b1
+                                MX6UL_PAD_CSI_DATA00__UART5_DCE_TX      0x1b0b1        
+                        >;
+                };
+
+                pinctrl_flexcan2: flexcan2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX      0x1b020
+                                MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX      0x1b020
+                >;
+                };
+            
+		        pinctrl_usdhc1: usdhc1grp {
+                        fsl,pins = <
+                                MX6UL_PAD_SD1_CMD__USDHC1_CMD           0x17059               
+                                MX6UL_PAD_SD1_CLK__USDHC1_CLK           0x10059               
+                                MX6UL_PAD_SD1_DATA0__USDHC1_DATA0       0x17059
+                                MX6UL_PAD_SD1_DATA1__USDHC1_DATA1       0x17059
+                                MX6UL_PAD_SD1_DATA2__USDHC1_DATA2       0x17059
+                                MX6UL_PAD_SD1_DATA3__USDHC1_DATA3       0x17059   
+                                MX6UL_PAD_UART1_RTS_B__GPIO1_IO19       0x17059 /* SD1 CD */                                     
+                        >;
+                };
+
+                pinctrl_usdhc2: usdhc2grp {
+                        fsl,pins = <
+                                MX6UL_PAD_NAND_RE_B__USDHC2_CLK         0x10069
+                                MX6UL_PAD_NAND_WE_B__USDHC2_CMD         0x17059
+                                MX6UL_PAD_NAND_DATA00__USDHC2_DATA0     0x17059
+                                MX6UL_PAD_NAND_DATA01__USDHC2_DATA1     0x17059
+                                MX6UL_PAD_NAND_DATA02__USDHC2_DATA2     0x17059
+                                MX6UL_PAD_NAND_DATA03__USDHC2_DATA3     0x17059
+                                MX6UL_PAD_NAND_DATA04__USDHC2_DATA4     0x17059
+                                MX6UL_PAD_NAND_DATA05__USDHC2_DATA5     0x17059
+                                MX6UL_PAD_NAND_DATA06__USDHC2_DATA6     0x17059
+                                MX6UL_PAD_NAND_DATA07__USDHC2_DATA7     0x17059
+
+                        >;
+                };
+};
+
+
diff -urN b/arch/arm/dts/Makefile a/arch/arm/dts/Makefile
--- b/arch/arm/dts/Makefile	2020-03-31 02:29:27.000000000 +0300
+++ a/arch/arm/dts/Makefile	2022-01-27 20:01:12.629707965 +0200
@@ -683,6 +683,12 @@
 	imx6ul-pico-pi.dtb
 
 dtb-$(CONFIG_MX6ULL) += \
+	imx6ull-o4-nano-telelora-v2.dtb \
+        imx6ull-o4-nano-tempest.dtb \
+        imx6ull-ev-nano-tira.dtb \
+        imx6ull-ev-m2-simple.dtb \
+        imx6ull-ev-m2-twin.dtb \
+        imx6ull-o4-sodimm-tron.dtb \
 	imx6ull-14x14-evk.dtb \
 	imx6ull-colibri.dtb \
 	imx6ull-phytec-segin-ff-rdk-emmc.dtb \
diff -urN b/arch/arm/mach-imx/mx6/Kconfig a/arch/arm/mach-imx/mx6/Kconfig
--- b/arch/arm/mach-imx/mx6/Kconfig	2020-03-31 02:29:27.000000000 +0300
+++ a/arch/arm/mach-imx/mx6/Kconfig	2020-09-10 16:42:08.988909883 +0300
@@ -460,6 +460,48 @@
 	select MX6ULL
 	imply CMD_DM
 
+config TARGET_EV_IMX6ULL
+        bool "Support Evodbg EV-iMX6UL-NANO"
+        select MX6ULL
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+	select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_EV_IMX6ULL_M2
+        bool "Support Evodbg EV-iMX6UL-M2"
+        select MX6ULL
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+config TARGET_O4_IMX6ULL_SODIMM
+        bool "Support Out4 O4-iMX6UL-SODIMM"
+        select MX6ULL
+        select BOARD_LATE_INIT
+        select DM
+        select DM_ETH
+        select DM_GPIO
+        select DM_I2C
+        select DM_MMC
+        select DM_SERIAL
+        select DM_THERMAL
+        imply CMD_DM
+
+
+
+
 config TARGET_NITROGEN6X
 	bool "nitrogen6x"
 	imply USB_ETHER_ASIX
@@ -702,6 +744,9 @@
 source "board/freescale/mx6sxsabreauto/Kconfig"
 source "board/freescale/mx6ul_14x14_evk/Kconfig"
 source "board/freescale/mx6ullevk/Kconfig"
+source "board/evodbg/ev-imx6ul-nano/Kconfig"
+source "board/evodbg/ev-imx6ul-m2/Kconfig"
+source "board/out4/o4-imx6ul-sodimm/Kconfig"
 source "board/grinn/liteboard/Kconfig"
 source "board/phytec/pcm058/Kconfig"
 source "board/phytec/pfla02/Kconfig"
diff -urN b/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c a/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c
--- b/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/ev-imx6ul-m2.c	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,189 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2017-2020 R.Sariev Evodbg
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/gpio.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/mxc_i2c.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <i2c.h>
+#include <miiphy.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <netdev.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define I2C_PAD_CTRL    (PAD_CTL_PKE | PAD_CTL_PUE |            \
+        PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |               \
+        PAD_CTL_DSE_40ohm | PAD_CTL_HYS |                       \
+        PAD_CTL_ODE)
+
+#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+
+struct i2c_pads_info i2c_pad_info1 = {
+
+        .scl = {
+
+                /* UART4_TX */
+
+                .i2c_mode = MX6_PAD_CSI_HSYNC__I2C2_SCL | PC,
+
+                .gpio_mode = MX6_PAD_CSI_HSYNC__GPIO4_IO20 | PC,
+
+                .gp = IMX_GPIO_NR(4, 20),
+
+        },
+
+        .sda = {
+
+
+                .i2c_mode = MX6_PAD_CSI_VSYNC__I2C2_SDA | PC,
+
+                .gpio_mode = MX6_PAD_CSI_VSYNC__GPIO4_IO19 | PC,
+
+                .gp = IMX_GPIO_NR(4, 19),
+
+        },
+
+};
+
+
+
+
+
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(void)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	/*
+	 * Use 50M anatop loopback REF_CLK1 for ENET1,
+	 * clear gpr1[13], set gpr1[17].
+	 */
+	clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC2_MASK,
+			IOMUX_GPR1_FEC2_CLOCK_MUX1_SEL_MASK);
+
+	ret = enable_fec_anatop_clock(1, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+//	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);
+
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
+}
+#endif
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef CONFIG_SYS_I2C
+	setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x38, &i2c_pad_info1);
+	i2c_set_bus_num(1);
+#endif
+
+#ifdef CONFIG_FEC_MXC
+	setup_fec();
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+		env_set("board", "ev-imx6ul-m2");
+	else
+		env_set("board", "ev-imx6ul-m2");
+
+	return 0;
+}
+
+int checkboard(void)
+{
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+	puts("Board: Evodbg EV-iMX6ULL-M2\n");
+	    else
+        puts("Board: Evodbg EV-iMX6UL-M2\n");
+
+	return 0;
+}
diff -urN b/board/evodbg/ev-imx6ul-m2/imximage.cfg a/board/evodbg/ev-imx6ul-m2/imximage.cfg
--- b/board/evodbg/ev-imx6ul-m2/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/imximage.cfg	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,107 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2020 R.Sariev Evodbg
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : sd
+ */
+
+BOOT_FROM	sd
+
+/*
+ * Secure boot support
+ */
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Micron MT41K256M16TW-107 */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x00000030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000000
+DATA 4 0x021B083C 0x41570155
+DATA 4 0x021B0848 0x4040474A
+DATA 4 0x021B0850 0x40405550
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00921012
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x23400A38
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
diff -urN b/board/evodbg/ev-imx6ul-m2/Kconfig a/board/evodbg/ev-imx6ul-m2/Kconfig
--- b/board/evodbg/ev-imx6ul-m2/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/Kconfig	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,12 @@
+if TARGET_EV_IMX6ULL_M2
+
+config SYS_BOARD
+	default "ev-imx6ul-m2"
+
+config SYS_VENDOR
+	default "evodbg"
+
+config SYS_CONFIG_NAME
+	default "ev-imx6ul-m2"
+
+endif
diff -urN b/board/evodbg/ev-imx6ul-m2/MAINTAINERS a/board/evodbg/ev-imx6ul-m2/MAINTAINERS
--- b/board/evodbg/ev-imx6ul-m2/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/MAINTAINERS	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+EV_IMX6ULL_M2 BOARD
+M:	Ruslan Sariev <info@evodbg.net>
+S:	Maintained
+F:	board/evodbg/ev-imx6ul-m2/
+F:	include/configs/ev-imx6ul-m2.h
+F:	configs/ev-imx6ul-m2_defconfig
diff -urN b/board/evodbg/ev-imx6ul-m2/Makefile a/board/evodbg/ev-imx6ul-m2/Makefile
--- b/board/evodbg/ev-imx6ul-m2/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/Makefile	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+# (C) Copyright 2020 out4.ru
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y  := ev-imx6ul-m2.o
diff -urN b/board/evodbg/ev-imx6ul-m2/plugin.S a/board/evodbg/ev-imx6ul-m2/plugin.S
--- b/board/evodbg/ev-imx6ul-m2/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-m2/plugin.S	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,257 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6ull_lpddr2_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x00080000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00003030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00003030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0x1b4700c7
+	str r1, [r0, #0x85c]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x23400A38
+	str r1, [r0, #0x890]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8b8]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x20000000
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403439
+	str r1, [r0, #0x848]
+	ldr r1, =0x4040342D
+	str r1, [r0, #0x850]
+	ldr r1, =0x00921012
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+
+	ldr r1, =0x00020052
+	str r1, [r0, #0x004]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x008]
+	ldr r1, =0x33374133
+	str r1, [r0, #0x00C]
+	ldr r1, =0x00100A82
+	str r1, [r0, #0x010]
+	ldr r1, =0x00170557
+	str r1, [r0, #0x038]
+	ldr r1, =0x00000093
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201748
+	str r1, [r0, #0x018]
+	ldr r1, =0x0F9F26D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x009F0010
+	str r1, [r0, #0x030]
+	ldr r1, =0x00000047
+	str r1, [r0, #0x040]
+	ldr r1, =0x83100000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00008010
+	str r1, [r0, #0x01C]
+	ldr r1, =0x003F8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0xFF0A8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x82018030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04028030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x01038030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00001800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x818]
+	ldr r1, =0xA1310003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00025552
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+#if defined (CONFIG_TARGET_MX6ULL_9X9_EVK)
+	imx6ull_lpddr2_evk_setting
+#else
+	imx6ull_ddr3_evk_setting
+#endif
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c a/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c
--- b/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/ev-imx6ul-nano.c	2020-09-10 16:53:19.532185641 +0300
@@ -0,0 +1,202 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2017-2020 R.Sariev Evodbg
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/gpio.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/mxc_i2c.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <i2c.h>
+#include <miiphy.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <netdev.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define I2C_PAD_CTRL    (PAD_CTL_PKE | PAD_CTL_PUE |            \
+        PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |               \
+        PAD_CTL_DSE_40ohm | PAD_CTL_HYS |                       \
+        PAD_CTL_ODE)
+
+#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+#define LBS
+
+struct i2c_pads_info i2c_pad_info1 = {
+
+        .scl = {
+
+#ifdef LBS
+		.i2c_mode = MX6_PAD_UART4_TX_DATA__I2C1_SCL | PC,
+
+                .gpio_mode = MX6_PAD_UART4_TX_DATA__GPIO1_IO28 | PC,
+
+                .gp = IMX_GPIO_NR(1, 28),
+#else
+
+
+                /* UART4_TX */
+
+                .i2c_mode = MX6_PAD_CSI_HSYNC__I2C2_SCL | PC,
+
+                .gpio_mode = MX6_PAD_CSI_HSYNC__GPIO4_IO20 | PC,
+
+                .gp = IMX_GPIO_NR(4, 20),
+#endif
+        },
+
+        .sda = {
+#ifdef LBS
+		.i2c_mode = MX6_PAD_UART4_RX_DATA__I2C1_SDA | PC,
+
+                .gpio_mode = MX6_PAD_UART4_RX_DATA__GPIO1_IO29 | PC,
+
+                .gp = IMX_GPIO_NR(1, 29),
+
+#else
+
+                .i2c_mode = MX6_PAD_CSI_VSYNC__I2C2_SDA | PC,
+
+                .gpio_mode = MX6_PAD_CSI_VSYNC__GPIO4_IO19 | PC,
+
+                .gp = IMX_GPIO_NR(4, 19),
+#endif
+        },
+
+};
+
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(void)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	/*
+	 * Use 50M anatop loopback REF_CLK1 for ENET1,
+	 * clear gpr1[13], set gpr1[17].
+	 */
+	clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+			IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+
+	ret = enable_fec_anatop_clock(0, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+//	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);
+
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
+}
+#endif
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef CONFIG_SYS_I2C
+	setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x38, &i2c_pad_info1);
+	i2c_set_bus_num(1);
+#endif
+
+#ifdef CONFIG_FEC_MXC
+	setup_fec();
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+		env_set("board", "ev-imx6ul-nano");
+	else
+		env_set("board", "ev-imx6ul-nano");
+
+	return 0;
+}
+
+int checkboard(void)
+{
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+	puts("Board: Evodbg EV-iMX6ULL-NANO\n");
+	    else
+        puts("Board: Evodbg EV-iMX6UL-NANO\n");
+
+	return 0;
+}
diff -urN b/board/evodbg/ev-imx6ul-nano/imximage.cfg a/board/evodbg/ev-imx6ul-nano/imximage.cfg
--- b/board/evodbg/ev-imx6ul-nano/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/imximage.cfg	2021-05-30 12:44:57.877289885 +0300
@@ -0,0 +1,115 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * Refer doc/README.imximage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : one of
+ * spi/sd/nand/onenand, qspi/nor
+ */
+
+#ifdef CONFIG_QSPI_BOOT
+BOOT_FROM	qspi
+#elif defined(CONFIG_NOR_BOOT)
+BOOT_FROM	nor
+#else
+BOOT_FROM	sd
+#endif
+
+#ifdef CONFIG_USE_IMXIMG_PLUGIN
+/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
+PLUGIN	board/freescale/mx6ullevk/plugin.bin 0x00907000
+#else
+
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x000C0030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000000
+DATA 4 0x021B083C 0x41490145
+DATA 4 0x021B0848 0x40404546
+DATA 4 0x021B0850 0x4040524D
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00921012
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x00400000
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
+
+#endif
diff -urN b/board/evodbg/ev-imx6ul-nano/Kconfig a/board/evodbg/ev-imx6ul-nano/Kconfig
--- b/board/evodbg/ev-imx6ul-nano/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/Kconfig	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,12 @@
+if TARGET_EV_IMX6ULL
+
+config SYS_BOARD
+	default "ev-imx6ul-nano"
+
+config SYS_VENDOR
+	default "evodbg"
+
+config SYS_CONFIG_NAME
+	default "ev-imx6ul-nano"
+
+endif
diff -urN b/board/evodbg/ev-imx6ul-nano/MAINTAINERS a/board/evodbg/ev-imx6ul-nano/MAINTAINERS
--- b/board/evodbg/ev-imx6ul-nano/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/MAINTAINERS	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+EV_IMX6ULL BOARD
+M:	Ruslan Sariev <info@evodbg.net>
+S:	Maintained
+F:	board/evodbg/ev-imx6ul-nano/
+F:	include/configs/ev-imx6ul-nano.h
+F:	configs/ev-imx6ul-nano_defconfig
diff -urN b/board/evodbg/ev-imx6ul-nano/Makefile a/board/evodbg/ev-imx6ul-nano/Makefile
--- b/board/evodbg/ev-imx6ul-nano/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/Makefile	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+# (C) Copyright 2020 out4.ru
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y  := ev-imx6ul-nano.o
diff -urN b/board/evodbg/ev-imx6ul-nano/plugin.S a/board/evodbg/ev-imx6ul-nano/plugin.S
--- b/board/evodbg/ev-imx6ul-nano/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/evodbg/ev-imx6ul-nano/plugin.S	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,257 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6ull_lpddr2_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x00080000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00003030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00003030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0x1b4700c7
+	str r1, [r0, #0x85c]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x23400A38
+	str r1, [r0, #0x890]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8b8]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x20000000
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403439
+	str r1, [r0, #0x848]
+	ldr r1, =0x4040342D
+	str r1, [r0, #0x850]
+	ldr r1, =0x00921012
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+
+	ldr r1, =0x00020052
+	str r1, [r0, #0x004]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x008]
+	ldr r1, =0x33374133
+	str r1, [r0, #0x00C]
+	ldr r1, =0x00100A82
+	str r1, [r0, #0x010]
+	ldr r1, =0x00170557
+	str r1, [r0, #0x038]
+	ldr r1, =0x00000093
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201748
+	str r1, [r0, #0x018]
+	ldr r1, =0x0F9F26D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x009F0010
+	str r1, [r0, #0x030]
+	ldr r1, =0x00000047
+	str r1, [r0, #0x040]
+	ldr r1, =0x83100000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00008010
+	str r1, [r0, #0x01C]
+	ldr r1, =0x003F8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0xFF0A8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x82018030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04028030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x01038030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00001800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x818]
+	ldr r1, =0xA1310003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00025552
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+#if defined (CONFIG_TARGET_MX6ULL_9X9_EVK)
+	imx6ull_lpddr2_evk_setting
+#else
+	imx6ull_ddr3_evk_setting
+#endif
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/board/out4/o4-imx6ul-sodimm/imximage.cfg a/board/out4/o4-imx6ul-sodimm/imximage.cfg
--- b/board/out4/o4-imx6ul-sodimm/imximage.cfg	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/imximage.cfg	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,107 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2020 D.Yakimenko Out4
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * Refer docs/README.imxmage for more details about how-to configure
+ * and create imximage boot image
+ *
+ * The syntax is taken as close as possible with the kwbimage
+ */
+
+#define __ASSEMBLY__
+#include <config.h>
+
+/* image version */
+
+IMAGE_VERSION 2
+
+/*
+ * Boot Device : sd
+ */
+
+BOOT_FROM	sd
+
+/*
+ * Secure boot support
+ */
+#ifdef CONFIG_IMX_HAB
+CSF CONFIG_CSF_SIZE
+#endif
+
+/*
+ * Device Configuration Data (DCD)
+ *
+ * Each entry must have the format:
+ * Addr-type           Address        Value
+ *
+ * where:
+ *	Addr-type register length (1,2 or 4 bytes)
+ *	Address	  absolute address of the register
+ *	value	  value to be stored in the register
+ */
+
+/* Micron MT41K256M16TW-107 */
+
+/* Enable all clocks */
+DATA 4 0x020c4068 0xffffffff
+DATA 4 0x020c406c 0xffffffff
+DATA 4 0x020c4070 0xffffffff
+DATA 4 0x020c4074 0xffffffff
+DATA 4 0x020c4078 0xffffffff
+DATA 4 0x020c407c 0xffffffff
+DATA 4 0x020c4080 0xffffffff
+
+DATA 4 0x020E04B4 0x000C0000
+DATA 4 0x020E04AC 0x00000000
+DATA 4 0x020E027C 0x00000030
+DATA 4 0x020E0250 0x00000030
+DATA 4 0x020E024C 0x00000030
+DATA 4 0x020E0490 0x00000030
+DATA 4 0x020E0288 0x00000030
+DATA 4 0x020E0270 0x00000000
+DATA 4 0x020E0260 0x00000030
+DATA 4 0x020E0264 0x00000030
+DATA 4 0x020E04A0 0x00000030
+DATA 4 0x020E0494 0x00020000
+DATA 4 0x020E0280 0x00000030
+DATA 4 0x020E0284 0x00000030
+DATA 4 0x020E04B0 0x00020000
+DATA 4 0x020E0498 0x00000030
+DATA 4 0x020E04A4 0x00000030
+DATA 4 0x020E0244 0x00000030
+DATA 4 0x020E0248 0x00000030
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B0800 0xA1390003
+DATA 4 0x021B080C 0x00000000
+DATA 4 0x021B083C 0x41570155
+DATA 4 0x021B0848 0x4040474A
+DATA 4 0x021B0850 0x40405550
+DATA 4 0x021B081C 0x33333333
+DATA 4 0x021B0820 0x33333333
+DATA 4 0x021B082C 0xf3333333
+DATA 4 0x021B0830 0xf3333333
+DATA 4 0x021B08C0 0x00921012
+DATA 4 0x021B08b8 0x00000800
+DATA 4 0x021B0004 0x0002002D
+DATA 4 0x021B0008 0x1B333030
+DATA 4 0x021B000C 0x676B52F3
+DATA 4 0x021B0010 0xB66D0B63
+DATA 4 0x021B0014 0x01FF00DB
+DATA 4 0x021B0018 0x00201740
+DATA 4 0x021B001C 0x00008000
+DATA 4 0x021B002C 0x000026D2
+DATA 4 0x021B0030 0x006B1023
+DATA 4 0x021B0040 0x0000004F
+DATA 4 0x021B0000 0x84180000
+DATA 4 0x021B0890 0x23400A38
+DATA 4 0x021B001C 0x02008032
+DATA 4 0x021B001C 0x00008033
+DATA 4 0x021B001C 0x00048031
+DATA 4 0x021B001C 0x15208030
+DATA 4 0x021B001C 0x04008040
+DATA 4 0x021B0020 0x00000800
+DATA 4 0x021B0818 0x00000227
+DATA 4 0x021B0004 0x0002552D
+DATA 4 0x021B0404 0x00011006
+DATA 4 0x021B001C 0x00000000
diff -urN b/board/out4/o4-imx6ul-sodimm/Kconfig a/board/out4/o4-imx6ul-sodimm/Kconfig
--- b/board/out4/o4-imx6ul-sodimm/Kconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/Kconfig	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,12 @@
+if TARGET_O4_IMX6ULL_SODIMM
+
+config SYS_BOARD
+	default "o4-imx6ul-sodimm"
+
+config SYS_VENDOR
+	default "out4"
+
+config SYS_CONFIG_NAME
+	default "o4-imx6ul-sodimm"
+
+endif
diff -urN b/board/out4/o4-imx6ul-sodimm/MAINTAINERS a/board/out4/o4-imx6ul-sodimm/MAINTAINERS
--- b/board/out4/o4-imx6ul-sodimm/MAINTAINERS	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/MAINTAINERS	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+O4_IMX6ULL_SODIMM BOARD
+M:	Denis Yakimenko <dy@out4.ru>
+S:	Maintained
+F:	board/out4/o4-imx6ul-sodimm/
+F:	include/configs/o4-imx6ul-sodimm.h
+F:	configs/o4-imx6ul-sodimm_defconfig
diff -urN b/board/out4/o4-imx6ul-sodimm/Makefile a/board/out4/o4-imx6ul-sodimm/Makefile
--- b/board/out4/o4-imx6ul-sodimm/Makefile	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/Makefile	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,6 @@
+# (C) Copyright 2020 out4.ru
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-y  := o4-imx6ul-sodimm.o
diff -urN b/board/out4/o4-imx6ul-sodimm/o4-imx6ul-sodimm.c a/board/out4/o4-imx6ul-sodimm/o4-imx6ul-sodimm.c
--- b/board/out4/o4-imx6ul-sodimm/o4-imx6ul-sodimm.c	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/o4-imx6ul-sodimm.c	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,189 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2019-2020 D.Yakimenko
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ */
+
+#include <init.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/crm_regs.h>
+#include <asm/arch/imx-regs.h>
+#include <asm/arch/iomux.h>
+#include <asm/arch/mx6-pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/gpio.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/mxc_i2c.h>
+#include <asm/io.h>
+#include <common.h>
+#include <env.h>
+#include <fsl_esdhc_imx.h>
+#include <i2c.h>
+#include <miiphy.h>
+#include <linux/sizes.h>
+#include <mmc.h>
+#include <netdev.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
+	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
+	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
+
+#define I2C_PAD_CTRL    (PAD_CTL_PKE | PAD_CTL_PUE |            \
+        PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |               \
+        PAD_CTL_DSE_40ohm | PAD_CTL_HYS |                       \
+        PAD_CTL_ODE)
+
+#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
+
+
+struct i2c_pads_info i2c_pad_info1 = {
+
+        .scl = {
+
+                /* UART4_TX */
+
+                .i2c_mode = MX6_PAD_CSI_HSYNC__I2C2_SCL | PC,
+
+                .gpio_mode = MX6_PAD_CSI_HSYNC__GPIO4_IO20 | PC,
+
+                .gp = IMX_GPIO_NR(4, 20),
+
+        },
+
+        .sda = {
+
+
+                .i2c_mode = MX6_PAD_CSI_VSYNC__I2C2_SDA | PC,
+
+                .gpio_mode = MX6_PAD_CSI_VSYNC__GPIO4_IO19 | PC,
+
+                .gp = IMX_GPIO_NR(4, 19),
+
+        },
+
+};
+
+
+
+
+
+
+int dram_init(void)
+{
+	gd->ram_size = imx_ddr_size();
+
+	return 0;
+}
+
+static iomux_v3_cfg_t const uart1_pads[] = {
+	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static void setup_iomux_uart(void)
+{
+	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
+}
+
+#ifdef CONFIG_FEC_MXC
+static int setup_fec(void)
+{
+	struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
+	int ret;
+
+	/*
+	 * Use 50M anatop loopback REF_CLK1 for ENET1,
+	 * clear gpr1[13], set gpr1[17].
+	 */
+	clrsetbits_le32(&iomuxc_regs->gpr[1], IOMUX_GPR1_FEC1_MASK,
+			IOMUX_GPR1_FEC1_CLOCK_MUX1_SEL_MASK);
+
+	ret = enable_fec_anatop_clock(0, ENET_50MHZ);
+	if (ret)
+		return ret;
+
+	enable_enet_clk(1);
+
+	return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+//	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);
+
+	if (phydev->drv->config)
+		phydev->drv->config(phydev);
+
+	return 0;
+}
+#endif
+
+int board_mmc_get_env_dev(int devno)
+{
+	return devno;
+}
+
+int mmc_map_to_kernel_blk(int devno)
+{
+	return devno;
+}
+
+int board_early_init_f(void)
+{
+	setup_iomux_uart();
+
+	return 0;
+}
+
+int board_init(void)
+{
+	/* Address of boot parameters */
+	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
+
+#ifdef CONFIG_SYS_I2C
+	setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x38, &i2c_pad_info1);
+	i2c_set_bus_num(1);
+#endif
+
+#ifdef CONFIG_FEC_MXC
+	setup_fec();
+#endif
+
+	return 0;
+}
+
+#ifdef CONFIG_CMD_BMODE
+static const struct boot_mode board_boot_modes[] = {
+	/* 4 bit bus width */
+	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
+	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
+	{NULL,	 0},
+};
+#endif
+
+int board_late_init(void)
+{
+#ifdef CONFIG_CMD_BMODE
+	add_board_boot_modes(board_boot_modes);
+#endif
+
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+		env_set("board", "o4-imx6ul-sodimm");
+	else
+		env_set("board", "o4-imx6ul-sodimm");
+
+	return 0;
+}
+
+int checkboard(void)
+{
+	if (is_cpu_type(MXC_CPU_MX6ULL))
+	puts("Board: Out4  O4-iMX6ULL-SODIMM\n");
+	    else
+        puts("Board: Out4  O4-iMX6UL-SODIMM\n");
+
+	return 0;
+}
diff -urN b/board/out4/o4-imx6ul-sodimm/plugin.S a/board/out4/o4-imx6ul-sodimm/plugin.S
--- b/board/out4/o4-imx6ul-sodimm/plugin.S	1970-01-01 03:00:00.000000000 +0300
+++ a/board/out4/o4-imx6ul-sodimm/plugin.S	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,257 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * SPDX-License-Identifier:	GPL-2.0+
+ */
+
+#include <config.h>
+
+/* DDR script */
+.macro imx6ull_ddr3_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x000C0000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	ldr r1, =0x000C0030
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00000004
+	str r1, [r0, #0x80C]
+	ldr r1, =0x41640158
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403237
+	str r1, [r0, #0x848]
+	ldr r1, =0x40403C33
+	str r1, [r0, #0x850]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x00944009
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+	ldr r1, =0x0002002D
+	str r1, [r0, #0x004]
+	ldr r1, =0x1B333030
+	str r1, [r0, #0x008]
+	ldr r1, =0x676B52F3
+	str r1, [r0, #0x00C]
+	ldr r1, =0xB66D0B63
+	str r1, [r0, #0x010]
+	ldr r1, =0x01FF00DB
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201740
+	str r1, [r0, #0x018]
+	ldr r1, =0x00008000
+	str r1, [r0, #0x01C]
+	ldr r1, =0x000026D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x006B1023
+	str r1, [r0, #0x030]
+	ldr r1, =0x0000004F
+	str r1, [r0, #0x040]
+	ldr r1, =0x84180000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00400000
+	str r1, [r0, #0x890]
+	ldr r1, =0x02008032
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00008033
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00048031
+	str r1, [r0, #0x01C]
+	ldr r1, =0x15208030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04008040
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000227
+	str r1, [r0, #0x818]
+	ldr r1, =0x0002552D
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6ull_lpddr2_evk_setting
+	ldr r0, =IOMUXC_BASE_ADDR
+	ldr r1, =0x00080000
+	str r1, [r0, #0x4B4]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x4AC]
+	ldr r1, =0x00000030
+	str r1, [r0, #0x27C]
+	str r1, [r0, #0x250]
+	str r1, [r0, #0x24C]
+	str r1, [r0, #0x490]
+	str r1, [r0, #0x288]
+
+	ldr r1, =0x00000000
+	str r1, [r0, #0x270]
+	str r1, [r0, #0x260]
+	str r1, [r0, #0x264]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x4A0]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x494]
+
+	ldr r1, =0x00003030
+	str r1, [r0, #0x280]
+	ldr r1, =0x00003030
+	str r1, [r0, #0x284]
+
+	ldr r1, =0x00020000
+	str r1, [r0, #0x4B0]
+
+	ldr r1, =0x00000030
+	str r1, [r0, #0x498]
+	str r1, [r0, #0x4A4]
+	str r1, [r0, #0x244]
+	str r1, [r0, #0x248]
+
+	ldr r0, =MMDC_P0_BASE_ADDR
+	ldr r1, =0x00008000
+	str r1, [r0, #0x1C]
+	ldr r1, =0x1b4700c7
+	str r1, [r0, #0x85c]
+	ldr r1, =0xA1390003
+	str r1, [r0, #0x800]
+	ldr r1, =0x23400A38
+	str r1, [r0, #0x890]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8b8]
+	ldr r1, =0x33333333
+	str r1, [r0, #0x81C]
+	str r1, [r0, #0x820]
+	ldr r1, =0xF3333333
+	str r1, [r0, #0x82C]
+	str r1, [r0, #0x830]
+	ldr r1, =0x20000000
+	str r1, [r0, #0x83C]
+	ldr r1, =0x40403439
+	str r1, [r0, #0x848]
+	ldr r1, =0x4040342D
+	str r1, [r0, #0x850]
+	ldr r1, =0x00921012
+	str r1, [r0, #0x8C0]
+	ldr r1, =0x00000800
+	str r1, [r0, #0x8B8]
+
+	ldr r1, =0x00020052
+	str r1, [r0, #0x004]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x008]
+	ldr r1, =0x33374133
+	str r1, [r0, #0x00C]
+	ldr r1, =0x00100A82
+	str r1, [r0, #0x010]
+	ldr r1, =0x00170557
+	str r1, [r0, #0x038]
+	ldr r1, =0x00000093
+	str r1, [r0, #0x014]
+	ldr r1, =0x00201748
+	str r1, [r0, #0x018]
+	ldr r1, =0x0F9F26D2
+	str r1, [r0, #0x02C]
+	ldr r1, =0x009F0010
+	str r1, [r0, #0x030]
+	ldr r1, =0x00000047
+	str r1, [r0, #0x040]
+	ldr r1, =0x83100000
+	str r1, [r0, #0x000]
+	ldr r1, =0x00008010
+	str r1, [r0, #0x01C]
+	ldr r1, =0x003F8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0xFF0A8030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x82018030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x04028030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x01038030
+	str r1, [r0, #0x01C]
+	ldr r1, =0x00001800
+	str r1, [r0, #0x020]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x818]
+	ldr r1, =0xA1310003
+	str r1, [r0, #0x800]
+	ldr r1, =0x00025552
+	str r1, [r0, #0x004]
+	ldr r1, =0x00011006
+	str r1, [r0, #0x404]
+	ldr r1, =0x00000000
+	str r1, [r0, #0x01C]
+.endm
+
+.macro imx6_clock_gating
+	ldr r0, =CCM_BASE_ADDR
+	ldr r1, =0xFFFFFFFF
+	str r1, [r0, #0x68]
+	str r1, [r0, #0x6C]
+	str r1, [r0, #0x70]
+	str r1, [r0, #0x74]
+	str r1, [r0, #0x78]
+	str r1, [r0, #0x7C]
+	str r1, [r0, #0x80]
+.endm
+
+.macro imx6_qos_setting
+.endm
+
+.macro imx6_ddr_setting
+#if defined (CONFIG_TARGET_MX6ULL_9X9_EVK)
+	imx6ull_lpddr2_evk_setting
+#else
+	imx6ull_ddr3_evk_setting
+#endif
+.endm
+
+/* include the common plugin code here */
+#include <asm/arch/mx6_plugin.S>
diff -urN b/common/Kconfig a/common/Kconfig
--- b/common/Kconfig	2020-03-31 02:29:27.000000000 +0300
+++ a/common/Kconfig	2022-01-27 21:14:23.987538254 +0200
@@ -807,6 +807,10 @@
 	  address of the initrd must be augmented by it's size, in the following
 	  format: "<initrd address>:<initrd size>".
 
+
+config KERNELNAME
+        string "kernel file name"
+
 config DEFAULT_FDT_FILE
 	string "Default fdt file"
 	help
diff -urN b/configs/imx6ull-ev-m2-simple_defconfig a/configs/imx6ull-ev-m2-simple_defconfig
--- b/configs/imx6ull-ev-m2-simple_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-m2-simple_defconfig	2022-01-30 12:07:03.004896980 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-m2-simple"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-m2-simple.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ull-m2-simple-zImage"
diff -urN b/configs/imx6ull-ev-m2-twin_defconfig a/configs/imx6ull-ev-m2-twin_defconfig
--- b/configs/imx6ull-ev-m2-twin_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-m2-twin_defconfig	2022-01-30 12:07:53.841487879 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-m2-simple"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-m2-twin.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ull-m2-twin-zImage"
\ No newline at end of file
diff -urN b/configs/imx6ull-ev-nano-tira_defconfig a/configs/imx6ull-ev-nano-tira_defconfig
--- b/configs/imx6ull-ev-nano-tira_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-ev-nano-tira_defconfig	2022-01-30 12:08:38.798014258 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-ev-nano-tira"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-ev-nano-tira.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-ev-imx6ul-nano-tira-zImage"
\ No newline at end of file
diff -urN b/configs/imx6ull-o4-nano-telelora-v2_defconfig a/configs/imx6ull-o4-nano-telelora-v2_defconfig
--- b/configs/imx6ull-o4-nano-telelora-v2_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-o4-nano-telelora-v2_defconfig	2022-01-30 12:10:08.091069032 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-o4-nano-telelora-v2"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-o4-nano-telelora-v2.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-o4-imx6ull-nano-telelora-v2-zImage"
\ No newline at end of file
diff -urN b/configs/imx6ull-o4-nano-tempest_defconfig a/configs/imx6ull-o4-nano-tempest_defconfig
--- b/configs/imx6ull-o4-nano-tempest_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-o4-nano-tempest_defconfig	2022-01-30 12:10:56.631647024 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-o4-nano-tempest"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-o4-nano-tempest.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-o4-imx6ull-nano-tempest-zImage"
\ No newline at end of file
diff -urN b/configs/imx6ull-o4-sodimm-tron_defconfig a/configs/imx6ull-o4-sodimm-tron_defconfig
--- b/configs/imx6ull-o4-sodimm-tron_defconfig	1970-01-01 03:00:00.000000000 +0300
+++ a/configs/imx6ull-o4-sodimm-tron_defconfig	2022-01-30 12:11:38.000141867 +0200
@@ -0,0 +1,94 @@
+CONFIG_ARM=y
+CONFIG_ARCH_MX6=y
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_NR_DRAM_BANKS=1
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_SDRAM=y
+# CONFIG_CMD_SF is not set
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_SDP=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_DHCP=y
+CONFIG_CMD_MII=y
+# CONFIG_CMD_MDIO is not set
+CONFIG_CMD_PING=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_OF_CONTROL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-o4-sodimm-tron"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_GPIO_HOG=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_LED=y
+CONFIG_LED_BLINK=y
+CONFIG_LED_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_PHY_SMSC=y
+CONFIG_MII=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_FAT_WRITE=y
+CONFIG_LZO=y
+# CONFIG_EFI_LOADER is not set
+CONFIG_DEFAULT_FDT_FILE="openwrt-imx6ul-imx6ull-o4-sodimm-tron.dtb"
+CONFIG_KERNELNAME="openwrt-imx6ul-o4-imx6ull-nano-sodimm-tron-zImage"
\ No newline at end of file
diff -urN b/include/autoconf.mk a/include/autoconf.mk
--- b/include/autoconf.mk	1970-01-01 03:00:00.000000000 +0300
+++ a/include/autoconf.mk	2022-01-25 12:10:52.092650817 +0200
@@ -0,0 +1,63 @@
+CONFIG_BOOTCOMMAND="mmc dev ${mmcdev}; run mmcboot;"
+CONFIG_MXC_USB_FLAGS=0
+CONFIG_IMX_CONFIG="board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_SYS_FSL_ESDHC_ADDR="USDHC2_BASE_ADDR"
+CONFIG_IS_MODULE(option)="config_enabled(CONFIG_VAL(option ##_MODULE))"
+CONFIG_SYS_LOAD_ADDR=$(CONFIG_LOADADDR)
+CONFIG_SYS_FSL_MAX_NUM_OF_SEC=y
+CONFIG_SYS_HELP_CMD_WIDTH=10
+CONFIG_SYS_CBSIZE=512
+CONFIG_EHCI_HCD_INIT_AFTER_RESET=y
+CONFIG_REVISION_TAG=y
+CONFIG_SYS_FSL_CLK=y
+CONFIG_SYS_FSL_SEC_ADDR="(CAAM_BASE_ADDR + CONFIG_SYS_FSL_SEC_OFFSET)"
+CONFIG_ENV_OVERWRITE=y
+CONFIG_SYS_MALLOC_LEN="(16 * SZ_1M)"
+CONFIG_SYS_MMC_ENV_DEV=y
+CONFIG_SYS_I2C_SPEED=100000
+CONFIG_SYS_BOOTM_LEN=0x1000000
+CONFIG_MXC_GPT_HCLK=y
+CONFIG_MXC_UART=y
+CONFIG_IS_BUILTIN(option)="config_enabled(CONFIG_VAL(option))"
+CONFIG_MXC_USB_PORTSC="(PORT_PTS_UTMI | PORT_PTS_PTW)"
+CONFIG_SYS_FSL_JR0_ADDR="(CAAM_BASE_ADDR + CONFIG_SYS_FSL_JR0_OFFSET)"
+CONFIG_SYS_MAXARGS=32
+CONFIG_SYS_PBSIZE="(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)"
+CONFIG_FEC_XCV_TYPE="RMII"
+CONFIG_BOARDDIR="board/evodbg/ev-imx6ul-nano"
+CONFIG_SYS_MAX_FLASH_SECT=512
+CONFIG_BOARD_POSTCLK_INIT=y
+CONFIG_MFG_ENV_SETTINGS="mfgtool_args=setenv bootargs console=${console},${baudrate} " BOOTARGS_CMA_SIZE "rdinit=/linuxrc g_mass_storage.stall=0 g_mass_storage.removable=1 g_mass_storage.file=/fat g_mass_storage.ro=1 g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF g_mass_storage.iSerialNumber=" MFG_NAND_PARTITION "clk_ignore_unused 0initrd_addr=0x838000000initrd_high=0xffffffff0bootcmd_mfg=run mfgtool_args;bootz ${loadaddr};0"
+CONFIG_LOADADDR=0x82000000
+CONFIG_ETHPRIME="eth0"
+CONFIG_SYS_MMC_IMG_LOAD_PART=y
+CONFIG_SYS_FSL_SEC_OFFSET=0
+CONFIG_SYS_INIT_RAM_SIZE="IRAM_SIZE"
+CONFIG_FEC_MXC_PHYADDR=0x0
+CONFIG_SYS_BAUDRATE_TABLE="{ 9600, 19200, 38400, 57600, 115200 }"
+CONFIG_VAL(option)="config_val(option)"
+CONFIG_SYS_SDRAM_BASE="PHYS_SDRAM"
+CONFIG_SYS_BOOT_RAMDISK_HIGH=y
+CONFIG_SYS_FSL_USDHC_NUM=y
+CONFIG_SYS_INIT_SP_OFFSET="(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)"
+CONFIG_SYS_INIT_RAM_ADDR="IRAM_BASE_ADDR"
+CONFIG_EXTRA_ENV_SETTINGS="CONFIG_MFG_ENV_SETTINGS "script=boot.scr0image=openwrt-imx6ul-o4-imx6ul-nano-lbs-zImage0console=ttymxc00fdt_high=0xffffffff0initrd_high=0xffffffff0fdt_file=openwrt-imx6ul-ev-o4-imx6ul-nano-lbs-v2.dtb0fdt_addr=0x830000000boot_fdt=yes0boot_count=00modem=on0wifi=on0lora=on0simcard=10binit=0x50ipaddr=192.168.1.1360netmask=255.255.255.00ethaddr=00:1f:f2:00:00:000serverip=192.168.1.1100panel=EV-ATM5000pfdt=10pkernel=10prootfs=10mmcdev=__stringify(CONFIG_SYS_MMC_ENV_DEV)"0mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "0mmcroot=" CONFIG_MMCROOT " rootwait rootfstype=ext40mmcroot1=/dev/mmcblk1p3 rootwait rootfstype=ext40mmcroot2=/dev/mmcblk1p4 rootwait rootfstype=ext40mmcautodetect=yes0mmcargs=setenv bootargs console=${console},${baudrate} " BOOTARGS_CMA_SIZE "root=${mmcroot}0mmcargs1=setenv bootargs console=${console},${baudrate} " BOOTARGS_CMA_SIZE "root=${mmcroot1}0mmcargs2=setenv bootargs console=${console},${baudrate} " BOOTARGS_CMA_SIZE "root=${mmcroot2}0loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};0bootscript=echo Running bootscript from mmc ...; source0loadimage=ext4load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}0loadfdt=ext4load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}0inc_btray=setexpr boot_count ${boot_count} + 1;saveenv;0en_pwr_3g=setexpr binit ${binit} '^' 0x40;run wr1;0en_pwr_wifi=setexpr binit ${binit} '^' 0x20;run wr1;0en_pwr_lrw=setexpr binit ${binit} '^' 0x80;run wr1;0dis_pwr_3g=setexpr binit ${binit} '&' 0xbf;run wr1;0dis_pwr_wifi=setexpr binit ${binit} '&' 0xdf;run wr1;0dis_pwr_lrw=setexpr binit ${binit} '&' 0x7f;run wr1;0leds_off=setexpr binit ${binit} '|' 0x07;run wr1;0led_red_on=run leds_off;setexpr binit ${binit} '&' 0xfe;run wr1;0led_green_on=run leds_off;setexpr binit ${binit} '&' 0xfd;run wr1;0led_blue_on=run leds_off;setexpr binit ${binit} '&' 0xfb;run wr1;0led_yellow_on=run leds_off;setexpr binit ${binit} '&' 0xfc;run wr1;0led_purple_on=run leds_off;setexpr binit ${binit} '&' 0xfa;run wr1;0initpcf=i2c dev 0;i2c probe 0x38;i2c mw 0x38 0 0x5 1;0wr1=i2c mw 0x38 0 ${binit} 1;0poweron=run initpcf;sleep 0.5;if test ${modem} = on;then run startmodem;fi;0startmodem=echo Set simcard;  if test ${simcard} = 1; then led SIM-SELECT off; else led SIM-SELECT on;fi;  run en_pwr_3g; sleep 0.8; led SIM-PWR off; sleep 0.5;led SIM-PWR on;0mmcboot=run poweron; run inc_btray;echo *---------------------*; echo * Booting from mmc ...*; echo * STAGE $boot_count.............*; echo * BOOT KERNEL-$pkernel.......*; echo * BOOT FDT-$pfdt..........*; echo * MOUNT ROOTFS-$prootfs......*; echo *---------------------*; sleep 3; run mmcargs$prootfs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};0netargs=setenv bootargs console=${console},${baudrate} " BOOTARGS_CMA_SIZE "root=/dev/nfs ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp0netboot=echo Booting from net ...; run netargs; if test ${ip_dyn} = yes; then setenv get_cmd dhcp; else setenv get_cmd tftp; fi; ${get_cmd} ${image}; if test ${boot_fdt} = yes || test ${boot_fdt} = try; then if ${get_cmd} ${fdt_addr} ${fdt_file}; then bootz ${loadaddr} - ${fdt_addr}; else if test ${boot_fdt} = try; then bootz; else echo WARN: Cannot load the DT; fi; fi; else bootz; fi;0"
+CONFIG_SYS_INIT_SP_ADDR="(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)"
+CONFIG_IMX_THERMAL=y
+CONFIG_INITRD_TAG=y
+CONFIG_CMDLINE_TAG=y
+CONFIG_MXC_UART_BASE="UART1_BASE"
+CONFIG_SYS_MMC_ENV_PART=0
+CONFIG_FEC_MXC=y
+CONFIG_USB_MAX_CONTROLLER_COUNT=2
+CONFIG_CMD_READ=y
+CONFIG_SYS_MEMTEST_END="(CONFIG_SYS_MEMTEST_START + 0x8000000)"
+CONFIG_MMCROOT="/dev/mmcblk1p3"
+CONFIG_SETUP_MEMORY_TAGS=y
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_LMB=y
+CONFIG_IS_ENABLED(option)="(config_enabled(CONFIG_VAL(option)) || config_enabled(CONFIG_VAL(option ##_MODULE)))"
+CONFIG_SC_TIMER_CLK=8000000
+CONFIG_SYS_I2C_MXC_I2C1=y
+CONFIG_SYS_I2C_MXC_I2C2=y
+CONFIG_SYS_FSL_JR0_OFFSET=0x1000
diff -urN b/include/autoconf.mk.dep a/include/autoconf.mk.dep
--- b/include/autoconf.mk.dep	1970-01-01 03:00:00.000000000 +0300
+++ a/include/autoconf.mk.dep	2022-01-25 12:10:52.120651220 +0200
@@ -0,0 +1,260 @@
+include/config/auto.conf: include/common.h include/linux/kconfig.h \
+ include/generated/autoconf.h include/config.h include/config_defaults.h \
+ include/config_uncmd_spl.h include/configs/ev-imx6ul-nano.h \
+ arch/arm/include/asm/arch/imx-regs.h \
+ arch/arm/include/asm/mach-imx/regs-lcdif.h \
+ arch/arm/include/asm/mach-imx/regs-common.h include/linux/types.h \
+ include/linux/posix_types.h include/linux/stddef.h \
+ arch/arm/include/asm/posix_types.h arch/arm/include/asm/types.h \
+ include/asm-generic/int-ll64.h \
+ /home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stdbool.h \
+ include/linux/sizes.h include/linux/const.h include/configs/mx6_common.h \
+ arch/arm/include/asm/mach-imx/gpio.h include/configs/imx6_spl.h \
+ arch/arm/include/asm/config.h include/linux/kconfig.h \
+ include/config_fallbacks.h include/errno.h include/linux/errno.h \
+ include/time.h include/linux/typecheck.h include/asm-offsets.h \
+ include/linux/bitops.h include/asm-generic/bitsperlong.h \
+ include/linux/compiler.h include/linux/compiler-gcc.h \
+ include/linux/kernel.h include/linux/printk.h include/stdio.h \
+ /home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stdarg.h \
+ arch/arm/include/asm/bitops.h include/asm-generic/bitops/__ffs.h \
+ arch/arm/include/asm/proc-armv/system.h \
+ include/asm-generic/bitops/__fls.h include/asm-generic/bitops/fls.h \
+ include/asm-generic/bitops/fls64.h include/linux/bug.h \
+ include/vsprintf.h include/linux/build_bug.h include/linux/delay.h \
+ include/linux/string.h arch/arm/include/asm/string.h \
+ include/linux/linux_string.h include/linux/stringify.h \
+ arch/arm/include/asm/ptrace.h arch/arm/include/asm/proc-armv/ptrace.h \
+ include/part.h include/blk.h include/efi.h include/linux/linkage.h \
+ arch/arm/include/asm/linkage.h include/ide.h include/uuid.h \
+ include/linux/list.h include/linux/poison.h include/part_efi.h \
+ include/flash.h include/image.h include/compiler.h \
+ /home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stddef.h \
+ arch/arm/include/asm/byteorder.h include/linux/byteorder/little_endian.h \
+ include/linux/byteorder/swab.h include/linux/byteorder/generic.h \
+ include/lmb.h arch/arm/include/asm/u-boot.h include/asm-generic/u-boot.h \
+ arch/arm/include/asm/u-boot-arm.h include/command.h include/env.h \
+ include/compiler.h include/linker_lists.h include/hash.h \
+ include/linux/libfdt.h include/linux/libfdt_env.h \
+ include/linux/../../scripts/dtc/libfdt/libfdt.h \
+ include/linux/../../scripts/dtc/libfdt/libfdt_env.h \
+ include/linux/../../scripts/dtc/libfdt/fdt.h include/fdt_support.h \
+ include/log.h include/dm/uclass-id.h arch/arm/include/asm/global_data.h \
+ include/asm-generic/global_data.h include/fdtdec.h include/pci.h \
+ include/pci_ids.h include/dm/pci.h include/membuff.h include/init.h \
+ include/display_options.h include/net.h arch/arm/include/asm/cache.h \
+ arch/arm/include/asm/system.h include/common.h \
+ arch/arm/include/asm/barriers.h include/linux/if_ether.h include/rand.h \
+ include/bootstage.h include/env_internal.h
+
+include/linux/kconfig.h:
+
+include/generated/autoconf.h:
+
+include/config.h:
+
+include/config_defaults.h:
+
+include/config_uncmd_spl.h:
+
+include/configs/ev-imx6ul-nano.h:
+
+arch/arm/include/asm/arch/imx-regs.h:
+
+arch/arm/include/asm/mach-imx/regs-lcdif.h:
+
+arch/arm/include/asm/mach-imx/regs-common.h:
+
+include/linux/types.h:
+
+include/linux/posix_types.h:
+
+include/linux/stddef.h:
+
+arch/arm/include/asm/posix_types.h:
+
+arch/arm/include/asm/types.h:
+
+include/asm-generic/int-ll64.h:
+
+/home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stdbool.h:
+
+include/linux/sizes.h:
+
+include/linux/const.h:
+
+include/configs/mx6_common.h:
+
+arch/arm/include/asm/mach-imx/gpio.h:
+
+include/configs/imx6_spl.h:
+
+arch/arm/include/asm/config.h:
+
+include/linux/kconfig.h:
+
+include/config_fallbacks.h:
+
+include/errno.h:
+
+include/linux/errno.h:
+
+include/time.h:
+
+include/linux/typecheck.h:
+
+include/asm-offsets.h:
+
+include/linux/bitops.h:
+
+include/asm-generic/bitsperlong.h:
+
+include/linux/compiler.h:
+
+include/linux/compiler-gcc.h:
+
+include/linux/kernel.h:
+
+include/linux/printk.h:
+
+include/stdio.h:
+
+/home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stdarg.h:
+
+arch/arm/include/asm/bitops.h:
+
+include/asm-generic/bitops/__ffs.h:
+
+arch/arm/include/asm/proc-armv/system.h:
+
+include/asm-generic/bitops/__fls.h:
+
+include/asm-generic/bitops/fls.h:
+
+include/asm-generic/bitops/fls64.h:
+
+include/linux/bug.h:
+
+include/vsprintf.h:
+
+include/linux/build_bug.h:
+
+include/linux/delay.h:
+
+include/linux/string.h:
+
+arch/arm/include/asm/string.h:
+
+include/linux/linux_string.h:
+
+include/linux/stringify.h:
+
+arch/arm/include/asm/ptrace.h:
+
+arch/arm/include/asm/proc-armv/ptrace.h:
+
+include/part.h:
+
+include/blk.h:
+
+include/efi.h:
+
+include/linux/linkage.h:
+
+arch/arm/include/asm/linkage.h:
+
+include/ide.h:
+
+include/uuid.h:
+
+include/linux/list.h:
+
+include/linux/poison.h:
+
+include/part_efi.h:
+
+include/flash.h:
+
+include/image.h:
+
+include/compiler.h:
+
+/home/builder/Projects/EV-iMX6UL-NANO/loralbs/openwrt-lbs3/staging_dir/toolchain-arm_cortex-a7+neon_gcc-7.5.0_musl_eabi/lib/gcc/arm-openwrt-linux-muslgnueabi/7.5.0/include/stddef.h:
+
+arch/arm/include/asm/byteorder.h:
+
+include/linux/byteorder/little_endian.h:
+
+include/linux/byteorder/swab.h:
+
+include/linux/byteorder/generic.h:
+
+include/lmb.h:
+
+arch/arm/include/asm/u-boot.h:
+
+include/asm-generic/u-boot.h:
+
+arch/arm/include/asm/u-boot-arm.h:
+
+include/command.h:
+
+include/env.h:
+
+include/compiler.h:
+
+include/linker_lists.h:
+
+include/hash.h:
+
+include/linux/libfdt.h:
+
+include/linux/libfdt_env.h:
+
+include/linux/../../scripts/dtc/libfdt/libfdt.h:
+
+include/linux/../../scripts/dtc/libfdt/libfdt_env.h:
+
+include/linux/../../scripts/dtc/libfdt/fdt.h:
+
+include/fdt_support.h:
+
+include/log.h:
+
+include/dm/uclass-id.h:
+
+arch/arm/include/asm/global_data.h:
+
+include/asm-generic/global_data.h:
+
+include/fdtdec.h:
+
+include/pci.h:
+
+include/pci_ids.h:
+
+include/dm/pci.h:
+
+include/membuff.h:
+
+include/init.h:
+
+include/display_options.h:
+
+include/net.h:
+
+arch/arm/include/asm/cache.h:
+
+arch/arm/include/asm/system.h:
+
+include/common.h:
+
+arch/arm/include/asm/barriers.h:
+
+include/linux/if_ether.h:
+
+include/rand.h:
+
+include/bootstage.h:
+
+include/env_internal.h:
diff -urN b/include/config/auto.conf a/include/config/auto.conf
--- b/include/config/auto.conf	1970-01-01 03:00:00.000000000 +0300
+++ a/include/config/auto.conf	2022-01-25 12:10:52.124651278 +0200
@@ -0,0 +1,297 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04-rc4 Configuration
+#
+CONFIG_ENV_SUPPORT=y
+CONFIG_DISPLAY_BOARDINFO=y
+CONFIG_CMD_BOOTM=y
+CONFIG_CMD_EXT4=y
+CONFIG_SYS_ARM_MMU=y
+CONFIG_SF_DEFAULT_MODE=0x0
+CONFIG_SYS_THUMB_BUILD=y
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_LED_GPIO=y
+CONFIG_CMD_FASTBOOT=y
+CONFIG_LOGLEVEL=4
+CONFIG_CMD_USB=y
+CONFIG_ZLIB=y
+CONFIG_SYS_FSL_SEC_COMPAT_4=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_PINCTRL_IMX6=y
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_OF_LIBFDT=y
+CONFIG_PHY_SMSC=y
+CONFIG_CMD_EDITENV=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_PINCONF_RECURSIVE=y
+CONFIG_MXC_GPIO=y
+CONFIG_FSL_USDHC=y
+CONFIG_USE_ARCH_MEMCPY=y
+CONFIG_BLK=y
+CONFIG_USB_EHCI_MX6=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_USB=y
+CONFIG_DEVRES=y
+CONFIG_TPL_LOGLEVEL=4
+CONFIG_ARM_ASM_UNIFIED=y
+CONFIG_OF_SEPARATE=y
+CONFIG_GZIP=y
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_SHA1=y
+CONFIG_DM_REGULATOR=y
+CONFIG_CMD_SDRAM=y
+CONFIG_HASH=y
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_BOOTD=y
+CONFIG_DEFAULT_FDT_FILE=""
+CONFIG_OF_TRANSLATE=y
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_ARCH_MX6=y
+CONFIG_HAVE_PRIVATE_LIBGCC=y
+CONFIG_BOOTM_PLAN9=y
+CONFIG_CMD_BDI=y
+CONFIG_ARM=y
+CONFIG_CREATE_ARCH_SYMLINK=y
+CONFIG_DM_SEQ_ALIAS=y
+CONFIG_SYS_VENDOR="evodbg"
+CONFIG_USB_STORAGE=y
+CONFIG_SPI=y
+CONFIG_CMD_PING=y
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_DTC=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_USB_FUNCTION_MASS_STORAGE=y
+CONFIG_CMD_SAVEENV=y
+CONFIG_PHY_MICREL=y
+CONFIG_PINCTRL_IMX=y
+CONFIG_MXC_OCOTP=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_FASTBOOT_USB_DEV=0
+CONFIG_USB_EHCI_HCD=y
+CONFIG_CMD_MISC=y
+CONFIG_SYS_CPU="armv7"
+CONFIG_NETDEVICES=y
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+CONFIG_CI_UDC=y
+CONFIG_DM_MMC=y
+CONFIG_DM_THERMAL=y
+CONFIG_USE_PRIVATE_LIBGCC=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+CONFIG_BUILD_TARGET=""
+CONFIG_DM_SERIAL=y
+CONFIG_DM_I2C=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_REGEX=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_CMD_ERASEENV=y
+CONFIG_DOS_PARTITION=y
+CONFIG_CMD_ENV_EXISTS=y
+CONFIG_ENV_OFFSET=0xC0000
+CONFIG_IMX_DCD_ADDR=0x00910000
+CONFIG_MD5SUM_VERIFY=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_IDENT_STRING=""
+CONFIG_GPIO_HOG=y
+CONFIG_BOOTP_DNS=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_CMD_SETEXPR=y
+CONFIG_DM_DEVICE_REMOVE=y
+CONFIG_CMD_LED=y
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+CONFIG_CMD_FUSE=y
+CONFIG_PHY_MICREL_KSZ8XXX=y
+CONFIG_SYS_CACHELINE_SIZE=64
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_MMC=y
+CONFIG_DM_DEV_READ_INLINE=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_PINCTRL=y
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+CONFIG_CMD_RANDOM=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_USB_GADGET=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_DM_REGULATOR_COMMON=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+CONFIG_CMD_DHCP=y
+CONFIG_FS_FAT=y
+CONFIG_BOOTP_HOSTNAME=y
+CONFIG_DM_ETH=y
+CONFIG_DM_SPI=y
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/evodbg/ev-imx6ul-nano/imximage.cfg"
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SIMPLE_BUS=y
+CONFIG_SF_DEFAULT_BUS=0
+CONFIG_LOG_DEFAULT_LEVEL=6
+CONFIG_SPI_MEM=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_SPI_FLASH_GIGADEVICE=y
+CONFIG_CMD_CRC32=y
+CONFIG_PRINTF=y
+CONFIG_ROM_UNIFIED_SECTIONS=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_USB_GADGET_VBUS_DRAW=2
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_SYS_BOARD="ev-imx6ul-nano"
+CONFIG_CMD_I2C=y
+CONFIG_BOOTM_NETBSD=y
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_FASTBOOT=y
+CONFIG_SYS_CONFIG_NAME="ev-imx6ul-nano"
+CONFIG_LED=y
+CONFIG_MII=y
+CONFIG_SF_DEFAULT_CS=0
+CONFIG_CMD_BOOTP=y
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_CMD_NFS=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+CONFIG_DM_GPIO=y
+CONFIG_USB_GADGET_DUALSPEED=y
+CONFIG_MMC_QUIRKS=y
+CONFIG_DM_I2C_GPIO=y
+CONFIG_SPI_FLASH=y
+CONFIG_USE_ARCH_MEMSET=y
+CONFIG_LED_BLINK=y
+CONFIG_NET=y
+CONFIG_SHA256=y
+CONFIG_PINMUX=y
+CONFIG_DM_WARN=y
+CONFIG_BOOTP_SUBNETMASK=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_CMD_BMODE=y
+CONFIG_WATCHDOG_TIMEOUT_MSECS=128000
+CONFIG_SYS_ARM_CACHE_CP15=y
+CONFIG_CMD_GO=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_SPI_FLASH_XMC=y
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_USB_FUNCTION_SDP=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+CONFIG_BOOTDELAY=2
+CONFIG_CMD_IMI=y
+CONFIG_SYS_HZ=1000
+CONFIG_CMD_FS_GENERIC=y
+CONFIG_SPRINTF=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_CMD_USB_SDP=y
+CONFIG_EXT4_WRITE=y
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_CMD_EXT2=y
+CONFIG_SYSCOUNTER_TIMER=y
+CONFIG_DM_STDIO=y
+CONFIG_LOCALVERSION=""
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_CMDLINE=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_PINMUX=y
+CONFIG_MX6=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_FASTBOOT_BUF_ADDR=0x12000000
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_TEXT_BASE=0x87800000
+CONFIG_CMD_MEMORY=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMD_BOOTZ=y
+CONFIG_BOARD_LATE_INIT=y
+CONFIG_CMD_XIMG=y
+CONFIG_CMD_ECHO=y
+CONFIG_FASTBOOT_BUF_SIZE=0x7000000
+CONFIG_SYS_L2CACHE_OFF=y
+CONFIG_PHYLIB=y
+CONFIG_MMC_WRITE=y
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+CONFIG_MMC_HW_PARTITIONING=y
+CONFIG_SYS_ARCH="arm"
+CONFIG_MD5=y
+CONFIG_CMD_DM=y
+CONFIG_USB_HOST=y
+CONFIG_LIB_UUID=y
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_HAS_VBAR=y
+CONFIG_CPU_V7A=y
+CONFIG_EXPERT=y
+CONFIG_MX6ULL=y
+CONFIG_MMC_VERBOSE=y
+CONFIG_SYS_SOC="mx6"
+CONFIG_MMC=y
+CONFIG_BAUDRATE=115200
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_FAT_WRITE=y
+CONFIG_PARTITIONS=y
+CONFIG_CMD_ITEST=y
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv7"
+CONFIG_DM_SPI_FLASH=y
+CONFIG_CMD_GPIO=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_DM_USB=y
+CONFIG_CMD_CACHE=y
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+CONFIG_SERIAL_PRESENT=y
+CONFIG_OF_CONTROL=y
+CONFIG_FS_EXT4=y
+CONFIG_SPL_LDSCRIPT="arch/arm/mach-omap2/u-boot-spl.lds"
+CONFIG_CMD_FDT=y
+CONFIG_I2C_DEFAULT_BUS_NUMBER=0x1
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_FAT=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+CONFIG_BLOCK_CACHE=y
+CONFIG_SYS_XTRACE="y"
+CONFIG_BOUNCE_BUFFER=y
+CONFIG_TARGET_EV_IMX6ULL=y
+CONFIG_CMD_NET=y
+CONFIG_LIB_RAND=y
+CONFIG_DEFAULT_DEVICE_TREE="imx6ull-nano-lbs-evodbg"
+CONFIG_SPI_FLASH_EON=y
+CONFIG_SYS_FSL_SEC_LE=y
+CONFIG_NET_TFTP_VARS=y
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+CONFIG_FIT=y
+CONFIG_AUTOBOOT=y
+CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_DM=y
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_CMD_MII=y
+CONFIG_HAS_THUMB2=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_SYS_MALLOC_F=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_CMD_TFTPBOOT=y
+CONFIG_CSF_SIZE=0x2060
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_TFTP_BLOCKSIZE=1468
+CONFIG_STRTO=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_MTDPARTS_DEFAULT=""
+CONFIG_CMD_ELF=y
+CONFIG_SF_DEFAULT_SPEED=40000000
+CONFIG_CMD_MD5SUM=y
+CONFIG_CMD_SPI=y
+CONFIG_SYS_ARM_ARCH=7
+CONFIG_CMD_SOURCE=y
+CONFIG_LZO=y
+CONFIG_DEFAULT_SPI_MODE=0
+CONFIG_INPUT=y
+CONFIG_SPI_FLASH_WINBOND=y
diff -urN b/include/config/auto.conf.cmd a/include/config/auto.conf.cmd
--- b/include/config/auto.conf.cmd	1970-01-01 03:00:00.000000000 +0300
+++ a/include/config/auto.conf.cmd	2022-01-25 12:10:51.676644815 +0200
@@ -0,0 +1,843 @@
+deps_config := \
+	test/overlay/Kconfig \
+	test/optee/Kconfig \
+	test/env/Kconfig \
+	test/dm/Kconfig \
+	test/Kconfig \
+	lib/optee/Kconfig \
+	lib/efi_loader/Kconfig \
+	lib/efi/Kconfig \
+	lib/crypto/Kconfig \
+	lib/rsa/Kconfig \
+	lib/dhry/Kconfig \
+	lib/Kconfig \
+	fs/yaffs2/Kconfig \
+	fs/cramfs/Kconfig \
+	fs/ubifs/Kconfig \
+	fs/jffs2/Kconfig \
+	fs/fat/Kconfig \
+	fs/reiserfs/Kconfig \
+	fs/ext4/Kconfig \
+	fs/cbfs/Kconfig \
+	fs/btrfs/Kconfig \
+	fs/Kconfig \
+	drivers/watchdog/Kconfig \
+	drivers/w1-eeprom/Kconfig \
+	drivers/w1/Kconfig \
+	drivers/virtio/Kconfig \
+	drivers/video/imx/Kconfig \
+	drivers/video/bridge/Kconfig \
+	drivers/video/stm32/Kconfig \
+	drivers/video/rockchip/Kconfig \
+	drivers/video/meson/Kconfig \
+	drivers/video/fonts/Kconfig \
+	drivers/video/Kconfig \
+	drivers/ufs/Kconfig \
+	drivers/usb/eth/Kconfig \
+	drivers/usb/gadget/Kconfig \
+	drivers/usb/ulpi/Kconfig \
+	drivers/usb/phy/Kconfig \
+	drivers/usb/emul/Kconfig \
+	drivers/usb/musb-new/Kconfig \
+	drivers/usb/musb/Kconfig \
+	drivers/usb/dwc3/Kconfig \
+	drivers/usb/cdns3/Kconfig \
+	drivers/usb/host/Kconfig \
+	drivers/usb/Kconfig \
+	drivers/tpm/Kconfig \
+	drivers/timer/Kconfig \
+	drivers/thermal/Kconfig \
+	drivers/tee/optee/Kconfig \
+	drivers/tee/Kconfig \
+	drivers/sysreset/Kconfig \
+	drivers/spmi/Kconfig \
+	drivers/spi/Kconfig \
+	drivers/soc/ti/Kconfig \
+	drivers/soc/Kconfig \
+	drivers/sound/Kconfig \
+	drivers/smem/Kconfig \
+	drivers/serial/Kconfig \
+	drivers/scsi/Kconfig \
+	drivers/rtc/Kconfig \
+	drivers/rng/Kconfig \
+	drivers/reset/Kconfig \
+	drivers/remoteproc/Kconfig \
+	drivers/ram/stm32mp1/Kconfig \
+	drivers/ram/rockchip/Kconfig \
+	drivers/ram/Kconfig \
+	drivers/qe/Kconfig \
+	drivers/pwm/Kconfig \
+	drivers/power/regulator/Kconfig \
+	drivers/power/pmic/Kconfig \
+	drivers/power/domain/Kconfig \
+	drivers/power/acpi_pmc/Kconfig \
+	drivers/power/Kconfig \
+	drivers/pinctrl/uniphier/Kconfig \
+	drivers/pinctrl/rockchip/Kconfig \
+	drivers/pinctrl/renesas/Kconfig \
+	drivers/pinctrl/nxp/Kconfig \
+	drivers/pinctrl/mvebu/Kconfig \
+	drivers/pinctrl/mtmips/Kconfig \
+	drivers/pinctrl/mscc/Kconfig \
+	drivers/pinctrl/meson/Kconfig \
+	drivers/pinctrl/mediatek/Kconfig \
+	drivers/pinctrl/intel/Kconfig \
+	drivers/pinctrl/exynos/Kconfig \
+	drivers/pinctrl/broadcom/Kconfig \
+	drivers/pinctrl/Kconfig \
+	drivers/phy/marvell/Kconfig \
+	drivers/phy/allwinner/Kconfig \
+	drivers/phy/Kconfig \
+	drivers/pch/Kconfig \
+	drivers/pci_endpoint/Kconfig \
+	drivers/pci/Kconfig \
+	drivers/nvme/Kconfig \
+	drivers/net/mscc_eswitch/Kconfig \
+	drivers/net/ti/Kconfig \
+	drivers/net/fsl-mc/Kconfig \
+	drivers/net/pfe_eth/Kconfig \
+	drivers/net/phy/Kconfig \
+	drivers/net/Kconfig \
+	drivers/mtd/ubi/Kconfig \
+	drivers/mtd/spi/Kconfig \
+	drivers/mtd/nand/spi/Kconfig \
+	drivers/mtd/nand/raw/Kconfig \
+	drivers/mtd/nand/Kconfig \
+	drivers/mtd/Kconfig \
+	drivers/mmc/Kconfig \
+	drivers/misc/Kconfig \
+	drivers/memory/Kconfig \
+	drivers/mailbox/Kconfig \
+	drivers/led/Kconfig \
+	drivers/input/Kconfig \
+	drivers/i2c/muxes/Kconfig \
+	drivers/i2c/Kconfig \
+	drivers/hwspinlock/Kconfig \
+	drivers/gpio/Kconfig \
+	drivers/fpga/Kconfig \
+	drivers/firmware/Kconfig \
+	drivers/fastboot/Kconfig \
+	drivers/dma/ti/Kconfig \
+	drivers/dma/Kconfig \
+	drivers/dfu/Kconfig \
+	drivers/ddr/fsl/Kconfig \
+	drivers/board/Kconfig \
+	drivers/demo/Kconfig \
+	drivers/ddr/imx/imx8m/Kconfig \
+	drivers/ddr/imx/Kconfig \
+	drivers/ddr/altera/Kconfig \
+	drivers/ddr/Kconfig \
+	drivers/crypto/fsl/Kconfig \
+	drivers/crypto/Kconfig \
+	drivers/cpu/Kconfig \
+	drivers/clk/uniphier/Kconfig \
+	drivers/clk/tegra/Kconfig \
+	drivers/clk/sifive/Kconfig \
+	drivers/clk/sunxi/Kconfig \
+	drivers/clk/renesas/Kconfig \
+	drivers/clk/owl/Kconfig \
+	drivers/clk/mvebu/Kconfig \
+	drivers/clk/meson/Kconfig \
+	drivers/clk/imx/Kconfig \
+	drivers/clk/exynos/Kconfig \
+	drivers/clk/at91/Kconfig \
+	drivers/clk/analogbits/Kconfig \
+	drivers/clk/Kconfig \
+	drivers/cache/Kconfig \
+	drivers/bootcount/Kconfig \
+	drivers/block/Kconfig \
+	drivers/axi/Kconfig \
+	drivers/ata/Kconfig \
+	drivers/adc/Kconfig \
+	drivers/core/Kconfig \
+	drivers/Kconfig \
+	net/Kconfig \
+	env/Kconfig \
+	dts/Kconfig \
+	disk/Kconfig \
+	cmd/ti/Kconfig \
+	cmd/mvebu/Kconfig \
+	lib/efi_selftest/Kconfig \
+	cmd/Kconfig \
+	common/spl/Kconfig \
+	common/Kconfig \
+	api/Kconfig \
+	arch/riscv/cpu/generic/Kconfig \
+	arch/riscv/cpu/ax25/Kconfig \
+	board/sifive/fu540/Kconfig \
+	board/microchip/mpfs_icicle/Kconfig \
+	board/emulation/qemu-riscv/Kconfig \
+	board/AndesTech/ax25-ae350/Kconfig \
+	arch/riscv/Kconfig \
+	board/cadence/xtfpga/Kconfig \
+	arch/xtensa/Kconfig \
+	arch/x86/cpu/tangier/Kconfig \
+	arch/x86/cpu/slimbootloader/Kconfig \
+	arch/x86/cpu/queensbay/Kconfig \
+	arch/x86/cpu/quark/Kconfig \
+	arch/x86/cpu/qemu/Kconfig \
+	arch/x86/cpu/efi/Kconfig \
+	arch/x86/cpu/ivybridge/Kconfig \
+	arch/x86/cpu/coreboot/Kconfig \
+	arch/x86/cpu/broadwell/Kconfig \
+	arch/x86/cpu/braswell/Kconfig \
+	arch/x86/cpu/baytrail/Kconfig \
+	arch/x86/cpu/apollolake/Kconfig \
+	board/intel/slimbootloader/Kconfig \
+	board/intel/minnowmax/Kconfig \
+	board/intel/galileo/Kconfig \
+	board/intel/edison/Kconfig \
+	board/intel/crownbay/Kconfig \
+	board/intel/cougarcanyon2/Kconfig \
+	board/intel/cherryhill/Kconfig \
+	board/intel/bayleybay/Kconfig \
+	board/intel/Kconfig \
+	board/google/chromebook_samus/Kconfig \
+	board/google/chromebox_panther/Kconfig \
+	board/google/chromebook_link/Kconfig \
+	board/google/chromebook_coral/Kconfig \
+	board/google/Kconfig \
+	board/emulation/qemu-x86/Kconfig \
+	board/emulation/Kconfig \
+	board/efi/efi-x86_payload/Kconfig \
+	board/efi/efi-x86_app/Kconfig \
+	board/efi/Kconfig \
+	board/dfi/dfi-bt700/Kconfig \
+	board/dfi/Kconfig \
+	board/coreboot/coreboot/Kconfig \
+	board/coreboot/Kconfig \
+	board/congatec/conga-qeval20-qa3-e3845/Kconfig \
+	board/congatec/Kconfig \
+	board/advantech/som-db5800-som-6867/Kconfig \
+	board/advantech/Kconfig \
+	arch/x86/Kconfig \
+	board/renesas/sh7763rdp/Kconfig \
+	board/renesas/sh7757lcr/Kconfig \
+	board/renesas/sh7753evb/Kconfig \
+	board/renesas/sh7752evb/Kconfig \
+	board/renesas/r7780mp/Kconfig \
+	board/renesas/r2dplus/Kconfig \
+	board/renesas/MigoR/Kconfig \
+	arch/sh/lib/Kconfig \
+	arch/sh/Kconfig \
+	arch/sandbox/Kconfig \
+	board/cssi/MCR3000/Kconfig \
+	arch/powerpc/cpu/mpc8xx/Kconfig \
+	board/xes/xpedite517x/Kconfig \
+	board/sbc8641d/Kconfig \
+	board/freescale/mpc8641hpcn/Kconfig \
+	board/freescale/mpc8610hpcd/Kconfig \
+	arch/powerpc/cpu/mpc86xx/Kconfig \
+	board/Arcturus/ucp1020/Kconfig \
+	board/xes/xpedite550x/Kconfig \
+	board/xes/xpedite537x/Kconfig \
+	board/xes/xpedite520x/Kconfig \
+	board/varisys/cyrus/Kconfig \
+	board/socrates/Kconfig \
+	board/sbc8548/Kconfig \
+	board/gdsys/p1022/Kconfig \
+	board/freescale/t4rdb/Kconfig \
+	board/freescale/t4qds/Kconfig \
+	board/freescale/t208xrdb/Kconfig \
+	board/freescale/t208xqds/Kconfig \
+	board/freescale/t104xrdb/Kconfig \
+	board/freescale/t1040qds/Kconfig \
+	board/freescale/t102xrdb/Kconfig \
+	board/freescale/t102xqds/Kconfig \
+	board/freescale/qemu-ppce500/Kconfig \
+	board/freescale/p2041rdb/Kconfig \
+	board/freescale/p1_twr/Kconfig \
+	board/freescale/p1_p2_rdb_pc/Kconfig \
+	board/freescale/p1023rdb/Kconfig \
+	board/freescale/p1022ds/Kconfig \
+	board/freescale/p1010rdb/Kconfig \
+	board/freescale/mpc8572ds/Kconfig \
+	board/freescale/mpc8569mds/Kconfig \
+	board/freescale/mpc8568mds/Kconfig \
+	board/freescale/mpc8555cds/Kconfig \
+	board/freescale/mpc8548cds/Kconfig \
+	board/freescale/mpc8544ds/Kconfig \
+	board/freescale/mpc8541cds/Kconfig \
+	board/freescale/mpc8536ds/Kconfig \
+	board/freescale/corenet_ds/Kconfig \
+	board/freescale/c29xpcie/Kconfig \
+	board/freescale/bsc9132qds/Kconfig \
+	board/freescale/bsc9131rdb/Kconfig \
+	board/freescale/b4860qds/Kconfig \
+	arch/powerpc/cpu/mpc85xx/Kconfig \
+	board/gdsys/mpc8308/Kconfig \
+	board/ve8313/Kconfig \
+	board/tqc/tqm834x/Kconfig \
+	board/sbc8349/Kconfig \
+	board/mpc8308_p1m/Kconfig \
+	board/ids/ids8313/Kconfig \
+	board/freescale/mpc837xerdb/Kconfig \
+	board/freescale/mpc837xemds/Kconfig \
+	board/freescale/mpc8349itx/Kconfig \
+	board/freescale/mpc8349emds/Kconfig \
+	board/freescale/mpc832xemds/Kconfig \
+	board/freescale/mpc8323erdb/Kconfig \
+	board/freescale/mpc8315erdb/Kconfig \
+	board/freescale/mpc8313erdb/Kconfig \
+	board/freescale/mpc8308rdb/Kconfig \
+	board/esd/vme8349/Kconfig \
+	arch/powerpc/cpu/mpc83xx/initreg/Kconfig.lcrr \
+	arch/powerpc/cpu/mpc83xx/initreg/Kconfig.spcr \
+	arch/powerpc/cpu/mpc83xx/initreg/Kconfig \
+	arch/powerpc/cpu/mpc83xx/arbiter/Kconfig \
+	arch/powerpc/cpu/mpc83xx/sysio/Kconfig.mpc8308 \
+	arch/powerpc/cpu/mpc83xx/sysio/Kconfig \
+	arch/powerpc/cpu/mpc83xx/hid/Kconfig \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig.elbc4 \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig.elbc3 \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig.elbc2 \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig.elbc1 \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig.elbc0 \
+	arch/powerpc/cpu/mpc83xx/elbc/Kconfig \
+	arch/powerpc/cpu/mpc83xx/lblaw/Kconfig \
+	arch/powerpc/cpu/mpc83xx/bats/Kconfig \
+	arch/powerpc/cpu/mpc83xx/hrcw/Kconfig \
+	arch/powerpc/cpu/mpc83xx/Kconfig \
+	arch/powerpc/Kconfig \
+	arch/nios2/Kconfig \
+	board/AndesTech/adp-ae3xx/Kconfig \
+	board/AndesTech/adp-ag101p/Kconfig \
+	arch/nds32/Kconfig \
+	board/seeed/linkit-smart-7688/Kconfig \
+	board/gardena/smart-gateway-mt7688/Kconfig \
+	arch/mips/mach-mtmips/Kconfig \
+	board/microchip/pic32mzda/Kconfig \
+	arch/mips/mach-pic32/Kconfig \
+	board/imgtec/ci20/Kconfig \
+	arch/mips/mach-jz47xx/Kconfig \
+	board/sfr/nb4_ser/Kconfig \
+	board/sagem/f@st1704/Kconfig \
+	board/netgear/dgnd3700v2/Kconfig \
+	board/netgear/cg3100d/Kconfig \
+	board/huawei/hg556a/Kconfig \
+	board/comtrend/wap5813n/Kconfig \
+	board/comtrend/vr3032u/Kconfig \
+	board/comtrend/ct5361/Kconfig \
+	board/comtrend/ar5387un/Kconfig \
+	board/comtrend/ar5315u/Kconfig \
+	board/broadcom/bcm968380gerg/Kconfig \
+	arch/mips/mach-bmips/Kconfig \
+	board/mscc/serval/Kconfig \
+	board/mscc/servalt/Kconfig \
+	board/mscc/jr2/Kconfig \
+	board/mscc/luton/Kconfig \
+	board/mscc/ocelot/Kconfig \
+	arch/mips/mach-mscc/Kconfig \
+	board/tplink/wdr4300/Kconfig \
+	board/qca/ap152/Kconfig \
+	board/qca/ap143/Kconfig \
+	board/qca/ap121/Kconfig \
+	arch/mips/mach-ath79/Kconfig \
+	board/qemu-mips/Kconfig \
+	board/imgtec/xilfpga/Kconfig \
+	board/imgtec/malta/Kconfig \
+	board/imgtec/boston/Kconfig \
+	arch/mips/Kconfig \
+	board/xilinx/microblaze-generic/Kconfig \
+	arch/microblaze/Kconfig \
+	board/sysam/stmark2/Kconfig \
+	board/sysam/amcore/Kconfig \
+	board/freescale/m548xevb/Kconfig \
+	board/freescale/m547xevb/Kconfig \
+	board/freescale/m54455evb/Kconfig \
+	board/freescale/m54451evb/Kconfig \
+	board/freescale/m54418twr/Kconfig \
+	board/freescale/m5373evb/Kconfig \
+	board/freescale/m5329evb/Kconfig \
+	board/freescale/m53017evb/Kconfig \
+	board/freescale/m5282evb/Kconfig \
+	board/freescale/m5275evb/Kconfig \
+	board/freescale/m5272c3/Kconfig \
+	board/freescale/m5253demo/Kconfig \
+	board/freescale/m5249evb/Kconfig \
+	board/freescale/m5235evb/Kconfig \
+	board/freescale/m52277evb/Kconfig \
+	board/freescale/m5208evbe/Kconfig \
+	board/cobra5272/Kconfig \
+	board/astro/mcf5373l/Kconfig \
+	board/BuS/eb_cpu5282/Kconfig \
+	arch/m68k/Kconfig \
+	arch/arm/Kconfig.debug \
+	board/phytium/durian/Kconfig \
+	board/xilinx/zynqmp/Kconfig \
+	board/xilinx/zynq/Kconfig \
+	board/xilinx/Kconfig \
+	board/vscom/baltos/Kconfig \
+	board/variscite/dart_6ul/Kconfig \
+	board/toradex/colibri_pxa270/Kconfig \
+	board/birdland/bav335x/Kconfig \
+	board/tcl/sl50/Kconfig \
+	board/st/stv0991/Kconfig \
+	board/spear/x600/Kconfig \
+	board/spear/spear600/Kconfig \
+	board/spear/spear320/Kconfig \
+	board/spear/spear310/Kconfig \
+	board/spear/spear300/Kconfig \
+	board/silica/pengwyn/Kconfig \
+	board/phytec/pcm051/Kconfig \
+	board/isee/igep003x/Kconfig \
+	board/hisilicon/poplar/Kconfig \
+	board/hisilicon/hikey960/Kconfig \
+	board/hisilicon/hikey/Kconfig \
+	board/gumstix/pepper/Kconfig \
+	board/grinn/chiliboard/Kconfig \
+	board/freescale/s32v234evb/Kconfig \
+	board/freescale/mx35pdk/Kconfig \
+	board/freescale/lx2160a/Kconfig \
+	board/freescale/ls1012afrdm/Kconfig \
+	board/freescale/ls1012ardb/Kconfig \
+	board/freescale/ls1012aqds/Kconfig \
+	board/freescale/ls1046afrwy/Kconfig \
+	board/freescale/ls1046ardb/Kconfig \
+	board/freescale/ls1043ardb/Kconfig \
+	board/freescale/ls1046aqds/Kconfig \
+	board/freescale/ls1021aiot/Kconfig \
+	board/freescale/ls1021atsn/Kconfig \
+	board/freescale/ls1021atwr/Kconfig \
+	board/freescale/ls1043aqds/Kconfig \
+	board/freescale/ls1021aqds/Kconfig \
+	board/freescale/ls1028a/Kconfig \
+	board/freescale/ls1088a/Kconfig \
+	board/freescale/ls2080ardb/Kconfig \
+	board/freescale/ls2080aqds/Kconfig \
+	board/freescale/ls2080a/Kconfig \
+	board/emulation/qemu-arm/Kconfig \
+	board/eets/pdu001/Kconfig \
+	board/cirrus/edb93xx/Kconfig \
+	board/cavium/thunderx/Kconfig \
+	board/broadcom/bcmns2/Kconfig \
+	board/broadcom/bcmnsp/Kconfig \
+	board/broadcom/bcmcygnus/Kconfig \
+	board/broadcom/bcm968580xref/Kconfig \
+	board/broadcom/bcm968360bg/Kconfig \
+	board/broadcom/bcm963158/Kconfig \
+	board/broadcom/bcm28155_ap/Kconfig \
+	board/broadcom/bcm23550_w1d/Kconfig \
+	board/cortina/common/Kconfig \
+	board/cortina/presidio-asic/Kconfig \
+	board/armltd/vexpress64/Kconfig \
+	board/armltd/vexpress/Kconfig \
+	board/armadeus/apf27/Kconfig \
+	board/Marvell/gplugd/Kconfig \
+	board/Marvell/aspenite/Kconfig \
+	board/CarMediaLab/flea3/Kconfig \
+	board/bosch/guardian/Kconfig \
+	board/bosch/shc/Kconfig \
+	arch/arm/mach-imx/Kconfig \
+	arch/arm/cpu/armv8/Kconfig \
+	arch/arm/cpu/armv7/Kconfig \
+	arch/arm/mach-zynqmp-r5/Kconfig \
+	arch/arm/mach-versal/Kconfig \
+	arch/arm/mach-zynqmp/Kconfig \
+	arch/arm/mach-zynq/Kconfig \
+	board/toradex/colibri_vf/Kconfig \
+	board/phytec/pcm052/Kconfig \
+	board/freescale/vf610twr/Kconfig \
+	arch/arm/cpu/armv7/vf610/Kconfig \
+	arch/arm/mach-uniphier/Kconfig \
+	board/ste/stemmy/Kconfig \
+	arch/arm/mach-u8500/Kconfig \
+	board/nvidia/p2771-0000/Kconfig \
+	arch/arm/mach-tegra/tegra186/Kconfig \
+	board/nvidia/p2571/Kconfig \
+	board/nvidia/p2371-2180/Kconfig \
+	board/nvidia/p2371-0000/Kconfig \
+	board/nvidia/e2220-1170/Kconfig \
+	arch/arm/mach-tegra/tegra210/Kconfig \
+	board/toradex/apalis-tk1/Kconfig \
+	board/nvidia/venice2/Kconfig \
+	board/nvidia/nyan-big/Kconfig \
+	board/nvidia/jetson-tk1/Kconfig \
+	board/cei/cei-tk1-som/Kconfig \
+	arch/arm/mach-tegra/tegra124/Kconfig \
+	board/nvidia/dalmore/Kconfig \
+	arch/arm/mach-tegra/tegra114/Kconfig \
+	board/avionic-design/tec-ng/Kconfig \
+	board/toradex/colibri_t30/Kconfig \
+	board/nvidia/cardhu/Kconfig \
+	board/nvidia/beaver/Kconfig \
+	board/toradex/apalis_t30/Kconfig \
+	arch/arm/mach-tegra/tegra30/Kconfig \
+	board/toradex/colibri_t20/Kconfig \
+	board/nvidia/ventana/Kconfig \
+	board/compulab/trimslice/Kconfig \
+	board/avionic-design/tec/Kconfig \
+	board/nvidia/seaboard/Kconfig \
+	board/avionic-design/plutux/Kconfig \
+	board/compal/paz00/Kconfig \
+	board/avionic-design/medcom-wide/Kconfig \
+	board/nvidia/harmony/Kconfig \
+	arch/arm/mach-tegra/tegra20/Kconfig \
+	arch/arm/mach-tegra/Kconfig \
+	arch/arm/mach-sunxi/Kconfig \
+	board/dhelectronics/dh_stm32mp1/Kconfig \
+	board/st/common/Kconfig \
+	board/st/stm32mp1/Kconfig \
+	arch/arm/mach-stm32mp/Kconfig \
+	board/st/stm32h743-disco/Kconfig \
+	board/st/stm32h743-eval/Kconfig \
+	arch/arm/mach-stm32/stm32h7/Kconfig \
+	board/st/stm32f746-disco/Kconfig \
+	arch/arm/mach-stm32/stm32f7/Kconfig \
+	board/st/stm32f469-discovery/Kconfig \
+	board/st/stm32f429-evaluation/Kconfig \
+	board/st/stm32f429-discovery/Kconfig \
+	arch/arm/mach-stm32/stm32f4/Kconfig \
+	arch/arm/mach-stm32/Kconfig \
+	board/st/stih410-b2260/Kconfig \
+	arch/arm/mach-sti/Kconfig \
+	arch/arm/mach-socfpga/Kconfig \
+	board/qualcomm/dragonboard820c/Kconfig \
+	board/qualcomm/dragonboard410c/Kconfig \
+	arch/arm/mach-snapdragon/Kconfig \
+	board/samsung/smdkc100/Kconfig \
+	board/samsung/goni/Kconfig \
+	arch/arm/mach-s5pc1xx/Kconfig \
+	board/elgin/elgin_rv1108/Kconfig \
+	board/rockchip/evb_rv1108/Kconfig \
+	arch/arm/mach-rockchip/rv1108/Kconfig \
+	board/vamrs/rock960_rk3399/Kconfig \
+	board/theobroma-systems/puma_rk3399/Kconfig \
+	board/rockchip/evb_rk3399/Kconfig \
+	board/pine64/rockpro64_rk3399/Kconfig \
+	board/google/gru/Kconfig \
+	board/firefly/roc-pc-rk3399/Kconfig \
+	arch/arm/mach-rockchip/rk3399/Kconfig \
+	board/rockchip/evb_px5/Kconfig \
+	board/geekbuying/geekbox/Kconfig \
+	board/rockchip/sheep_rk3368/Kconfig \
+	board/theobroma-systems/lion_rk3368/Kconfig \
+	arch/arm/mach-rockchip/rk3368/Kconfig \
+	board/rockchip/evb_rk3328/Kconfig \
+	arch/arm/mach-rockchip/rk3328/Kconfig \
+	board/firefly/firefly-rk3308/Kconfig \
+	board/rockchip/evb_rk3308/Kconfig \
+	arch/arm/mach-rockchip/rk3308/Kconfig \
+	board/rockchip/tinker_rk3288/Kconfig \
+	board/rockchip/evb_rk3288/Kconfig \
+	board/radxa/rock2/Kconfig \
+	board/phytec/phycore_rk3288/Kconfig \
+	board/mqmaker/miqi_rk3288/Kconfig \
+	board/google/veyron/Kconfig \
+	board/firefly/firefly-rk3288/Kconfig \
+	board/chipspark/popmetal_rk3288/Kconfig \
+	board/amarula/vyasa-rk3288/Kconfig \
+	arch/arm/mach-rockchip/rk3288/Kconfig \
+	board/rockchip/evb_rk3229/Kconfig \
+	arch/arm/mach-rockchip/rk322x/Kconfig \
+	board/radxa/rock/Kconfig \
+	arch/arm/mach-rockchip/rk3188/Kconfig \
+	board/rockchip/evb_rk3128/Kconfig \
+	arch/arm/mach-rockchip/rk3128/Kconfig \
+	board/rockchip/kylin_rk3036/Kconfig \
+	board/rockchip/evb_rk3036/Kconfig \
+	arch/arm/mach-rockchip/rk3036/Kconfig \
+	board/rockchip/evb_px30/Kconfig \
+	arch/arm/mach-rockchip/px30/Kconfig \
+	arch/arm/mach-rockchip/Kconfig \
+	arch/arm/mach-qemu/Kconfig \
+	board/mediatek/pumpkin/Kconfig \
+	board/mediatek/mt8518/Kconfig \
+	board/mediatek/mt8512/Kconfig \
+	board/mediatek/mt7629/Kconfig \
+	board/mediatek/mt7623/Kconfig \
+	board/mediatek/mt7622/Kconfig \
+	arch/arm/mach-mediatek/Kconfig \
+	arch/arm/mach-meson/Kconfig \
+	board/renesas/grpeach/Kconfig \
+	arch/arm/mach-rmobile/Kconfig.rza1 \
+	board/renesas/ulcb/Kconfig \
+	board/renesas/salvator-x/Kconfig \
+	board/renesas/ebisu/Kconfig \
+	board/renesas/eagle/Kconfig \
+	board/renesas/draak/Kconfig \
+	board/renesas/condor/Kconfig \
+	arch/arm/mach-rmobile/Kconfig.64 \
+	board/renesas/stout/Kconfig \
+	board/renesas/porter/Kconfig \
+	board/renesas/silk/Kconfig \
+	board/renesas/alt/Kconfig \
+	board/kmc/kzm9g/Kconfig \
+	board/renesas/lager/Kconfig \
+	board/renesas/koelsch/Kconfig \
+	board/renesas/gose/Kconfig \
+	board/renesas/blanche/Kconfig \
+	board/atmark-techno/armadillo-800eva/Kconfig \
+	arch/arm/mach-rmobile/Kconfig.32 \
+	arch/arm/mach-rmobile/Kconfig \
+	board/ucRobotics/bubblegum_96/Kconfig \
+	arch/arm/mach-owl/Kconfig \
+	board/LaCie/edminiv2/Kconfig \
+	arch/arm/mach-orion5x/Kconfig \
+	arch/arm/cpu/armv8/fsl-layerscape/Kconfig \
+	board/phytec/phycore_am335x_r2/Kconfig \
+	board/compulab/cm_t43/Kconfig \
+	board/compulab/cm_t335/Kconfig \
+	board/ti/am335x/Kconfig \
+	board/ti/am43xx/Kconfig \
+	board/ti/ti816x/Kconfig \
+	board/ti/ti814x/Kconfig \
+	board/siemens/rut/Kconfig \
+	board/siemens/pxm2/Kconfig \
+	board/siemens/draco/Kconfig \
+	board/BuR/brppt1/Kconfig \
+	board/BuR/brsmarc1/Kconfig \
+	board/BuR/brxre1/Kconfig \
+	arch/arm/mach-omap2/am33xx/Kconfig \
+	board/ti/am57xx/Kconfig \
+	board/ti/dra7xx/Kconfig \
+	board/ti/omap5_uevm/Kconfig \
+	board/compulab/cm_t54/Kconfig \
+	arch/arm/mach-omap2/omap5/Kconfig \
+	board/amazon/kc1/Kconfig \
+	board/ti/sdp4430/Kconfig \
+	board/ti/panda/Kconfig \
+	board/gumstix/duovero/Kconfig \
+	arch/arm/mach-omap2/omap4/Kconfig \
+	board/lg/sniper/Kconfig \
+	board/quipos/cairo/Kconfig \
+	board/technexion/tao3530/Kconfig \
+	board/nokia/rx51/Kconfig \
+	board/logicpd/omap3som/Kconfig \
+	board/corscience/tricorder/Kconfig \
+	board/pandora/Kconfig \
+	board/ti/am3517crane/Kconfig \
+	board/logicpd/zoom1/Kconfig \
+	board/overo/Kconfig \
+	board/isee/igep00x0/Kconfig \
+	board/ti/evm/Kconfig \
+	board/timll/devkit8000/Kconfig \
+	board/compulab/cm_t35/Kconfig \
+	board/ti/beagle/Kconfig \
+	board/logicpd/am3517evm/Kconfig \
+	arch/arm/mach-omap2/omap3/Kconfig \
+	arch/arm/mach-omap2/Kconfig \
+	board/technologic/ts4600/Kconfig \
+	board/schulercontrol/sc_sps_1/Kconfig \
+	board/ppcag/bg0900/Kconfig \
+	board/liebherr/xea/Kconfig \
+	board/freescale/mx28evk/Kconfig \
+	board/bluegiga/apx4devkit/Kconfig \
+	board/creative/xfi3/Kconfig \
+	board/sandisk/sansa_fuze_plus/Kconfig \
+	board/freescale/mx23evk/Kconfig \
+	board/olimex/mx23_olinuxino/Kconfig \
+	arch/arm/mach-imx/mxs/Kconfig \
+	board/freescale/imxrt1050-evk/Kconfig \
+	arch/arm/mach-imx/imxrt/Kconfig \
+	board/toradex/verdin-imx8mm/Kconfig \
+	board/freescale/imx8mp_evk/Kconfig \
+	board/freescale/imx8mn_evk/Kconfig \
+	board/freescale/imx8mm_evk/Kconfig \
+	board/freescale/imx8mq_evk/Kconfig \
+	arch/arm/mach-imx/imx8m/Kconfig \
+	board/siemens/capricorn/Kconfig \
+	board/toradex/colibri-imx8x/Kconfig \
+	board/toradex/apalis-imx8/Kconfig \
+	board/advantech/imx8qm_rom7720_a1/Kconfig \
+	board/freescale/imx8qxp_mek/Kconfig \
+	board/freescale/common/Kconfig \
+	board/freescale/imx8qm_mek/Kconfig \
+	arch/arm/mach-imx/imx8/Kconfig \
+	board/freescale/mx7ulp_evk/Kconfig \
+	board/ea/mx7ulp_com/Kconfig \
+	arch/arm/mach-imx/mx7ulp/Kconfig \
+	board/warp7/Kconfig \
+	board/toradex/colibri_imx7/Kconfig \
+	board/technexion/pico-imx7d/Kconfig \
+	board/novtech/meerkat96/Kconfig \
+	board/freescale/mx7dsabresd/Kconfig \
+	board/compulab/cl-som-imx7/Kconfig \
+	arch/arm/mach-imx/mx7/Kconfig \
+	board/BuR/brppt2/Kconfig \
+	board/warp/Kconfig \
+	board/wandboard/Kconfig \
+	board/udoo/neo/Kconfig \
+	board/udoo/Kconfig \
+	board/k+p/kp_imx6q_tpc/Kconfig \
+	board/toradex/colibri-imx6ull/Kconfig \
+	board/toradex/colibri_imx6/Kconfig \
+	board/toradex/common/Kconfig \
+	board/toradex/apalis_imx6/Kconfig \
+	board/tqc/tqma6/Kconfig \
+	board/tbs/tbs2910/Kconfig \
+	board/technexion/pico-imx6ul/Kconfig \
+	board/technexion/pico-imx6/Kconfig \
+	board/somlabs/visionsom-6ull/Kconfig \
+	board/solidrun/mx6cuboxi/Kconfig \
+	board/sks-kinkel/sksimx6/Kconfig \
+	board/seco/Kconfig \
+	board/logicpd/imx6/Kconfig \
+	board/liebherr/mccmon6/Kconfig \
+	board/liebherr/display5/Kconfig \
+	board/softing/vining_2000/Kconfig \
+	board/kosagi/novena/Kconfig \
+	board/gateworks/gw_ventana/Kconfig \
+	board/phytec/pcl063/Kconfig \
+	board/phytec/pfla02/Kconfig \
+	board/phytec/pcm058/Kconfig \
+	board/grinn/liteboard/Kconfig \
+	board/out4/o4-imx6ul-sodimm/Kconfig \
+	board/evodbg/ev-imx6ul-m2/Kconfig \
+	board/evodbg/ev-imx6ul-nano/Kconfig \
+	board/freescale/mx6ullevk/Kconfig \
+	board/freescale/mx6ul_14x14_evk/Kconfig \
+	board/freescale/mx6sxsabreauto/Kconfig \
+	board/freescale/mx6sxsabresd/Kconfig \
+	board/freescale/mx6sllevk/Kconfig \
+	board/freescale/mx6slevk/Kconfig \
+	board/freescale/mx6sabresd/Kconfig \
+	board/freescale/mx6sabreauto/Kconfig \
+	board/freescale/mx6memcal/Kconfig \
+	board/freescale/mx6qarm2/Kconfig \
+	board/engicam/imx6ul/Kconfig \
+	board/engicam/imx6q/Kconfig \
+	board/embest/mx6boards/Kconfig \
+	board/el/el6x/Kconfig \
+	board/dhelectronics/dh_imx6/Kconfig \
+	board/congatec/cgtqmx6eval/Kconfig \
+	board/compulab/cm_fx6/Kconfig \
+	board/ccv/xpress/Kconfig \
+	board/bticino/mamoj/Kconfig \
+	board/boundary/nitrogen6x/Kconfig \
+	board/barco/titanium/Kconfig \
+	board/barco/platinum/Kconfig \
+	board/bachmann/ot1200/Kconfig \
+	board/armadeus/opos6uldev/Kconfig \
+	board/aristainetos/common/Kconfig \
+	board/aristainetos/Kconfig \
+	board/advantech/dms-ba16/Kconfig \
+	board/ge/bx50v3/Kconfig \
+	arch/arm/mach-imx/mx6/Kconfig \
+	board/technologic/ts4800/Kconfig \
+	board/menlo/m53menlo/Kconfig \
+	board/k+p/kp_imx53/Kconfig \
+	board/inversepath/usbarmory/Kconfig \
+	board/ge/mx53ppd/Kconfig \
+	board/freescale/mx53smd/Kconfig \
+	board/freescale/mx53loco/Kconfig \
+	board/freescale/mx53evk/Kconfig \
+	board/freescale/mx53ard/Kconfig \
+	board/freescale/mx51evk/Kconfig \
+	board/beckhoff/mx53cx9020/Kconfig \
+	arch/arm/mach-imx/mx5/Kconfig \
+	board/freescale/mx31pdk/Kconfig \
+	arch/arm/mach-imx/mx3/Kconfig \
+	board/syteco/zmx25/Kconfig \
+	board/freescale/mx25pdk/Kconfig \
+	arch/arm/mach-imx/mx2/Kconfig \
+	arch/arm/cpu/armv7/ls102xa/Kconfig \
+	arch/arm/mach-mvebu/Kconfig \
+	board/work-microwave/work_92105/Kconfig \
+	board/timll/devkit3250/Kconfig \
+	arch/arm/cpu/arm926ejs/lpc32xx/Kconfig \
+	board/Marvell/db-88f6281-bp/Kconfig \
+	board/alliedtelesis/SBx81LIFXCAT/Kconfig \
+	board/alliedtelesis/SBx81LIFKW/Kconfig \
+	board/zyxel/nsa310s/Kconfig \
+	board/Seagate/nas220/Kconfig \
+	board/Seagate/goflexhome/Kconfig \
+	board/Seagate/dockstar/Kconfig \
+	board/raidsonic/ib62x0/Kconfig \
+	board/LaCie/netspace_v2/Kconfig \
+	board/LaCie/net2big_v2/Kconfig \
+	board/keymile/km_arm/Kconfig \
+	board/keymile/kmp204x/Kconfig \
+	board/keymile/km83xx/Kconfig \
+	board/keymile/Kconfig \
+	board/iomega/iconnect/Kconfig \
+	board/d-link/dns325/Kconfig \
+	board/cloudengines/pogo_e02/Kconfig \
+	board/buffalo/lsxl/Kconfig \
+	board/Marvell/sheevaplug/Kconfig \
+	board/Marvell/guruplug/Kconfig \
+	board/Synology/ds109/Kconfig \
+	board/Marvell/dreamplug/Kconfig \
+	board/Marvell/openrd/Kconfig \
+	arch/arm/mach-kirkwood/Kconfig \
+	board/ti/ks2_evm/Kconfig \
+	arch/arm/mach-keystone/Kconfig \
+	board/ti/j721e/Kconfig \
+	board/ti/am65x/Kconfig \
+	arch/arm/mach-k3/Kconfig \
+	arch/arm/mach-integrator/Kconfig \
+	arch/arm/mach-highbank/Kconfig \
+	board/samsung/espresso7420/Kconfig \
+	board/samsung/smdk5420/Kconfig \
+	board/samsung/smdk5250/Kconfig \
+	board/samsung/arndale/Kconfig \
+	board/samsung/odroid/Kconfig \
+	board/samsung/trats2/Kconfig \
+	board/samsung/origen/Kconfig \
+	board/samsung/universal_c210/Kconfig \
+	board/samsung/trats/Kconfig \
+	board/samsung/smdkv310/Kconfig \
+	arch/arm/mach-exynos/Kconfig \
+	board/lego/ev3/Kconfig \
+	board/ti/common/Kconfig \
+	board/davinci/da8xxevm/Kconfig \
+	arch/arm/mach-davinci/Kconfig \
+	arch/arm/mach-bcmstb/Kconfig \
+	arch/arm/mach-bcm283x/Kconfig \
+	board/laird/wb50n/Kconfig \
+	board/laird/wb45n/Kconfig \
+	board/siemens/smartweb/Kconfig \
+	board/siemens/taurus/Kconfig \
+	board/siemens/corvus/Kconfig \
+	board/ronetix/pm9g45/Kconfig \
+	board/ronetix/pm9263/Kconfig \
+	board/ronetix/pm9261/Kconfig \
+	board/mini-box/picosam9g45/Kconfig \
+	board/l+g/vinco/Kconfig \
+	board/gardena/smart-gateway-at91sam/Kconfig \
+	board/esd/meesc/Kconfig \
+	board/egnite/ethernut5/Kconfig \
+	board/calao/usb_a9263/Kconfig \
+	board/bluewater/snapper9260/Kconfig \
+	board/bluewater/gurnard/Kconfig \
+	board/atmel/sama5d4ek/Kconfig \
+	board/atmel/sama5d4_xplained/Kconfig \
+	board/atmel/sama5d3xek/Kconfig \
+	board/atmel/sama5d3_xplained/Kconfig \
+	board/atmel/sama5d2_icp/Kconfig \
+	board/atmel/sama5d27_wlsom1_ek/Kconfig \
+	board/atmel/sama5d27_som1_ek/Kconfig \
+	board/atmel/sama5d2_xplained/Kconfig \
+	board/atmel/sama5d2_ptc_ek/Kconfig \
+	board/atmel/sam9x60ek/Kconfig \
+	board/atmel/at91sam9x5ek/Kconfig \
+	board/atmel/at91sam9rlek/Kconfig \
+	board/atmel/at91sam9n12ek/Kconfig \
+	board/atmel/at91sam9m10g45ek/Kconfig \
+	board/atmel/at91sam9263ek/Kconfig \
+	board/atmel/at91sam9261ek/Kconfig \
+	board/atmel/at91sam9260ek/Kconfig \
+	board/atmel/at91rm9200ek/Kconfig \
+	arch/arm/mach-at91/Kconfig \
+	board/aspeed/evb_ast2500/Kconfig \
+	arch/arm/mach-aspeed/ast2500/Kconfig \
+	arch/arm/mach-aspeed/Kconfig \
+	arch/arm/Kconfig \
+	board/synopsys/nsim/Kconfig \
+	board/synopsys/iot_devkit/Kconfig \
+	board/synopsys/hsdk/Kconfig \
+	board/synopsys/emsdp/Kconfig \
+	board/synopsys/axs10x/Kconfig \
+	board/abilis/tb100/Kconfig \
+	arch/arc/Kconfig \
+	arch/Kconfig \
+	Kconfig
+
+include/config/auto.conf: \
+	$(deps_config)
+
+ifneq "$(UBOOTVERSION)" "2020.04-rc4"
+include/config/auto.conf: FORCE
+endif
+
+$(deps_config): ;
diff -urN b/include/config/tristate.conf a/include/config/tristate.conf
--- b/include/config/tristate.conf	1970-01-01 03:00:00.000000000 +0300
+++ a/include/config/tristate.conf	2022-01-25 12:10:51.680644873 +0200
@@ -0,0 +1,4 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04-rc4 Configuration
+#
diff -urN b/include/config/uboot.release a/include/config/uboot.release
--- b/include/config/uboot.release	1970-01-01 03:00:00.000000000 +0300
+++ a/include/config/uboot.release	2020-09-10 16:42:15.208962430 +0300
@@ -0,0 +1 @@
+2020.04-rc4""
diff -urN b/include/config.h a/include/config.h
--- b/include/config.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/config.h	2020-09-10 16:42:14.588957144 +0300
@@ -0,0 +1,9 @@
+/* Automatically generated - do not edit */
+#define CONFIG_IMX_CONFIG	board/evodbg/ev-imx6ul-nano/imximage.cfg
+#define CONFIG_BOARDDIR board/evodbg/ev-imx6ul-nano
+#include <config_defaults.h>
+#include <config_uncmd_spl.h>
+#include <configs/ev-imx6ul-nano.h>
+#include <asm/config.h>
+#include <linux/kconfig.h>
+#include <config_fallbacks.h>
diff -urN b/include/configs/ev-imx6ul-m2.h a/include/configs/ev-imx6ul-m2.h
--- b/include/configs/ev-imx6ul-m2.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/ev-imx6ul-m2.h	2022-01-27 21:18:29.035017698 +0200
@@ -0,0 +1,200 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2017-2020 R.Sariev Evodbg
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration for Evodbg EV-iMX6UL-NANO module.
+ */
+#ifndef __MX6ULLEV_CONFIG_H
+#define __MX6ULLEV_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+/* SPL options */
+#include "imx6_spl.h"
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		(16 * SZ_1M)
+
+#define CONFIG_MXC_UART
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#endif /* CONFIG_FSL_USDHC */
+
+#define CONFIG_CMD_READ
+
+#ifdef CONFIG_CMD_I2C
+//#define CONFIG_SYS_I2C_MXC
+#define CONFIG_SYS_I2C_MXC_I2C1         /* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2         /* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_SPEED            100000
+#endif
+
+
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART    1
+
+#define MFG_NAND_PARTITION ""
+#define BOOTARGS_CMA_SIZE   ""
+#define CONFIG_MMCROOT                  "/dev/mmcblk1p2"  /* USDHC2 */
+
+#ifndef CONFIG_CMD_MMC
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "clk_ignore_unused "\
+                "\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz 0x87880000;\0" \
+
+#else
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "rdinit=/linuxrc " \
+                "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
+                "g_mass_storage.file=/fat g_mass_storage.ro=1 " \
+                "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
+                "g_mass_storage.iSerialNumber=\"\" "\
+                MFG_NAND_PARTITION \
+                "clk_ignore_unused "\
+                "\0" \
+        "initrd_addr=0x83800000\0" \
+        "initrd_high=0xffffffff\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr};\0" \
+
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+        CONFIG_MFG_ENV_SETTINGS \
+        "script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+        "console=ttymxc0\0" \
+        "fdt_high=0xffffffff\0" \
+        "initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+        "fdt_addr=0x83000000\0" \
+        "boot_fdt=yes\0" \
+        "ipaddr=192.168.1.136\0" \
+        "netmask=255.255.255.0\0" \
+        "ethaddr=00:1f:f2:00:00:00\0" \
+        "serverip=192.168.1.110\0" \
+        "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+        "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+        "mmcroot=" CONFIG_MMCROOT " rootwait rootfstype=ext4\0" \
+        "mmcautodetect=yes\0" \
+        "mmcargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=${mmcroot}\0" \
+        "loadbootscript=" \
+                "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+        "bootscript=echo Running bootscript from mmc ...; " \
+                "source\0" \
+        "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+        "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+        "mmcboot=echo Booting from mmc ...; " \
+                "run mmcargs; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if run loadfdt; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+           "mmc dev ${mmcdev}; " \
+           "if mmc rescan; then " \
+                   "if run loadbootscript; then " \
+                           "run bootscript; " \
+                   "else " \
+                           "if run loadimage; then " \
+                                   "run mmcboot; " \
+                           "else run netboot; " \
+                           "fi; " \
+                   "fi; " \
+           "else run netboot; fi"
+
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_MEMTEST_START	0x80000000
+#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + 0x8000000)
+
+#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
+#define CONFIG_SYS_HZ			1000
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* USDHC2 */
+#define CONFIG_SYS_MMC_ENV_PART		0	/* user area */
+
+/* USB Configs */
+#ifdef CONFIG_CMD_USB
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS   0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
+#endif
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_MXC
+#define CONFIG_FEC_ENET_DEV             1
+#define IMX_FEC_BASE			ENET2_BASE_ADDR
+#define CONFIG_FEC_MXC_PHYADDR		0x0
+#define CONFIG_FEC_XCV_TYPE		RMII
+#define CONFIG_ETHPRIME			"eth1"
+#endif
+
+#define CONFIG_IMX_THERMAL
+
+#endif
diff -urN b/include/configs/ev-imx6ul-nano.h a/include/configs/ev-imx6ul-nano.h
--- b/include/configs/ev-imx6ul-nano.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/ev-imx6ul-nano.h	2022-01-31 15:51:14.408960894 +0200
@@ -0,0 +1,200 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2017-2020 R.Sariev Evodbg
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration for Evodbg EV-iMX6UL-NANO module.
+ */
+#ifndef __MX6ULLEV_CONFIG_H
+#define __MX6ULLEV_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+/* SPL options */
+#include "imx6_spl.h"
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		(16 * SZ_1M)
+
+#define CONFIG_MXC_UART
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#endif /* CONFIG_FSL_USDHC */
+
+#define CONFIG_CMD_READ
+
+#ifdef CONFIG_CMD_I2C
+//#define CONFIG_SYS_I2C_MXC
+#define CONFIG_SYS_I2C_MXC_I2C1         /* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2         /* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_SPEED            100000
+#endif
+
+
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART    1
+
+#define MFG_NAND_PARTITION ""
+#define BOOTARGS_CMA_SIZE   ""
+#define CONFIG_MMCROOT                  "/dev/mmcblk1p2"  /* USDHC2 */
+
+#ifndef CONFIG_CMD_MMC
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "clk_ignore_unused "\
+                "\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz 0x87880000;\0" \
+
+#else
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "rdinit=/linuxrc " \
+                "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
+                "g_mass_storage.file=/fat g_mass_storage.ro=1 " \
+                "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
+                "g_mass_storage.iSerialNumber=\"\" "\
+                MFG_NAND_PARTITION \
+                "clk_ignore_unused "\
+                "\0" \
+        "initrd_addr=0x83800000\0" \
+        "initrd_high=0xffffffff\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr};\0" \
+
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+        CONFIG_MFG_ENV_SETTINGS \
+        "script=boot.scr\0" \
+	"image=" CONFIG_KERNELNAME "\0" \
+        "console=ttymxc0\0" \
+        "fdt_high=0xffffffff\0" \
+        "initrd_high=0xffffffff\0" \
+	"fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
+        "fdt_addr=0x83000000\0" \
+        "boot_fdt=yes\0" \
+        "ipaddr=192.168.1.136\0" \
+        "netmask=255.255.255.0\0" \
+        "ethaddr=00:1f:f2:00:00:00\0" \
+        "serverip=192.168.1.110\0" \
+        "panel=EV-ATM500\0" \
+        "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+        "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+        "mmcroot=" CONFIG_MMCROOT " rootwait rootfstype=ext4\0" \
+        "mmcautodetect=yes\0" \
+        "mmcargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=${mmcroot}\0" \
+        "loadbootscript=" \
+                "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+        "bootscript=echo Running bootscript from mmc ...; " \
+                "source\0" \
+        "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+        "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+	"mmcboot=echo * Booting from mmc ...*; " \
+		" run mmcargs; run loadfdt; run loadimage; bootz ${loadaddr} - ${fdt_addr};\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+           "mmc dev ${mmcdev}; " \
+           "run mmcboot;" 
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_MEMTEST_START	0x80000000
+#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + 0x8000000)
+
+#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
+#define CONFIG_SYS_HZ			1000
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* USDHC2 */
+#define CONFIG_SYS_MMC_ENV_PART		0	/* user area */
+
+/* USB Configs */
+#ifdef CONFIG_CMD_USB
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS   0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
+#endif
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_MXC
+#define IMX_FEC_BASE			ENET_BASE_ADDR
+#define CONFIG_FEC_MXC_PHYADDR		0x0
+#define CONFIG_FEC_XCV_TYPE		RMII
+#define CONFIG_ETHPRIME			"eth0"
+#endif
+
+#define CONFIG_IMX_THERMAL
+
+#endif
diff -urN b/include/configs/o4-imx6ul-sodimm.h a/include/configs/o4-imx6ul-sodimm.h
--- b/include/configs/o4-imx6ul-sodimm.h	1970-01-01 03:00:00.000000000 +0300
+++ a/include/configs/o4-imx6ul-sodimm.h	2020-09-10 16:42:08.988909883 +0300
@@ -0,0 +1,222 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright (C) 2017-2020 R.Sariev Evodbg
+ * Copyright (C) 2015-2016 Freescale Semiconductor, Inc.
+ *
+ * Configuration for Evodbg EV-iMX6UL-NANO module.
+ */
+#ifndef __MX6ULLEV_CONFIG_H
+#define __MX6ULLEV_CONFIG_H
+
+
+#include <asm/arch/imx-regs.h>
+#include <linux/sizes.h>
+#include "mx6_common.h"
+#include <asm/mach-imx/gpio.h>
+
+/* SPL options */
+#include "imx6_spl.h"
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN		(16 * SZ_1M)
+
+#define CONFIG_MXC_UART
+#define CONFIG_MXC_UART_BASE		UART1_BASE
+
+/* MMC Configs */
+#ifdef CONFIG_FSL_USDHC
+#define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC2_BASE_ADDR
+
+#define CONFIG_SYS_FSL_USDHC_NUM	1
+#endif /* CONFIG_FSL_USDHC */
+
+#define CONFIG_CMD_READ
+
+#ifdef CONFIG_CMD_I2C
+//#define CONFIG_SYS_I2C_MXC
+#define CONFIG_SYS_I2C_MXC_I2C1         /* enable I2C bus 1 */
+#define CONFIG_SYS_I2C_MXC_I2C2         /* enable I2C bus 2 */
+#define CONFIG_SYS_I2C_SPEED            100000
+#endif
+
+
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART    1
+
+#define MFG_NAND_PARTITION ""
+#define BOOTARGS_CMA_SIZE   ""
+#define CONFIG_MMCROOT                  "/dev/mmcblk1p2"  /* USDHC2 */
+
+#ifndef CONFIG_CMD_MMC
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "clk_ignore_unused "\
+                "\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz 0x87880000;\0" \
+
+#else
+#define CONFIG_MFG_ENV_SETTINGS \
+        "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
+            BOOTARGS_CMA_SIZE \
+                "rdinit=/linuxrc " \
+                "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
+                "g_mass_storage.file=/fat g_mass_storage.ro=1 " \
+                "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
+                "g_mass_storage.iSerialNumber=\"\" "\
+                MFG_NAND_PARTITION \
+                "clk_ignore_unused "\
+                "\0" \
+        "initrd_addr=0x83800000\0" \
+        "initrd_high=0xffffffff\0" \
+        "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr};\0" \
+
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+        CONFIG_MFG_ENV_SETTINGS \
+        "script=boot.scr\0" \
+        "image=openwrt-imx6ul-o4-imx6ul-sodimm-zImage\0" \
+        "console=ttymxc0\0" \
+        "fdt_high=0xffffffff\0" \
+        "initrd_high=0xffffffff\0" \
+        "fdt_file=openwrt-imx6ul-o4-imx6ul-sodimm.dtb\0" \
+        "fdt_addr=0x83000000\0" \
+        "boot_fdt=yes\0" \
+        "ipaddr=192.168.1.136\0" \
+        "netmask=255.255.255.0\0" \
+        "ethaddr=00:1f:f2:00:00:00\0" \
+        "serverip=192.168.1.110\0" \
+        "panel=EV-ATM500\0" \
+        "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
+        "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+        "mmcroot=" CONFIG_MMCROOT " rootwait rootfstype=ext4\0" \
+        "mmcautodetect=yes\0" \
+        "mmcargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=${mmcroot}\0" \
+        "loadbootscript=" \
+                "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+        "bootscript=echo Running bootscript from mmc ...; " \
+                "source\0" \
+        "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+        "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+        "mmcboot=echo Booting from mmc ...; " \
+                "run mmcargs; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if run loadfdt; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+		"netargs=setenv bootargs console=${console},${baudrate} " \
+                BOOTARGS_CMA_SIZE \
+                "root=/dev/nfs " \
+                "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+                "netboot=echo Booting from net ...; " \
+                "run netargs; " \
+                "if test ${ip_dyn} = yes; then " \
+                        "setenv get_cmd dhcp; " \
+                "else " \
+                        "setenv get_cmd tftp; " \
+                "fi; " \
+                "${get_cmd} ${image}; " \
+                "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
+                        "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+                                "bootz ${loadaddr} - ${fdt_addr}; " \
+                        "else " \
+                                "if test ${boot_fdt} = try; then " \
+                                        "bootz; " \
+                                "else " \
+                                        "echo WARN: Cannot load the DT; " \
+                                "fi; " \
+                        "fi; " \
+                "else " \
+                        "bootz; " \
+                "fi;\0" \
+
+#define CONFIG_BOOTCOMMAND \
+           "mmc dev ${mmcdev}; " \
+           "if mmc rescan; then " \
+                   "if run loadbootscript; then " \
+                           "run bootscript; " \
+                   "else " \
+                           "if run loadimage; then " \
+                                   "run mmcboot; " \
+                           "else run netboot; " \
+                           "fi; " \
+                   "fi; " \
+           "else run netboot; fi"
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_MEMTEST_START	0x80000000
+#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + 0x8000000)
+
+#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
+#define CONFIG_SYS_HZ			1000
+
+/* Physical Memory Map */
+#define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
+
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
+#define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
+#define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
+
+#define CONFIG_SYS_INIT_SP_OFFSET \
+	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+/* environment organization */
+#define CONFIG_SYS_MMC_ENV_DEV		1	/* USDHC2 */
+#define CONFIG_SYS_MMC_ENV_PART		0	/* user area */
+
+/* USB Configs */
+#ifdef CONFIG_CMD_USB
+#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
+#define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
+#define CONFIG_MXC_USB_FLAGS   0
+#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
+#endif
+
+#ifdef CONFIG_CMD_NET
+#define CONFIG_FEC_MXC
+#define IMX_FEC_BASE			ENET_BASE_ADDR
+#define CONFIG_FEC_MXC_PHYADDR		0x0
+#define CONFIG_FEC_XCV_TYPE		RMII
+#define CONFIG_ETHPRIME			"eth0"
+#endif
+
+#define CONFIG_IMX_THERMAL
+
+#endif
Binary files b/scripts/basic/fixdep and a/scripts/basic/fixdep differ
Binary files b/scripts/dtc/dtc and a/scripts/dtc/dtc differ
Binary files b/scripts/kconfig/conf and a/scripts/kconfig/conf differ
Binary files b/scripts/kconfig/mconf and a/scripts/kconfig/mconf differ
