#ifndef _HWREG_H
#define _HWREG_H

#define VMPEG_VCD (*((unsigned short *)0x0E01000))

/* --- FMA ---  */
#define FMA_CMD (*((unsigned short *)0x0E03000))    /* typically 2? */
#define FMA_STATUS (*((unsigned short *)0x0E03002)) /* typically 0x210 */
#define FMA_R04 (*((unsigned short *)0x0E03004))    /* typically 7?*/
#define FMA_R06 (*((unsigned short *)0x0E03006))    /* typically 0x900 ?*/
#define FMA_STRM (*((unsigned short *)0x0E03008))   /* planned stream */
#define FMA_R0A (*((unsigned short *)0x0E0300A))    /* current stream? */
#define FMA_IVEC (*((unsigned short *)0x0E0300C))   /* typically 0x807b ? */
#define FMA_R0E (*((unsigned short *)0x0E0300E))    /* a counter?*/
#define FMA_DCLK (*((unsigned long *)0x0E03010))    /* only read, 45 kHz counter */
#define FMA_HDR (*((unsigned long *)0x0E03014))     /* MPEG Audio Header e.g. 0x00fd50c0*/
#define FMA_RUN (*((unsigned short *)0x0E03018))    /* typically 1 */
#define FMA_ISR (*((unsigned short *)0x0E0301A))    /* interrupt status */
#define FMA_IER (*((unsigned short *)0x0E0301C))    /* typically 0x13d or 13f */
#define FMA_DSPA (*((unsigned short *)0x0E03022))
#define FMA_DSPD (*((unsigned short *)0x0E03024))

/* --- FMV ---  */

#define FMV_IMGSZ (*((unsigned long *)0x0E04002))
#define FMV_IMGRT (*((unsigned short *)0x0E04006))

#define FMV_R5E (*((unsigned short *)0x0E0405E)) /* STS */
#define FMV_IER (*((unsigned short *)0x0E04060))
#define FMV_ISR (*((unsigned short *)0x0E04062))
#define FMV_TCNT (*((unsigned short *)0x0E04064))
#define FMA_VOFF (*((unsigned short *)0x0E0406C))
#define FMV_HOFF (*((unsigned short *)0x0E0406E))
#define FMV_VPIX (*((unsigned short *)0x0E04070))
#define FMV_HPIX (*((unsigned short *)0x0E04072))
#define FMV_SYSCMD (*((unsigned short *)0x0E040C0))
#define FMV_VIDCMD (*((unsigned short *)0x0E040C2))
#define FMV_PROG (*((unsigned short *)0x0E040DA))
#define FMV_XFER (*((unsigned short *)0x0E040DE))

#define FMV_RF2 (*((unsigned short *)0x0E040F2))
#define FMV_RF4 (*((unsigned short *)0x0E040F4))
#define FMV_GEN_SYNC_DIFF (*((unsigned short *)0x0E0409C))
#define FMV_R92 (*((unsigned short *)0x0E04092))
#define FMV_RC6 (*((unsigned short *)0x0E040C6))
#define FMV_GEN_DEC_CMD (*((unsigned short *)0x0E04088))
#define FMV_VID_CMD (*((unsigned short *)0x0E0408A))
#define FMV_VDI_CMD (*((unsigned short *)0x0E0408C))
#define FMV_DTS (*((unsigned short *)0x0E040A0))
#define FMV_PICS_IN_FIFO (*((unsigned short *)0x0E040A4))
#define FMV_PIC_RATE (*((unsigned short *)0x0E040A8))
#define FMV_DISP_RATE (*((unsigned short *)0x0E040AA))
#define FMV_FRAME_RATE (*((unsigned short *)0x0E040AC))
#define FMV_IVEC (*((unsigned short *)0x0E040DC))
#define FMV_TRLD (*((unsigned short *)0x0E040AE))
#define FMV_STRM (*((unsigned short *)0x0E040C4))
#define FMV_DCLK (*((unsigned short *)0x0E04098))

#define FMV_SCRPOS (*((unsigned long *)0x0E04074))
#define FMV_DECWIN (*((unsigned long *)0x0E04078))
#define FMV_DECOFF (*((unsigned long *)0x0E0407C))

#define FMV_PICSZ (*((unsigned long *)0x0E04052))
#define FMV_PICRT (*((unsigned short *)0x0E04056)
#define FMV_TIMECD (*((unsigned long *)0x0E04058))
#define FMV_TMPREF (*((unsigned short *)0x0E0405C))

/* --- IMS66490 CD-Interface Controller (CDIC) ---  */

/* Known buffers in RAM, filled by the CDIC */

#define CDIC_RAM_DBUF0 (((unsigned short *)0x300000))
#define CDIC_RAM_DBUF1 (((unsigned short *)0x300A00))
#define CDIC_RAM_UNKNOWN0 (((unsigned short *)0x301400))
#define CDIC_RAM_UNKNOWN1 (((unsigned short *)0x301E00))
#define CDIC_RAM_ADPCM0 (((unsigned short *)0x302800))
#define CDIC_RAM_ADPCM1 (((unsigned short *)0x303200))

/* Assumed to be data in RAM, read by microcode */

#define CDIC_CMD (*((unsigned short *)0x303C00))
#define CDIC_TIME (*((unsigned long *)0x303C02))
#define CDIC_FILE (*((unsigned short *)0x303C06))
#define CDIC_CHAN (*((unsigned long *)0x303C08))
#define CDIC_ACHAN (*((unsigned short *)0x303C0C))

/* Physically stops the rotation. Reset Mode 1 in MAME */
#define CMD_STOP_DISC 0x0023
/* MAME calls it Reset Mode 2. Called once at system reset */
#define CMD_UNKNOWN_24 0x0024
#define CMD_TOC 0x0027   /* Fetches TOC */
#define CMD_CDDA 0x0028  /* Plays CDDA */
#define CMD_MODE1 0x0029 /* Reads anything */
#define CMD_MODE2 0x002a /* Only MODE2 sectors */
/* MAME says Stop CDDA. But the command seems to have no effect */
#define CMD_UNKNOWN_2b 0x002b
#define CMD_UPDATE 0x002e /* Updating MODE2 filter parameters */
/* MAME says Seek and does MODE1 reading */
#define CMD_UNKNOWN_2C 0x002c /* What purpose? */

/* What is DSEL at 3C80 ? Is it ever used */

/* Assumed to be real registers */

#define CDIC_ABUF (*((unsigned short *)0x303FF4))
#define CDIC_XBUF (*((unsigned short *)0x303FF6))
#define CDIC_DMACTL (*((unsigned short *)0x303FF8))
#define CDIC_AUDCTL (*((unsigned short *)0x303FFA)) /* Called Z buffer in MAME */
#define CDIC_IVEC (*((unsigned short *)0x303FFC))
#define CDIC_DBUF (*((unsigned short *)0x303FFE))

/* --- Slave Controller --- */

#define SLAVE_CH0 (*((unsigned char *)0x310001))
#define SLAVE_CH1 (*((unsigned char *)0x310003))
#define SLAVE_CH2 (*((unsigned char *)0x310005))

/* --- SCC68070 DMA --- */

#define DMA_CH0_STATUS (*((unsigned byte *)0x80004000))
#define DMA_CH0_ERROR (*((unsigned byte *)0x80004001))
#define DMA_CH0_DEV_CTRL (*((unsigned byte *)0x80004004))
#define DMA_CH0_OP_CTRL (*((unsigned byte *)0x80004005))
#define DMA_CH0_SEQ_CTRL (*((unsigned byte *)0x80004006))
#define DMA_CH0_CHAN_CTRL (*((unsigned byte *)0x80004007))
#define DMA_CH0_MEM_TRANS_CNT (*((unsigned short *)0x8000400a))
#define DMA_CH0_MEM_ADR (*((unsigned long *)0x8000400c))
#define DMA_CH0_DEV_ADR (*((unsigned long *)0x80004014))

#define DMA_CH1_STATUS (*((unsigned byte *)0x80004040))
#define DMA_CH1_ERROR (*((unsigned byte *)0x80004041))
#define DMA_CH1_DEV_CTRL (*((unsigned byte *)0x80004044))
#define DMA_CH1_OP_CTRL (*((unsigned byte *)0x80004045))
#define DMA_CH1_SEQ_CTRL (*((unsigned byte *)0x80004046))
#define DMA_CH1_CHAN_CTRL (*((unsigned byte *)0x80004047))
#define DMA_CH1_MEM_TRANS_CNT (*((unsigned short *)0x8000404a))
#define DMA_CH1_MEM_ADR (*((unsigned long *)0x8000404c))
#define DMA_CH1_DEV_ADR (*((unsigned long *)0x80004054))

/* --- SCC68070 UART --- */

#define UART_CSR (*((unsigned char *)0x80002015))


/* --- MCD212 --- */

#define MCD212_CSR1R (*((unsigned char *)0x4ffff1))
 

#endif
