;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @121, 3
	SPL -1, @-20
	MOV -1, <-20
	SUB 3, 100
	SPL 330, 90
	MOV -4, <-20
	SUB #412, @200
	SPL -1, @-20
	MOV -604, <-80
	SPL 330, 90
	SPL 330, 90
	SUB @121, 109
	ADD 10, 20
	SUB @121, 103
	SUB @-127, 100
	SUB @-127, 100
	MOV #412, @200
	MOV -1, <-20
	SPL <121, 109
	SUB -207, <-120
	SUB @-127, 100
	SPL <121, 109
	SPL -1, @-20
	SUB @-127, 100
	SPL -1, @-20
	SPL <121, 106
	SPL <121, 106
	SUB @-127, 100
	SLT 20, @12
	SLT 20, @12
	SUB @121, 109
	SUB 3, 100
	SUB 3, 100
	MOV -1, <-20
	SUB @121, 109
	SUB @121, 103
	SPL -207, @-160
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD #270, <2
	MOV -1, <-20
	SPL -207, @-120
	CMP -207, <-120
