 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: RAMROM                              Date: 12-12-2024,  8:46PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
27 /72  ( 37%) 75  /360  ( 21%) 51 /216 ( 24%)   25 /72  ( 35%) 25 /34  ( 74%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18       16/54       28/90       5/ 9
FB2           8/18       16/54       26/90       9/ 9*
FB3           1/18        4/54        4/90       6/ 9
FB4          11/18       15/54       17/90       5/ 7
             -----       -----       -----      -----    
             27/72       51/216      75/360     25/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   20          20    |  I/O              :    21      28
Output        :    4           4    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     25          25

** Power Data **

There are 27 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMROM.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'nCPUFREE' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'nUB_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'nCNTOE_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'nBUSCLR_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'MOSI'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RES1'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nCPLDCS'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nCPUFREE'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nPLD'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'nRST'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal               Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                 Pts   Inps          No.  Type    Use     Mode Rate State
nLB                  1     3     FB2_2   29   I/O     O       STD  FAST 
nDATEN               2     4     FB2_11  34   GTS/I/O O       STD  FAST 
nDATRDY              2     9     FB4_5   20   I/O     O       STD  FAST RESET
MISO                 4     4     FB4_11  22   I/O     O       STD  FAST RESET

** 23 Buried Nodes **

Signal               Total Total Loc     Pwr  Reg Init
Name                 Pts   Inps          Mode State
spi_out/dat_reg<8>   4     4     FB1_12  STD  RESET
spi_out/dat_reg<7>   4     4     FB1_13  STD  RESET
spi_out/dat_reg<6>   4     4     FB1_14  STD  RESET
spi_out/dat_reg<5>   4     4     FB1_15  STD  RESET
spi_out/dat_reg<4>   4     4     FB1_16  STD  RESET
spi_out/dat_reg<3>   4     4     FB1_17  STD  RESET
spi_out/dat_reg<2>   4     4     FB1_18  STD  RESET
spi_out/dat_reg<0>   3     3     FB2_13  STD  RESET
spi_out/dat_reg<1>   4     4     FB2_14  STD  RESET
spi_out/dat_reg<14>  4     4     FB2_15  STD  RESET
spi_out/dat_reg<13>  4     4     FB2_16  STD  RESET
spi_out/dat_reg<12>  4     4     FB2_17  STD  RESET
spi_out/dat_reg<11>  4     4     FB2_18  STD  RESET
spi_out/dat_reg<9>   4     4     FB3_18  STD  RESET
clk_divider<7>       1     7     FB4_9   STD  RESET
clk_divider<6>       1     6     FB4_10  STD  RESET
clk_divider<5>       1     5     FB4_12  STD  RESET
clk_divider<4>       1     4     FB4_13  STD  RESET
clk_divider<3>       1     3     FB4_14  STD  RESET
clk_divider<2>       1     2     FB4_15  STD  RESET
clk_divider<1>       1     1     FB4_16  STD  RESET
clk_divider<0>       0     0     FB4_17  STD  RESET
spi_out/dat_reg<10>  4     4     FB4_18  STD  RESET

** 21 Inputs **

Signal               Loc     Pin  Pin     Pin     
Name                         No.  Type    Use     
D<10>                FB1_5   40   I/O     I
D<0>                 FB1_6   41   I/O     I
CLK                  FB1_14  1    GCK/I/O GCK
D<1>                 FB1_15  2    I/O     I
D<2>                 FB1_17  3    I/O     I
D<11>                FB2_5   30   I/O     I
D<15>                FB2_6   31   I/O     I
D<14>                FB2_8   32   I/O     I
D<13>                FB2_9   33   GSR/I/O I
D<8>                 FB2_14  36   GTS/I/O I
D<12>                FB2_15  37   I/O     I
D<9>                 FB2_17  38   I/O     I
D<3>                 FB3_2   5    I/O     I
D<4>                 FB3_5   6    I/O     I
D<5>                 FB3_8   7    I/O     I
D<6>                 FB3_9   8    I/O     I
D<7>                 FB3_11  12   I/O     I
nRWREQ               FB3_16  18   I/O     I
SCK                  FB4_8   21   I/O     I
nMWR                 FB4_15  27   I/O     I
nMRD                 FB4_17  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     I
(unused)              0       0     0   5     FB1_6   41    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   42    I/O     
(unused)              0       0     0   5     FB1_9   43    GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
spi_out/dat_reg<8>    4       0     0   1     FB1_12        (b)     (b)
spi_out/dat_reg<7>    4       0     0   1     FB1_13        (b)     (b)
spi_out/dat_reg<6>    4       0     0   1     FB1_14  1     GCK/I/O GCK
spi_out/dat_reg<5>    4       0     0   1     FB1_15  2     I/O     I
spi_out/dat_reg<4>    4       0     0   1     FB1_16        (b)     (b)
spi_out/dat_reg<3>    4       0     0   1     FB1_17  3     I/O     I
spi_out/dat_reg<2>    4       0     0   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D<2>               7: D<8>                12: spi_out/dat_reg<3> 
  2: D<3>               8: SCK                 13: spi_out/dat_reg<4> 
  3: D<4>               9: nRWREQ              14: spi_out/dat_reg<5> 
  4: D<5>              10: spi_out/dat_reg<1>  15: spi_out/dat_reg<6> 
  5: D<6>              11: spi_out/dat_reg<2>  16: spi_out/dat_reg<7> 
  6: D<7>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
spi_out/dat_reg<8>   ......XXX......X........................ 4
spi_out/dat_reg<7>   .....X.XX.....X......................... 4
spi_out/dat_reg<6>   ....X..XX....X.......................... 4
spi_out/dat_reg<5>   ...X...XX...X........................... 4
spi_out/dat_reg<4>   ..X....XX..X............................ 4
spi_out/dat_reg<3>   .X.....XX.X............................. 4
spi_out/dat_reg<2>   X......XXX.............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
nLB                   1       0     0   4     FB2_2   29    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     I
(unused)              0       0     0   5     FB2_6   31    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     I
(unused)              0       0     0   5     FB2_9   33    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
nDATEN                2       0     0   3     FB2_11  34    GTS/I/O O
(unused)              0       0     0   5     FB2_12        (b)     
spi_out/dat_reg<0>    3       0     0   2     FB2_13        (b)     (b)
spi_out/dat_reg<1>    4       0     0   1     FB2_14  36    GTS/I/O I
spi_out/dat_reg<14>   4       0     0   1     FB2_15  37    I/O     I
spi_out/dat_reg<13>   4       0     0   1     FB2_16        (b)     (b)
spi_out/dat_reg<12>   4       0     0   1     FB2_17  38    I/O     I
spi_out/dat_reg<11>   4       0     0   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D<0>               7: D<1>              12: spi_out/dat_reg<0> 
  2: D<11>              8: SCK               13: spi_out/dat_reg<10> 
  3: D<12>              9: nMRD              14: spi_out/dat_reg<11> 
  4: D<13>             10: nMWR              15: spi_out/dat_reg<12> 
  5: D<14>             11: nRWREQ            16: spi_out/dat_reg<13> 
  6: D<15>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nLB                  ....XX...X.............................. 3
nDATEN               ....XX..XX.............................. 4
spi_out/dat_reg<0>   X......X..X............................. 3
spi_out/dat_reg<1>   ......XX..XX............................ 4
spi_out/dat_reg<14>  ....X..X..X....X........................ 4
spi_out/dat_reg<13>  ...X...X..X...X......................... 4
spi_out/dat_reg<12>  ..X....X..X..X.......................... 4
spi_out/dat_reg<11>  .X.....X..X.X........................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     I
(unused)              0       0     0   5     FB3_9   8     I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  13    I/O     
(unused)              0       0     0   5     FB3_15  14    I/O     
(unused)              0       0     0   5     FB3_16  18    I/O     I
(unused)              0       0     0   5     FB3_17  16    I/O     
spi_out/dat_reg<9>    4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D<9>               3: nRWREQ             4: spi_out/dat_reg<8> 
  2: SCK              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
spi_out/dat_reg<9>   XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
nDATRDY               2       0     0   3     FB4_5   20    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     I
clk_divider<7>        1       0     0   4     FB4_9         (b)     (b)
clk_divider<6>        1       0     0   4     FB4_10        (b)     (b)
MISO                  4       0     0   1     FB4_11  22    I/O     O
clk_divider<5>        1       0     0   4     FB4_12        (b)     (b)
clk_divider<4>        1       0     0   4     FB4_13        (b)     (b)
clk_divider<3>        1       0     0   4     FB4_14  23    I/O     (b)
clk_divider<2>        1       0     0   4     FB4_15  27    I/O     I
clk_divider<1>        1       0     0   4     FB4_16        (b)     (b)
clk_divider<0>        0       0     0   5     FB4_17  28    I/O     I
spi_out/dat_reg<10>   4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D<10>              6: clk_divider<2>    11: clk_divider<7> 
  2: D<15>              7: clk_divider<3>    12: nDATRDY 
  3: SCK                8: clk_divider<4>    13: nRWREQ 
  4: clk_divider<0>     9: clk_divider<5>    14: spi_out/dat_reg<14> 
  5: clk_divider<1>    10: clk_divider<6>    15: spi_out/dat_reg<9> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nDATRDY              ...XXXXXXXXX............................ 9
clk_divider<7>       ...XXXXXXX.............................. 7
clk_divider<6>       ...XXXXXX............................... 6
MISO                 .XX.........XX.......................... 4
clk_divider<5>       ...XXXXX................................ 5
clk_divider<4>       ...XXXX................................. 4
clk_divider<3>       ...XXX.................................. 3
clk_divider<2>       ...XX................................... 2
clk_divider<1>       ...X.................................... 1
clk_divider<0>       ........................................ 0
spi_out/dat_reg<10>  X.X.........X.X......................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_MISO: FDCPE port map (MISO,spi_out/dat_reg(14),NOT SCK,MISO_CLR,MISO_PRE);
MISO_CLR <= (NOT D(15) AND nRWREQ);
MISO_PRE <= (D(15) AND nRWREQ);

FTCPE_clk_divider0: FTCPE port map (clk_divider(0),'1',CLK,'0','0');

FTCPE_clk_divider1: FTCPE port map (clk_divider(1),clk_divider(0),CLK,'0','0');

FTCPE_clk_divider2: FTCPE port map (clk_divider(2),clk_divider_T(2),CLK,'0','0');
clk_divider_T(2) <= (clk_divider(0) AND clk_divider(1));

FTCPE_clk_divider3: FTCPE port map (clk_divider(3),clk_divider_T(3),CLK,'0','0');
clk_divider_T(3) <= (clk_divider(0) AND clk_divider(1) AND clk_divider(2));

FTCPE_clk_divider4: FTCPE port map (clk_divider(4),clk_divider_T(4),CLK,'0','0');
clk_divider_T(4) <= (clk_divider(0) AND clk_divider(1) AND clk_divider(2) AND 
	clk_divider(3));

FTCPE_clk_divider5: FTCPE port map (clk_divider(5),clk_divider_T(5),CLK,'0','0');
clk_divider_T(5) <= (clk_divider(0) AND clk_divider(1) AND clk_divider(2) AND 
	clk_divider(3) AND clk_divider(4));

FTCPE_clk_divider6: FTCPE port map (clk_divider(6),clk_divider_T(6),CLK,'0','0');
clk_divider_T(6) <= (clk_divider(0) AND clk_divider(1) AND clk_divider(2) AND 
	clk_divider(3) AND clk_divider(4) AND clk_divider(5));

FTCPE_clk_divider7: FTCPE port map (clk_divider(7),clk_divider_T(7),CLK,'0','0');
clk_divider_T(7) <= (clk_divider(0) AND clk_divider(1) AND clk_divider(2) AND 
	clk_divider(3) AND clk_divider(4) AND clk_divider(5) AND clk_divider(6));


nDATEN <= NOT (((NOT D(15) AND NOT nMRD)
	OR (NOT nMWR AND NOT D(15) AND NOT D(14))));

FTCPE_nDATRDY: FTCPE port map (nDATRDY,nDATRDY_T,CLK,'0','0');
nDATRDY_T <= ((nDATRDY AND clk_divider(0) AND NOT clk_divider(1) AND 
	NOT clk_divider(2) AND NOT clk_divider(3) AND NOT clk_divider(4) AND NOT clk_divider(5) AND 
	NOT clk_divider(6) AND NOT clk_divider(7))
	OR (NOT nDATRDY AND NOT clk_divider(0) AND clk_divider(1) AND 
	clk_divider(2) AND NOT clk_divider(3) AND NOT clk_divider(4) AND NOT clk_divider(5) AND 
	NOT clk_divider(6) AND NOT clk_divider(7)));


nLB <= NOT ((NOT nMWR AND NOT D(15) AND NOT D(14)));

FDCPE_spi_out/dat_reg0: FDCPE port map (spi_out/dat_reg(0),'0',NOT SCK,spi_out/dat_reg_CLR(0),spi_out/dat_reg_PRE(0));
spi_out/dat_reg_CLR(0) <= (nRWREQ AND NOT D(0));
spi_out/dat_reg_PRE(0) <= (nRWREQ AND D(0));

FDCPE_spi_out/dat_reg1: FDCPE port map (spi_out/dat_reg(1),spi_out/dat_reg(0),NOT SCK,spi_out/dat_reg_CLR(1),spi_out/dat_reg_PRE(1));
spi_out/dat_reg_CLR(1) <= (nRWREQ AND NOT D(1));
spi_out/dat_reg_PRE(1) <= (nRWREQ AND D(1));

FDCPE_spi_out/dat_reg2: FDCPE port map (spi_out/dat_reg(2),spi_out/dat_reg(1),NOT SCK,spi_out/dat_reg_CLR(2),spi_out/dat_reg_PRE(2));
spi_out/dat_reg_CLR(2) <= (nRWREQ AND NOT D(2));
spi_out/dat_reg_PRE(2) <= (nRWREQ AND D(2));

FDCPE_spi_out/dat_reg3: FDCPE port map (spi_out/dat_reg(3),spi_out/dat_reg(2),NOT SCK,spi_out/dat_reg_CLR(3),spi_out/dat_reg_PRE(3));
spi_out/dat_reg_CLR(3) <= (nRWREQ AND NOT D(3));
spi_out/dat_reg_PRE(3) <= (nRWREQ AND D(3));

FDCPE_spi_out/dat_reg4: FDCPE port map (spi_out/dat_reg(4),spi_out/dat_reg(3),NOT SCK,spi_out/dat_reg_CLR(4),spi_out/dat_reg_PRE(4));
spi_out/dat_reg_CLR(4) <= (nRWREQ AND NOT D(4));
spi_out/dat_reg_PRE(4) <= (nRWREQ AND D(4));

FDCPE_spi_out/dat_reg5: FDCPE port map (spi_out/dat_reg(5),spi_out/dat_reg(4),NOT SCK,spi_out/dat_reg_CLR(5),spi_out/dat_reg_PRE(5));
spi_out/dat_reg_CLR(5) <= (nRWREQ AND NOT D(5));
spi_out/dat_reg_PRE(5) <= (nRWREQ AND D(5));

FDCPE_spi_out/dat_reg6: FDCPE port map (spi_out/dat_reg(6),spi_out/dat_reg(5),NOT SCK,spi_out/dat_reg_CLR(6),spi_out/dat_reg_PRE(6));
spi_out/dat_reg_CLR(6) <= (nRWREQ AND NOT D(6));
spi_out/dat_reg_PRE(6) <= (nRWREQ AND D(6));

FDCPE_spi_out/dat_reg7: FDCPE port map (spi_out/dat_reg(7),spi_out/dat_reg(6),NOT SCK,spi_out/dat_reg_CLR(7),spi_out/dat_reg_PRE(7));
spi_out/dat_reg_CLR(7) <= (nRWREQ AND NOT D(7));
spi_out/dat_reg_PRE(7) <= (nRWREQ AND D(7));

FDCPE_spi_out/dat_reg8: FDCPE port map (spi_out/dat_reg(8),spi_out/dat_reg(7),NOT SCK,spi_out/dat_reg_CLR(8),spi_out/dat_reg_PRE(8));
spi_out/dat_reg_CLR(8) <= (nRWREQ AND NOT D(8));
spi_out/dat_reg_PRE(8) <= (nRWREQ AND D(8));

FDCPE_spi_out/dat_reg9: FDCPE port map (spi_out/dat_reg(9),spi_out/dat_reg(8),NOT SCK,spi_out/dat_reg_CLR(9),spi_out/dat_reg_PRE(9));
spi_out/dat_reg_CLR(9) <= (nRWREQ AND NOT D(9));
spi_out/dat_reg_PRE(9) <= (nRWREQ AND D(9));

FDCPE_spi_out/dat_reg10: FDCPE port map (spi_out/dat_reg(10),spi_out/dat_reg(9),NOT SCK,spi_out/dat_reg_CLR(10),spi_out/dat_reg_PRE(10));
spi_out/dat_reg_CLR(10) <= (nRWREQ AND NOT D(10));
spi_out/dat_reg_PRE(10) <= (nRWREQ AND D(10));

FDCPE_spi_out/dat_reg11: FDCPE port map (spi_out/dat_reg(11),spi_out/dat_reg(10),NOT SCK,spi_out/dat_reg_CLR(11),spi_out/dat_reg_PRE(11));
spi_out/dat_reg_CLR(11) <= (nRWREQ AND NOT D(11));
spi_out/dat_reg_PRE(11) <= (nRWREQ AND D(11));

FDCPE_spi_out/dat_reg12: FDCPE port map (spi_out/dat_reg(12),spi_out/dat_reg(11),NOT SCK,spi_out/dat_reg_CLR(12),spi_out/dat_reg_PRE(12));
spi_out/dat_reg_CLR(12) <= (nRWREQ AND NOT D(12));
spi_out/dat_reg_PRE(12) <= (nRWREQ AND D(12));

FDCPE_spi_out/dat_reg13: FDCPE port map (spi_out/dat_reg(13),spi_out/dat_reg(12),NOT SCK,spi_out/dat_reg_CLR(13),spi_out/dat_reg_PRE(13));
spi_out/dat_reg_CLR(13) <= (nRWREQ AND NOT D(13));
spi_out/dat_reg_PRE(13) <= (nRWREQ AND D(13));

FDCPE_spi_out/dat_reg14: FDCPE port map (spi_out/dat_reg(14),spi_out/dat_reg(13),NOT SCK,spi_out/dat_reg_CLR(14),spi_out/dat_reg_PRE(14));
spi_out/dat_reg_CLR(14) <= (NOT D(14) AND nRWREQ);
spi_out/dat_reg_PRE(14) <= (D(14) AND nRWREQ);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CLK                              23 KPR                           
  2 D<1>                             24 TDO                           
  3 D<2>                             25 GND                           
  4 GND                              26 VCC                           
  5 D<3>                             27 nMWR                          
  6 D<4>                             28 nMRD                          
  7 D<5>                             29 nLB                           
  8 D<6>                             30 D<11>                         
  9 TDI                              31 D<15>                         
 10 TMS                              32 D<14>                         
 11 TCK                              33 D<13>                         
 12 D<7>                             34 nDATEN                        
 13 KPR                              35 VCC                           
 14 KPR                              36 D<8>                          
 15 VCC                              37 D<12>                         
 16 KPR                              38 D<9>                          
 17 GND                              39 KPR                           
 18 nRWREQ                           40 D<10>                         
 19 KPR                              41 D<0>                          
 20 nDATRDY                          42 KPR                           
 21 SCK                              43 KPR                           
 22 MISO                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9572XL-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
