AArch64 VIS01-load
{
0:X1=x;
0:X3=phy_y;
0:X4=pte_x;
y=1;
}
P0         ;
LDR X2,[X1];
STR X3,[X4];
exists(0:X2=1)

(*
Any writes to the translation tables are not seen by any explicit memory access
generated by a load or store that occurs in program order before the
instruction that performs the write to the translation tables.
*)
