;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* PGA */
PGA_SC__BST EQU CYREG_SC3_BST
PGA_SC__CLK EQU CYREG_SC3_CLK
PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SC__CMPINV_MASK EQU 0x08
PGA_SC__CPTR EQU CYREG_SC_CPTR
PGA_SC__CPTR_MASK EQU 0x08
PGA_SC__CR0 EQU CYREG_SC3_CR0
PGA_SC__CR1 EQU CYREG_SC3_CR1
PGA_SC__CR2 EQU CYREG_SC3_CR2
PGA_SC__MSK EQU CYREG_SC_MSK
PGA_SC__MSK_MASK EQU 0x08
PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SC__PM_ACT_MSK EQU 0x08
PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SC__PM_STBY_MSK EQU 0x08
PGA_SC__SR EQU CYREG_SC_SR
PGA_SC__SR_MASK EQU 0x08
PGA_SC__SW0 EQU CYREG_SC3_SW0
PGA_SC__SW10 EQU CYREG_SC3_SW10
PGA_SC__SW2 EQU CYREG_SC3_SW2
PGA_SC__SW3 EQU CYREG_SC3_SW3
PGA_SC__SW4 EQU CYREG_SC3_SW4
PGA_SC__SW6 EQU CYREG_SC3_SW6
PGA_SC__SW7 EQU CYREG_SC3_SW7
PGA_SC__SW8 EQU CYREG_SC3_SW8
PGA_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SC__WRK1_MASK EQU 0x08

/* PWM */
PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_PWMHW__PM_ACT_MSK EQU 0x01
PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_PWMHW__PM_STBY_MSK EQU 0x01
PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Comp */
Comp_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_ctComp__CMP_MASK EQU 0x02
Comp_ctComp__CMP_NUMBER EQU 1
Comp_ctComp__CR EQU CYREG_CMP1_CR
Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_ctComp__LUT__MSK_MASK EQU 0x02
Comp_ctComp__LUT__MSK_SHIFT EQU 1
Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_ctComp__LUT__SR_MASK EQU 0x02
Comp_ctComp__LUT__SR_SHIFT EQU 1
Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_ctComp__PM_ACT_MSK EQU 0x02
Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_ctComp__PM_STBY_MSK EQU 0x02
Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_ctComp__WRK EQU CYREG_CMP_WRK
Comp_ctComp__WRK_MASK EQU 0x02
Comp_ctComp__WRK_SHIFT EQU 1

/* P3_7 */
P3_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P3_7__0__MASK EQU 0x80
P3_7__0__PC EQU CYREG_PRT3_PC7
P3_7__0__PORT EQU 3
P3_7__0__SHIFT EQU 7
P3_7__AG EQU CYREG_PRT3_AG
P3_7__AMUX EQU CYREG_PRT3_AMUX
P3_7__BIE EQU CYREG_PRT3_BIE
P3_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_7__BYP EQU CYREG_PRT3_BYP
P3_7__CTL EQU CYREG_PRT3_CTL
P3_7__DM0 EQU CYREG_PRT3_DM0
P3_7__DM1 EQU CYREG_PRT3_DM1
P3_7__DM2 EQU CYREG_PRT3_DM2
P3_7__DR EQU CYREG_PRT3_DR
P3_7__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_7__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_7__MASK EQU 0x80
P3_7__PORT EQU 3
P3_7__PRT EQU CYREG_PRT3_PRT
P3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_7__PS EQU CYREG_PRT3_PS
P3_7__SHIFT EQU 7
P3_7__SLW EQU CYREG_PRT3_SLW

/* VDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_viDAC8__D EQU CYREG_DAC0_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_viDAC8__TST EQU CYREG_DAC0_TST

/* Pin1_4 */
Pin1_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin1_4__0__MASK EQU 0x10
Pin1_4__0__PC EQU CYREG_PRT1_PC4
Pin1_4__0__PORT EQU 1
Pin1_4__0__SHIFT EQU 4
Pin1_4__AG EQU CYREG_PRT1_AG
Pin1_4__AMUX EQU CYREG_PRT1_AMUX
Pin1_4__BIE EQU CYREG_PRT1_BIE
Pin1_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin1_4__BYP EQU CYREG_PRT1_BYP
Pin1_4__CTL EQU CYREG_PRT1_CTL
Pin1_4__DM0 EQU CYREG_PRT1_DM0
Pin1_4__DM1 EQU CYREG_PRT1_DM1
Pin1_4__DM2 EQU CYREG_PRT1_DM2
Pin1_4__DR EQU CYREG_PRT1_DR
Pin1_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin1_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin1_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin1_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin1_4__MASK EQU 0x10
Pin1_4__PORT EQU 1
Pin1_4__PRT EQU CYREG_PRT1_PRT
Pin1_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin1_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin1_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin1_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin1_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin1_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin1_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin1_4__PS EQU CYREG_PRT1_PS
Pin1_4__SHIFT EQU 4
Pin1_4__SLW EQU CYREG_PRT1_SLW

/* Pin2_7 */
Pin2_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin2_7__0__MASK EQU 0x80
Pin2_7__0__PC EQU CYREG_PRT2_PC7
Pin2_7__0__PORT EQU 2
Pin2_7__0__SHIFT EQU 7
Pin2_7__AG EQU CYREG_PRT2_AG
Pin2_7__AMUX EQU CYREG_PRT2_AMUX
Pin2_7__BIE EQU CYREG_PRT2_BIE
Pin2_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin2_7__BYP EQU CYREG_PRT2_BYP
Pin2_7__CTL EQU CYREG_PRT2_CTL
Pin2_7__DM0 EQU CYREG_PRT2_DM0
Pin2_7__DM1 EQU CYREG_PRT2_DM1
Pin2_7__DM2 EQU CYREG_PRT2_DM2
Pin2_7__DR EQU CYREG_PRT2_DR
Pin2_7__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin2_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin2_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin2_7__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin2_7__MASK EQU 0x80
Pin2_7__PORT EQU 2
Pin2_7__PRT EQU CYREG_PRT2_PRT
Pin2_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin2_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin2_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin2_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin2_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin2_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin2_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin2_7__PS EQU CYREG_PRT2_PS
Pin2_7__SHIFT EQU 7
Pin2_7__SLW EQU CYREG_PRT2_SLW

/* Pin3_0 */
Pin3_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin3_0__0__MASK EQU 0x01
Pin3_0__0__PC EQU CYREG_PRT3_PC0
Pin3_0__0__PORT EQU 3
Pin3_0__0__SHIFT EQU 0
Pin3_0__AG EQU CYREG_PRT3_AG
Pin3_0__AMUX EQU CYREG_PRT3_AMUX
Pin3_0__BIE EQU CYREG_PRT3_BIE
Pin3_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin3_0__BYP EQU CYREG_PRT3_BYP
Pin3_0__CTL EQU CYREG_PRT3_CTL
Pin3_0__DM0 EQU CYREG_PRT3_DM0
Pin3_0__DM1 EQU CYREG_PRT3_DM1
Pin3_0__DM2 EQU CYREG_PRT3_DM2
Pin3_0__DR EQU CYREG_PRT3_DR
Pin3_0__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin3_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin3_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin3_0__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin3_0__MASK EQU 0x01
Pin3_0__PORT EQU 3
Pin3_0__PRT EQU CYREG_PRT3_PRT
Pin3_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin3_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin3_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin3_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin3_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin3_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin3_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin3_0__PS EQU CYREG_PRT3_PS
Pin3_0__SHIFT EQU 0
Pin3_0__SLW EQU CYREG_PRT3_SLW

/* Pin3_1 */
Pin3_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin3_1__0__MASK EQU 0x02
Pin3_1__0__PC EQU CYREG_PRT3_PC1
Pin3_1__0__PORT EQU 3
Pin3_1__0__SHIFT EQU 1
Pin3_1__AG EQU CYREG_PRT3_AG
Pin3_1__AMUX EQU CYREG_PRT3_AMUX
Pin3_1__BIE EQU CYREG_PRT3_BIE
Pin3_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin3_1__BYP EQU CYREG_PRT3_BYP
Pin3_1__CTL EQU CYREG_PRT3_CTL
Pin3_1__DM0 EQU CYREG_PRT3_DM0
Pin3_1__DM1 EQU CYREG_PRT3_DM1
Pin3_1__DM2 EQU CYREG_PRT3_DM2
Pin3_1__DR EQU CYREG_PRT3_DR
Pin3_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin3_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin3_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin3_1__MASK EQU 0x02
Pin3_1__PORT EQU 3
Pin3_1__PRT EQU CYREG_PRT3_PRT
Pin3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin3_1__PS EQU CYREG_PRT3_PS
Pin3_1__SHIFT EQU 1
Pin3_1__SLW EQU CYREG_PRT3_SLW

/* Pin3_5 */
Pin3_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin3_5__0__MASK EQU 0x20
Pin3_5__0__PC EQU CYREG_PRT3_PC5
Pin3_5__0__PORT EQU 3
Pin3_5__0__SHIFT EQU 5
Pin3_5__AG EQU CYREG_PRT3_AG
Pin3_5__AMUX EQU CYREG_PRT3_AMUX
Pin3_5__BIE EQU CYREG_PRT3_BIE
Pin3_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin3_5__BYP EQU CYREG_PRT3_BYP
Pin3_5__CTL EQU CYREG_PRT3_CTL
Pin3_5__DM0 EQU CYREG_PRT3_DM0
Pin3_5__DM1 EQU CYREG_PRT3_DM1
Pin3_5__DM2 EQU CYREG_PRT3_DM2
Pin3_5__DR EQU CYREG_PRT3_DR
Pin3_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin3_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin3_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin3_5__MASK EQU 0x20
Pin3_5__PORT EQU 3
Pin3_5__PRT EQU CYREG_PRT3_PRT
Pin3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin3_5__PS EQU CYREG_PRT3_PS
Pin3_5__SHIFT EQU 5
Pin3_5__SLW EQU CYREG_PRT3_SLW

/* Pin5_1 */
Pin5_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Pin5_1__0__MASK EQU 0x02
Pin5_1__0__PC EQU CYREG_PRT5_PC1
Pin5_1__0__PORT EQU 5
Pin5_1__0__SHIFT EQU 1
Pin5_1__AG EQU CYREG_PRT5_AG
Pin5_1__AMUX EQU CYREG_PRT5_AMUX
Pin5_1__BIE EQU CYREG_PRT5_BIE
Pin5_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin5_1__BYP EQU CYREG_PRT5_BYP
Pin5_1__CTL EQU CYREG_PRT5_CTL
Pin5_1__DM0 EQU CYREG_PRT5_DM0
Pin5_1__DM1 EQU CYREG_PRT5_DM1
Pin5_1__DM2 EQU CYREG_PRT5_DM2
Pin5_1__DR EQU CYREG_PRT5_DR
Pin5_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin5_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin5_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin5_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin5_1__MASK EQU 0x02
Pin5_1__PORT EQU 5
Pin5_1__PRT EQU CYREG_PRT5_PRT
Pin5_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin5_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin5_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin5_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin5_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin5_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin5_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin5_1__PS EQU CYREG_PRT5_PS
Pin5_1__SHIFT EQU 1
Pin5_1__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* Pin12_5 */
Pin12_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin12_5__0__MASK EQU 0x20
Pin12_5__0__PC EQU CYREG_PRT12_PC5
Pin12_5__0__PORT EQU 12
Pin12_5__0__SHIFT EQU 5
Pin12_5__AG EQU CYREG_PRT12_AG
Pin12_5__BIE EQU CYREG_PRT12_BIE
Pin12_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin12_5__BYP EQU CYREG_PRT12_BYP
Pin12_5__DM0 EQU CYREG_PRT12_DM0
Pin12_5__DM1 EQU CYREG_PRT12_DM1
Pin12_5__DM2 EQU CYREG_PRT12_DM2
Pin12_5__DR EQU CYREG_PRT12_DR
Pin12_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin12_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin12_5__MASK EQU 0x20
Pin12_5__PORT EQU 12
Pin12_5__PRT EQU CYREG_PRT12_PRT
Pin12_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin12_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin12_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin12_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin12_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin12_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin12_5__PS EQU CYREG_PRT12_PS
Pin12_5__SHIFT EQU 5
Pin12_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin12_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin12_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin12_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin12_5__SLW EQU CYREG_PRT12_SLW

/* Pin12_6 */
Pin12_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin12_6__0__MASK EQU 0x40
Pin12_6__0__PC EQU CYREG_PRT12_PC6
Pin12_6__0__PORT EQU 12
Pin12_6__0__SHIFT EQU 6
Pin12_6__AG EQU CYREG_PRT12_AG
Pin12_6__BIE EQU CYREG_PRT12_BIE
Pin12_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin12_6__BYP EQU CYREG_PRT12_BYP
Pin12_6__DM0 EQU CYREG_PRT12_DM0
Pin12_6__DM1 EQU CYREG_PRT12_DM1
Pin12_6__DM2 EQU CYREG_PRT12_DM2
Pin12_6__DR EQU CYREG_PRT12_DR
Pin12_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin12_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin12_6__MASK EQU 0x40
Pin12_6__PORT EQU 12
Pin12_6__PRT EQU CYREG_PRT12_PRT
Pin12_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin12_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin12_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin12_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin12_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin12_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin12_6__PS EQU CYREG_PRT12_PS
Pin12_6__SHIFT EQU 6
Pin12_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin12_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin12_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin12_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin12_6__SLW EQU CYREG_PRT12_SLW

/* Sample_Hold */
Sample_Hold_SC__BST EQU CYREG_SC2_BST
Sample_Hold_SC__CLK EQU CYREG_SC2_CLK
Sample_Hold_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_SC__CMPINV_MASK EQU 0x04
Sample_Hold_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_SC__CPTR_MASK EQU 0x04
Sample_Hold_SC__CR0 EQU CYREG_SC2_CR0
Sample_Hold_SC__CR1 EQU CYREG_SC2_CR1
Sample_Hold_SC__CR2 EQU CYREG_SC2_CR2
Sample_Hold_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_SC__MSK_MASK EQU 0x04
Sample_Hold_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_SC__PM_ACT_MSK EQU 0x04
Sample_Hold_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_SC__PM_STBY_MSK EQU 0x04
Sample_Hold_SC__SR EQU CYREG_SC_SR
Sample_Hold_SC__SR_MASK EQU 0x04
Sample_Hold_SC__SW0 EQU CYREG_SC2_SW0
Sample_Hold_SC__SW10 EQU CYREG_SC2_SW10
Sample_Hold_SC__SW2 EQU CYREG_SC2_SW2
Sample_Hold_SC__SW3 EQU CYREG_SC2_SW3
Sample_Hold_SC__SW4 EQU CYREG_SC2_SW4
Sample_Hold_SC__SW6 EQU CYREG_SC2_SW6
Sample_Hold_SC__SW7 EQU CYREG_SC2_SW7
Sample_Hold_SC__SW8 EQU CYREG_SC2_SW8
Sample_Hold_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_SC__WRK1_MASK EQU 0x04

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
