
# ğŸ’« About Me:

ğŸ‘‹ Hi, I'm Dhinesh!<br><br>
ğŸš€ Electronics & Communication Engineering Student | ğŸ’» Embedded Systems, VLSI & Full-Stack Developer <br>
ğŸ“ 3rd Year @ Saveetha Engineering College <br>
ğŸ§  Passionate about crafting smart solutions at the intersection of hardware and software â€“ from digital circuits to AI-powered web systems.<br><br>

ğŸ”§ What I do:<br>
ğŸ’¡ VLSI design & Verilog-based digital systems <br>
ğŸ”Œ Embedded systems & circuit design <br>
ğŸ§  AI projects: voice assistants, emotion detection, sign language converters <br>
ğŸŒ Full-stack web development (MERN, Flask, HTML/CSS/JS) <br>
ğŸ§¾ Portable billing software using Python (Tkinter + SQLite) <br>
ğŸ Automation & database-driven applications <br><br>

ğŸ† Achievements:<br>
ğŸ¥‡ Winner @ Kalasalingam University (TechForge '24 - â‚¹5000 prize)<br>
ğŸ§  Finalist & cash prize @ Brain Busters, St. Josephâ€™s Engineering College<br>
âš¡ Organizer @ Circuit Circus, Drestein Symposium<br>
ğŸ§ª Participant @ IIT Madras Analog Circuit Design Challenge<br><br>

ğŸ› ï¸ Current Projects:<br>
ğŸ”„ SympoHub â€“ All-in-one symposium portal (React + MongoDB)<br>
ğŸ¾ StrayConnect â€“ Stray dog adoption & feeding platform<br>
ğŸ”§ Digital Door Lock using Verilog (FPGA-based security system)<br>
ğŸ§¾ Offline Billing Software â€“ Python-based portable billing system<br>
ğŸ§  Real-time AI Sign-to-Speech Converter â€“ Gesture to voice <br><br>

ğŸ’¼ Founder of **Zelabria** <br>
Tech startup focused on innovative solutions for real-world challenges <br>
ğŸŒ Live at: **zelabria.com**<br><br>

ğŸŒ± Currently Learning:<br>
ğŸ”¸ Advanced Verilog & VLSI flow (RTL to GDSII)<br>
ğŸ”¸ FPGA implementation using Vivado & Quartus<br>
ğŸ”¸ Cloud deployment (AWS, Vercel, Netlify)<br>
ğŸ”¸ UI/UX enhancement with React & AR integrations<br><br>

---

## ğŸŒ Socials:

[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram\&logoColor=white)](https://instagram.com/dhin.x_.x)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin\&logoColor=white)](https://linkedin.com/in/dhinesh-s-55820a2a1)
[![Email](https://img.shields.io/badge/Email-D14836?logo=gmail\&logoColor=white)](mailto:s.dhineshpandiyan@gmail.com)

---

## ğŸ’» Tech Stack:


âœ” Verilog, VHDL (Added VLSI focus)
âœ” Python, C, Java, JavaScript
âœ” React, Node.js, Flask, Django
âœ” MongoDB, MySQL, SQLite
âœ” Verilog Simulation tools (CADence, Vivado)
âœ” Docker, Netlify, Vercel
âœ” OpenCV, TensorFlow, PyTorch
âœ” Git, GitHub, AWS, Firebase

---

## ğŸ“Š GitHub Stats:

![](https://github-readme-stats.vercel.app/api?username=dhinesh250517\&theme=dark\&hide_border=false\&include_all_commits=false\&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=dhinesh250517\&theme=dark\&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=dhinesh250517\&theme=dark\&hide_border=false\&include_all_commits=false\&count_private=false\&layout=compact)

---

## ğŸ† GitHub Trophies

![](https://github-profile-trophy.vercel.app/?username=dhinesh250517\&theme=radical\&no-frame=true\&no-bg=false\&margin-w=4)

---

### âœï¸ Random Dev Quote

![](https://quotes-github-readme.vercel.app/api?type=horizontal\&theme=gruvbox)

---

### ğŸ” Top Contributed Repo

![](https://github-contributor-stats.vercel.app/api?username=dhinesh250517\&limit=5\&theme=dark\&combine_all_yearly_contributions=true)

---

[![](https://visitcount.itsvg.in/api?id=dhinesh250517\&icon=9\&color=11)](https://visitcount.itsvg.in)


