
Discarded input sections

 .heap          0x0000000000000000       0x80 asembli.out
 .stack         0x0000000000000000       0x80 asembli.out

Memory Configuration

Name             Origin             Length             Attributes
ROM              0x0000000000000000 0x0000000000000400 xrw
RAM              0x0000000000000100 0x0000000000000100 xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

Address of section .text set to 0x0
                0x0000000000000080                __heap_size = 0x80
                0x0000000000000080                __stack_size = 0x80

.text           0x0000000000000000       0x34
 *(.boot)
 *(.text)
 .text          0x0000000000000000       0x34 asembli.out
                0x0000000000000000                _main
 *(.text)
 *(.rodata*)

.data
 *(.sbss)
 *(.data)
 *(.bss)
 *(.rela*)
 *(COMMON)

.heap           0x0000000000000100       0x80
                0x0000000000000100                . = ALIGN (0x4)
                [!provide]                        PROVIDE (end = .)
                0x0000000000000100                _sheap = .
                0x0000000000000180                . = (. + __heap_size)
 *fill*         0x0000000000000100       0x80 
                0x0000000000000180                . = ALIGN (0x4)
                0x0000000000000180                _eheap = .

.stack          0x0000000000000180       0x80
                0x0000000000000180                . = ALIGN (0x4)
                0x0000000000000180                _estack = .
                0x0000000000000200                . = (. + __stack_size)
 *fill*         0x0000000000000180       0x80 
                0x0000000000000200                . = ALIGN (0x4)
                0x0000000000000200                _sstack = .
LOAD asembli.out
OUTPUT(asembli.elf elf32-littleriscv)

.riscv.attributes
                0x0000000000000000       0x1a
 .riscv.attributes
                0x0000000000000000       0x1a asembli.out
