module NOME(
	input a, b[2]
	input c 
	output x, y
);
assign x = c OR (a AND b)
assign y = NOT c
endmodule

module NOME_CIRCUITO_COMB2(
clk
	input e, d
	output c
	input m
);

assign c= e NAND (NOT d)
endmodule