Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:34:56
gem5 executing on mnemosyne.ecn.purdue.edu, pid 14789
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12f7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1300ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1308ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1311ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f131aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12a3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12acef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12b6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12bfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12c7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12d1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f12d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1263ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f126bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1274ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f127eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1287ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1290ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1298ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1223ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f122bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1235ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f123def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1248ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1250ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1259ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11e2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11eaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11f4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11fdef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1207ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1210ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f121aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11a2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11abef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11b4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11c6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11d8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11e0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f116aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1172ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f117def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1186ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f118fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1198ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f11a1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f112cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1134ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f113eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1146ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f114fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1158ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1161ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f10ebef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f10f4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f10feef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1106ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f110fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1117ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f1120ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f10a9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fa9f10b2ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10bbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10c3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10cd0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10cdb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10d55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10df048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10dfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1067518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1067f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10709e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1079470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1079eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1081940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f108b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f108be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1094898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f109c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f109cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10267f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f102f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f102fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1039748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10421d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1042c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f104a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1054128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1054b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f105c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fe5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fe5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fef550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0feff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0ff7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f10014a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1001ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f100a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1011400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f1011e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f101b8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fa4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fa4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fad828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fb82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fb8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fbf780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fc9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fc9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fd16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fda160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0fdaba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f63630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f6b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f6bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f74588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f74fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f7ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f864e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f86f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f909b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f9a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f9ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f22908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f2b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fa9f0f2bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f33748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f33978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f33ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f33dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f3ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f49f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f55198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f553c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f555f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f55828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f55a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f55c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f55eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f61128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f61358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f61588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f617b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f619e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fa9f0f61c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fa9f0ec55f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fa9f0ec5c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_raytrace
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/raytrace/cpt.654040285469000
Real time: 195.50s
Total real time: 195.50s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/raytrace/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040285469000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286073811.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 654040286073811 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040286073811  simulated seconds
Real time: 0.70s
Total real time: 196.19s
Dumping and resetting stats...
Switched CPUS @ tick 654040286073811
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 654040286074600.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 654040292013929 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  654.040292013929  simulated seconds
Real time: 3.23s
Total real time: 205.77s
Dumping and resetting stats...
Done with simulation! Completely exiting...
