[09/27 16:13:10] [INFO   ] [NOTICE] Simulator starts to run
 
[09/27 16:13:10] [INFO   ] [NOTICE] Simulator is not turned on, push the IPL button
 
[09/27 16:13:11] [INFO   ] [NOTICE] Simulator is turned on
 
[09/27 16:13:12] [INFO   ] [LOAD] Boot Program
LDA 1, 0, 31
STR 1, 0, 20
LDR 2, 0, 20
LDX 1, 20
STX 1, 31
LDR 3,0,20[,I]
STR 2,0,10[,I]
PC = 8
Simulator Initialized

 
[09/27 16:22:42] [INFO   ] [NOTICE] Simulator is turned on
 
[09/27 16:22:42] [INFO   ] [LOAD] Boot Program
LDA 1, 0, 31
STR 1, 0, 20
LDR 2, 0, 20
LDX 1, 20
STX 1, 31
LDR 3,0,20[,I]
STR 2,0,10[,I]
PC = 8
Simulator Initialized

 
[09/27 16:23:16] [INFO   ] [NOTICE] Simulator starts to run
 
[09/27 16:23:16] [WARNING] Parameter must be number : LDR 3,0,20,0
 
[09/27 16:23:16] [WARNING] Parameter must be number : LDR 3,0,20,0
Failed to parse user program : LDR 3,0,20,0 
[09/27 16:23:16] [INFO   ] [WARNING] Input instruction is not valid
 
[09/27 16:23:16] [INFO   ] Parameter must be number : LDR 3,0,20,0
Failed to parse user program : LDR 3,0,20,0
 
[09/27 16:23:28] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/27 16:23:28] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/27 16:23:33] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/27 16:23:33] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/27 16:23:38] [INFO   ] [NOTICE] Simulator starts to run
 
[09/27 16:23:38] [WARNING] No more instruction 
[09/27 16:23:38] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20[,I]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10[,I]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:33:48] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:33:48] [INFO   ] [NOTICE] Simulator is not turned on, push the IPL button
 
[09/28 11:33:50] [INFO   ] [NOTICE] Simulator is turned on
 
[09/28 11:33:50] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized

 
[09/28 11:33:52] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:33:52] [WARNING] No more instruction 
[09/28 11:33:52] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:34:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:15] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:16] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:17] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:17] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:18] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:18] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:18] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:19] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:19] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:19] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:19] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:20] [INFO   ] [EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:20] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:20] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:20] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:20] [INFO   ] [EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:21] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:22] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:22] [INFO   ] [EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:22] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:22] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:22] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:34:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:23] [INFO   ] [EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

 
[09/28 11:34:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:23] [WARNING] No more instruction 
[09/28 11:34:23] [INFO   ] [TERMINATED] End of instruction

 
[09/28 11:34:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:23] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:23] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:24] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:24] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:24] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:25] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:25] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:34:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:34:25] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:34:26] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:34:26] [WARNING] No more instruction 
[09/28 11:34:26] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:34:28] [INFO   ] [NOTICE] Loaded register from user input

 
[09/28 11:34:36] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:34:36] [WARNING] No more instruction 
[09/28 11:34:36] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:40:05] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:40:05] [INFO   ] [NOTICE] Simulator is not turned on, push the IPL button
 
[09/28 11:40:06] [INFO   ] [NOTICE] Simulator is turned on
 
[09/28 11:40:06] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized

 
[09/28 11:40:08] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:40:08] [WARNING] No more instruction 
[09/28 11:40:08] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:40:12] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:12] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:13] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:13] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:14] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:14] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:15] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:15] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:16] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:16] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:17] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:17] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:17] [INFO   ] [EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:17] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:17] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [INFO   ] [EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [WARNING] No more instruction 
[09/28 11:40:18] [INFO   ] [TERMINATED] End of instruction

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:18] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:19] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:19] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:20] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:21] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:22] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:22] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:22] [INFO   ] [EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:22] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:22] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:23] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:23] [INFO   ] [EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:23] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:23] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:23] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:23] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:40:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:24] [INFO   ] [EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

 
[09/28 11:40:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:24] [WARNING] No more instruction 
[09/28 11:40:24] [INFO   ] [TERMINATED] End of instruction

 
[09/28 11:40:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:24] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:24] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:24] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:25] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:25] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:25] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:25] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:25] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:40:26] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:26] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:26] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:26] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:26] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:26] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:26] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:26] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:26] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:26] [INFO   ] [EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:27] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:27] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:27] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:27] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:27] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:27] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:27] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:27] [INFO   ] [EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:27] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:27] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:28] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:28] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:28] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:40:28] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:40:31] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:40:31] [WARNING] No more instruction 
[09/28 11:40:31] [INFO   ] [EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:40:33] [INFO   ] [NOTICE] Loaded register from user input

 
[09/28 11:40:38] [INFO   ] [NOTICE] Loaded register from user input

 
[09/28 11:40:38] [INFO   ] [NOTICE] Loaded register from user input

 
[09/28 11:40:40] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:40:40] [WARNING] No more instruction 
[09/28 11:40:40] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:40:47] [INFO   ] [NOTICE] Loaded register from user input
R2 = 33

 
[09/28 11:40:50] [INFO   ] [NOTICE] Simulator starts to run
 
[09/28 11:40:50] [WARNING] No more instruction 
[09/28 11:40:50] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

[EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

[EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

[EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

[TERMINATED] End of instruction


 
[09/28 11:41:04] [INFO   ] [NOTICE] Loaded register from user input
R3 = 36

 
[09/28 11:41:07] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:07] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:11] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:11] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:12] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:12] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:13] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:13] [INFO   ] [EXECUTE] LDA 1,0,31
[IR] 00001101 00011111 
[OPCODE] 3 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:17] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:17] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:18] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:18] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:19] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:19] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
[09/28 11:41:20] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:20] [INFO   ] [EXECUTE] STR 1,0,20
[IR] 00001001 00010100 
[OPCODE] 2 [GPR] 1 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:21] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:21] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:22] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:22] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:24] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:24] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:24] [INFO   ] [EXECUTE] LDR 2,0,20
[IR] 00000110 00010100 
[OPCODE] 1 [GPR] 2 [XR] 0 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:28] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:28] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:29] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:29] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:30] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:30] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:31] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:31] [INFO   ] [EXECUTE] LDX 1,20
[IR] 10000100 01010100 
[OPCODE] 33 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:32] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:32] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:32] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:32] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:35] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:35] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)

 
[09/28 11:41:36] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:36] [INFO   ] [EXECUTE] STX 1,31
[IR] 10001000 01011111 
[OPCODE] 34 [GPR] 0 [XR] 1 [FLAG] 0 [ADDR] 31
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:36] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:36] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:36] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:36] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:37] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:37] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:37] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:37] [INFO   ] [EXECUTE] LDR 3,0,20,I
[IR] 00000111 00110100 
[OPCODE] 1 [GPR] 3 [XR] 0 [FLAG] 1 [ADDR] 20
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:37] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:37] [INFO   ] [FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:37] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:37] [INFO   ] [FETCH] MBR <- MEM[MAR]
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:39] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:39] [INFO   ] [FETCH] IR <- MBR
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)

 
[09/28 11:41:39] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:39] [INFO   ] [EXECUTE] STR 2,0,10,I
[IR] 00001010 00101010 
[OPCODE] 2 [GPR] 2 [XR] 0 [FLAG] 1 [ADDR] 10
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)
Memory [020]  00000000 00011111  (31)
Memory [031]  00000000 00011111  (31)
Memory [1556]  00000000 00011111  (31)

 
[09/28 11:41:39] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:39] [WARNING] No more instruction 
[09/28 11:41:39] [INFO   ] [TERMINATED] End of instruction

 
[09/28 11:41:39] [INFO   ] [NOTICE] Simulator perform singlestep
 
[09/28 11:41:39] [INFO   ] [LOAD] Boot Program
LDA 1,0,31
STR 1,0,20
LDR 2,0,20
LDX 1,20
STX 1,31
LDR 3,0,20,I
STR 2,0,10,I
PC = 8
Simulator Initialized
[FETCH] MAR <- PC
Memory [008]  00001101 00011111  (3359)
Memory [009]  00001001 00010100  (2324)
Memory [010]  00000110 00010100  (1556)
Memory [011]  10000100 01010100  (33876)
Memory [012]  10001000 01011111  (34911)
Memory [013]  00000111 00110100  (1844)
Memory [014]  00001010 00101010  (2602)

 
