==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.673 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_bckwd/main.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.04 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.88 seconds; current allocated memory: 156.775 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_bckwd(float volatile*, float volatile*, float volatile*, int, int)' (activation_bckwd/main.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_bckwd(float volatile*, float volatile*, float volatile*, int, int)' (activation_bckwd/main.cpp:6:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'activation_bckwd(float volatile*, float volatile*, float volatile*, int, int)' (activation_bckwd/main.cpp:6:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.64 seconds; current allocated memory: 158.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.747 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 160.032 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 159.247 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'activation_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'activation_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (activation_bckwd/main.cpp:31) in function 'activation_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (activation_bckwd/main.cpp:46) in function 'activation_bckwd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'activation_bckwd' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_31_1' (activation_bckwd/main.cpp:31) in function 'activation_bckwd' partially with a factor of 5.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_46_2' (activation_bckwd/main.cpp:46) in function 'activation_bckwd' partially with a factor of 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_bckwd/main.cpp:31:31) to (activation_bckwd/main.cpp:31:23) in function 'activation_bckwd'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_bckwd/main.cpp:33:5) to (activation_bckwd/main.cpp:31:23) in function 'activation_bckwd'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_bckwd/main.cpp:33:5) to (activation_bckwd/main.cpp:31:23) in function 'activation_bckwd'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_bckwd/main.cpp:33:5) to (activation_bckwd/main.cpp:31:23) in function 'activation_bckwd'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_bckwd/main.cpp:33:5) in function 'activation_bckwd'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 180.033 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-1' in function 'activation_bckwd'.
INFO: [HLS 200-472] Inferring partial write operation for 'dy_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'x_t' 
INFO: [HLS 200-472] Inferring partial write operation for 'dx_t' (activation_bckwd/main.cpp:48:10)
INFO: [HLS 200-472] Inferring partial write operation for 'dx_t' (activation_bckwd/main.cpp:34:16)
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 127 for loop 'Loop-4' in function 'activation_bckwd'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 173.663 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_bckwd' ...
WARNING: [SYN 201-107] Renaming port name 'activation_bckwd/type' to 'activation_bckwd/type_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_bckwd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'dy_t'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'x_t'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dx_t_addr_7_write_ln48', activation_bckwd/main.cpp:48) of variable 'dy_t_load_2', activation_bckwd/main.cpp:48 on array 'dx_t', activation_bckwd/main.cpp:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dx_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dx_t_addr_9_write_ln34', activation_bckwd/main.cpp:34) of variable 'select_ln33_2', activation_bckwd/main.cpp:33 on array 'dx_t', activation_bckwd/main.cpp:21 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dx_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 7, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 174.690 MB.
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
