Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/lud-rodinia-3.1/_s_256__v/QV100-PTX-10M_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/lud-rodinia-3.1/_s_256__v/QV100-PTX-10M_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/lud-rodinia-3.1 -s 256 -v


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # F2c45184f70b434d6e00fa379c2aa27a4  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
Extracting PTX file and ptxas options    1: lud-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: lud-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: lud-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: lud-rodinia-3.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: lud-rodinia-3.5.sm_62.ptx -arch=sm_62
requency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                  10000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
Extracting specific PTX file named lud-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.5.sm_62.ptx 
Extracting specific PTX file namExtracting PTX file and ptxas options    6: lud-rodinia-3.6.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    7: lud-rodinia-3.7.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    8: lud-rodinia-3.8.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    9: lud-rodinia-3.9.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options   10: lud-rodinia-3.10.sm_62.ptx -arch=sm_62
ed lud-rodinia-3.6.sm_30.ptx 
Extracting specific PTX file named lud-rodinia-3.7.sm_35.ptx 
Extracting specific PTX file named lud-rodinia-3.8.sm_50.ptx 
Extracting specific PTX file named lud-rodinia-3.9.sm_60.ptx 
Extracting specific PTX file named lud-rodinia-3.10.sm_62.ptx 
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401e90, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z12lud_diagonalPfii$__cuda_local_var_16021_33_non_const_shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16062_33_non_const_dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16063_33_non_const_peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16064_33_non_const_peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_16140_33_non_const_peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_16141_33_non_const_peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_diagonalPfii$__cuda_local_var_16601_33_non_const_shadow" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16642_33_non_const_dia" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16643_33_non_const_peri_row" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_16644_33_non_const_peri_col" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_16720_33_non_const_peri_row" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_16721_33_non_const_peri_col" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning _Z12lud_diagonalPfii$__cuda_local_var_16601_33_non_const_shadow was declared previous at lud-rodinia-3.7.sm_35.ptx:32 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning _Z13lud_perimeterPfii$__cuda_local_var_16642_33_non_const_dia was declared previous at lud-rodinia-3.7.sm_35.ptx:256 skipping new declaration
GPGPU-Sim PTX: Warning _Z13lud_perimeterPfii$__cuda_local_var_16643_33_non_const_peri_row was declared previous at lud-rodinia-3.7.sm_35.ptx:258 skipping new declaration
GPGPU-Sim PTX: Warning _Z13lud_perimeterPfii$__cuda_local_var_16644_33_non_const_peri_col was declared previous at lud-rodinia-3.7.sm_35.ptx:260 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning _Z12lud_internalPfii$__cuda_local_var_16720_33_non_const_peri_row was declared previous at lud-rodinia-3.7.sm_35.ptx:1499 skipping new declaration
GPGPU-Sim PTX: Warning _Z12lud_internalPfii$__cuda_local_var_16721_33_non_const_peri_col was declared previous at lud-rodinia-3.7.sm_35.ptx:1501 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_diagonalPfii$__cuda_local_var_17499_33_non_const_shadow" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17540_33_non_const_dia" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17541_33_non_const_peri_row" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17542_33_non_const_peri_col" from 0x2000 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_17618_33_non_const_peri_row" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_17619_33_non_const_peri_col" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at lud-rodinia-3.6.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:30 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_diagonalPfii$__cuda_local_var_17608_33_non_const_shadow" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at lud-rodinia-3.6.sm_30.ptx:249 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f111 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f112 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f113 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f114 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f115 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f116 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f117 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f118 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f119 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f120 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f121 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f122 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f123 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f124 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f125 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f126 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f127 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f128 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f129 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f130 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f131 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f132 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f133 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f134 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f135 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f136 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f137 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f138 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f139 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f140 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f141 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f142 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f143 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f144 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f145 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f146 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f147 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f148 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f149 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f150 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f151 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f152 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f153 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f154 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f155 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f156 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f157 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f158 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f159 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f160 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f161 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f162 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f163 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f164 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f165 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f166 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f167 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f168 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f169 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f170 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f171 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f172 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f173 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f174 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f175 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f176 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f177 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f178 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f179 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f180 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f181 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f182 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f183 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f184 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f185 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f186 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f187 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f188 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f189 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f190 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f191 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f192 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f193 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f194 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f195 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f196 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f197 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f198 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f199 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f200 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f201 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f202 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f203 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f204 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f205 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f206 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f207 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f208 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f209 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f210 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f211 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f212 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f213 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f214 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f215 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f216 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f217 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f218 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f219 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f220 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f221 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f222 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f223 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f224 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f225 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f226 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f227 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f228 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f229 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f230 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f231 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f232 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f233 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f234 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f235 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f236 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f237 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f238 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f239 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f240 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f241 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f242 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f243 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f244 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f245 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f246 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f247 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f248 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f249 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f250 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f251 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f252 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f253 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f254 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f255 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f256 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f257 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f258 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f259 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f260 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f261 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f262 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f263 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f264 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f265 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f266 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f267 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f268 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f269 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f270 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f271 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f272 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f273 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f274 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f275 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f276 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f277 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f278 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f279 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f280 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f281 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f282 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f283 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f284 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f285 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f286 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f287 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f288 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f289 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f290 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f291 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f292 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f293 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f294 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f295 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f296 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f297 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f298 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f299 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f300 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f301 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f302 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f303 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f304 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f305 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f306 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f307 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f308 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f309 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f310 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f311 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f312 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f313 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f314 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f315 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f316 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f317 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f318 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f319 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f320 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f321 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f322 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f323 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f324 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f325 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f326 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f327 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f328 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f329 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f330 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f331 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f332 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f333 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f334 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f335 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f336 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f337 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f338 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f339 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f340 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f341 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f342 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f343 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f344 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f345 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f346 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f347 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f348 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f349 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f350 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f351 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f352 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f353 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f354 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f355 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f356 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f357 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f358 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f359 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f360 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f361 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f362 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f363 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f364 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f365 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f366 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f367 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f368 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f369 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f370 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f371 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f372 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f373 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f374 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f375 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f376 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f377 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f378 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f379 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f380 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f381 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f382 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f383 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f384 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f385 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f386 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f387 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f388 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f389 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f390 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f391 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f392 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f393 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f394 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f395 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f396 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f397 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f398 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f399 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f400 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f401 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f402 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f403 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f404 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f405 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f406 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f407 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f408 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f409 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f410 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f411 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f412 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f413 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f414 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f415 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f416 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f417 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f418 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f419 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f420 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f421 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f422 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f423 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f424 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f425 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f426 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f427 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f428 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f429 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f430 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f431 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f432 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f433 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f434 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f435 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f436 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f437 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f438 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f439 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f440 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f441 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f442 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f443 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f444 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f445 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f446 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f447 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f448 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f449 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f450 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f451 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f452 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f453 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f454 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f455 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f456 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f457 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f458 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f459 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f460 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f461 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f462 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f463 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f464 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f465 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f466 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f467 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f468 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f469 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f470 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f471 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f472 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f473 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f474 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f475 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f476 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f477 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f478 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f479 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f480 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f481 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f482 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f483 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f484 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f485 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f486 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f487 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f488 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f489 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f490 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f491 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f492 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f493 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f494 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f495 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f496 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f497 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f498 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f499 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f500 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f501 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f502 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f503 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f504 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f505 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f506 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f507 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f508 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f509 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f510 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f511 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f512 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f513 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f514 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f515 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f516 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f517 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f518 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f519 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f520 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f521 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f522 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f523 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f524 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f525 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f526 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f527 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f528 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f529 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f530 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f531 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f532 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f533 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f534 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f535 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f536 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f537 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f538 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f539 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f540 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f541 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f542 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f543 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f544 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f545 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f546 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f547 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f548 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f549 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f550 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f551 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f552 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f553 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f554 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f555 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f556 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f557 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f558 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f559 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f560 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f561 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f562 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f563 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f564 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f565 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f566 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f567 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f568 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f569 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f570 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f571 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f572 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f573 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f574 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f575 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f576 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f577 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f578 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f579 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f580 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f581 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f582 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f583 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f584 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f585 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f586 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f587 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f588 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f589 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f590 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f591 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f592 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f593 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f594 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f595 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f596 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f597 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f598 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f599 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f600 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f601 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f602 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f603 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f604 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f605 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f606 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f607 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f608 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f609 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f610 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f611 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f612 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f613 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f614 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f615 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f616 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f617 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f618 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f619 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f620 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f621 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f622 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f623 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f624 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f625 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f626 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f627 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f628 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f629 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f630 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f631 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f632 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f633 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f634 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f635 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f636 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f637 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f638 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f639 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f640 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f641 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f642 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f643 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f644 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f645 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f646 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f647 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f648 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f649 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f650 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f651 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f652 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f653 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f654 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f655 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f656 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f657 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f658 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f659 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f660 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f661 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f662 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f663 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f664 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f665 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f666 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f667 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f668 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f669 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f670 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f671 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f672 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f673 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f674 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f675 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f676 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f677 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f678 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f679 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f680 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f681 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f682 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f683 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f684 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f685 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f686 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f687 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f688 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f689 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f690 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f691 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f692 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f693 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f694 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f695 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f696 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f697 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f698 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f699 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f700 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f701 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f702 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f703 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f704 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f705 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f706 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f707 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f708 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f709 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f710 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f711 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f712 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f713 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f714 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f715 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f716 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f717 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f718 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f719 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f720 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f721 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f722 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f723 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f724 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f725 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f726 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f727 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f728 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f729 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f730 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f731 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f732 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f733 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f734 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f735 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f736 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f737 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f738 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f739 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f740 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f741 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f742 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f743 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f744 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f745 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f746 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f747 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f748 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f749 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f750 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f751 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f752 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f753 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f754 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f755 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f756 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f757 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f758 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f759 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f760 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f761 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f762 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f763 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f764 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f765 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f766 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f767 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f768 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f769 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f770 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f771 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f772 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f773 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f774 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f775 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f776 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f777 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f778 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f779 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f780 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f781 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f782 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f783 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f784 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f785 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f786 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f787 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f788 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f789 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f790 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f791 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f792 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f793 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f794 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f795 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f796 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f797 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f798 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f799 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f800 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f801 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f802 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f803 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f804 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f805 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f806 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f807 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f808 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f809 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f810 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f811 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f812 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f813 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f814 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f815 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f816 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f817 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f818 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f819 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f820 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f821 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f822 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f823 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f824 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f825 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f826 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f827 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f828 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f829 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f830 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f831 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f832 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f833 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f834 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f835 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f836 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f837 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f838 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f839 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f840 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f841 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f842 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f843 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f844 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f845 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f846 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f847 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f848 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f849 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f850 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f851 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f852 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f853 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f854 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f855 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f856 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f857 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f858 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f859 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f860 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f861 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f862 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %f863 was declared previous at lud-rodinia-3.6.sm_30.ptx:250 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at lud-rodinia-3.6.sm_30.ptx:251 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd61 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd62 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd63 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd64 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd65 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd66 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd67 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd68 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd69 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd70 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd71 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd72 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd73 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd74 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd75 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd76 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd77 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd78 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd79 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd80 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd81 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd82 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd83 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd84 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd85 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd86 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd87 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd88 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd89 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd90 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd91 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd92 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd93 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd94 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd95 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd96 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd97 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd98 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd99 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd100 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd101 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd102 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd103 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd104 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd105 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd106 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd107 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd108 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd109 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd110 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd111 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd112 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd113 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd114 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd115 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd116 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd117 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd118 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd119 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd120 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd121 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd122 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: Warning %rd123 was declared previous at lud-rodinia-3.6.sm_30.ptx:252 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17649_33_non_const_dia" from 0x2400 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17650_33_non_const_peri_row" from 0x2800 to 0x2c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13lud_perimeterPfii$__cuda_local_var_17651_33_non_const_peri_col" from 0x2c00 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: Warning %f0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at lud-rodinia-3.6.sm_30.ptx:1493 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at lud-rodinia-3.6.sm_30.ptx:1494 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at lud-rodinia-3.6.sm_30.ptx:1495 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_17727_33_non_const_peri_row" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z12lud_internalPfii$__cuda_local_var_17728_33_non_const_peri_col" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Parsing lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.6.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=56, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=40, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.7.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=56, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.8.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=60, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.9.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=60, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.10.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=22, lmem=0, smem=2048, cmem=336
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=60, lmem=0, smem=3072, cmem=336
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=48, lmem=0, smem=1024, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from lud-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401e10, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401f10, fat_cubin_handle = 2
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/lud-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x403280, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x403510, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4037a0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x403a30, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x403cc0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x403f50, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4041e0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x404470, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4046f0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x404970, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x404bf0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x404e70, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4050f0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x405370, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4055f0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x405870, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x405a90, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x405cb0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x405ed0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x4060f0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406310, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406530, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406750, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406970, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406b90, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406db0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x406fd0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x4071f0, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x407410, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x407630, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x407850, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x407a70, fat_cubin_handle = 3
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd360; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd3a0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd3e0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd420; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bc5e0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd340; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40a8a0; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40a8c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd348; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40a8a4; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bd350; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72aaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa80..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbd20 (lud-rodinia-3.10.sm_62.ptx:130) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdf0 (lud-rodinia-3.10.sm_62.ptx:164) setp.gt.u32%p1, %r1, %r76;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbd50 (lud-rodinia-3.10.sm_62.ptx:137) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdc0 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r76, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xbdb8 (lud-rodinia-3.10.sm_62.ptx:153) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdc0 (lud-rodinia-3.10.sm_62.ptx:156) shl.b32 %r58, %r76, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xbe18 (lud-rodinia-3.10.sm_62.ptx:169) @!%p6 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbec8 (lud-rodinia-3.10.sm_62.ptx:197) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xbe20 (lud-rodinia-3.10.sm_62.ptx:170) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe28 (lud-rodinia-3.10.sm_62.ptx:173) shl.b32 %r75, %r1, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbec0 (lud-rodinia-3.10.sm_62.ptx:194) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbec8 (lud-rodinia-3.10.sm_62.ptx:197) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbee0 (lud-rodinia-3.10.sm_62.ptx:200) @%p8 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbee8 (lud-rodinia-3.10.sm_62.ptx:202) ld.param.u64 %rd38, [_Z12lud_diagonalPfii_param_0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 26341
gpu_sim_insn = 19897
gpu_ipc =       0.7554
gpu_tot_sim_cycle = 26341
gpu_tot_sim_insn = 19897
gpu_tot_ipc =       0.7554
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0024
partiton_level_parallism_total  =       0.0024
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0853 GB/Sec
L2_BW_total  =       0.0853 GB/Sec
gpu_total_sim_rate=109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62
	L1D_total_cache_misses = 32
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 94400
gpgpu_n_tot_w_icount = 2950
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 30
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:64435	W0_Scoreboard:17975	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:33	W16:313	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2950	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
maxmflatency = 201 
max_icnt2mem_latency = 37 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 51 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	51 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        189       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        188       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        188       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        188       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        193       201         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        192       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        191       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        190       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19779 n_nop=19779 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19779i bk1: 0a 19779i bk2: 0a 19779i bk3: 0a 19779i bk4: 0a 19779i bk5: 0a 19779i bk6: 0a 19779i bk7: 0a 19779i bk8: 0a 19779i bk9: 0a 19779i bk10: 0a 19779i bk11: 0a 19779i bk12: 0a 19779i bk13: 0a 19779i bk14: 0a 19779i bk15: 0a 19779i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19779 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19779 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19779 
n_nop = 19779 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62
icnt_total_pkts_simt_to_mem=62
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62
Req_Network_cycles = 26341
Req_Network_injected_packets_per_cycle =       0.0024 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 62
Reply_Network_cycles = 26341
Reply_Network_injected_packets_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 109 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72ab00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc0b0 (lud-rodinia-3.10.sm_62.ptx:279) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6e8 (lud-rodinia-3.10.sm_62.ptx:484) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc0b8 (lud-rodinia-3.10.sm_62.ptx:280) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc460 (lud-rodinia-3.10.sm_62.ptx:401) add.s32 %r17, %r9, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc458 (lud-rodinia-3.10.sm_62.ptx:398) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6e8 (lud-rodinia-3.10.sm_62.ptx:484) mov.u32 %r99, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc700 (lud-rodinia-3.10.sm_62.ptx:487) @%p4 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0d0 (lud-rodinia-3.10.sm_62.ptx:1319) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc708 (lud-rodinia-3.10.sm_62.ptx:488) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd370 (lud-rodinia-3.10.sm_62.ptx:889) mov.u32 %r75, _Z13lud_perimeterPfii$__cuda_local_var_17651_33_non_const_peri_col;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd368 (lud-rodinia-3.10.sm_62.ptx:886) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0d0 (lud-rodinia-3.10.sm_62.ptx:1319) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe0e8 (lud-rodinia-3.10.sm_62.ptx:1322) @%p5 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5d0 (lud-rodinia-3.10.sm_62.ptx:1485) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe0f0 (lud-rodinia-3.10.sm_62.ptx:1323) bra.uni BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3c8 (lud-rodinia-3.10.sm_62.ptx:1418) mov.u32 %r85, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe3c0 (lud-rodinia-3.10.sm_62.ptx:1415) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5d0 (lud-rodinia-3.10.sm_62.ptx:1485) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: CTA/core = 32, limited by: shmem cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 20113
gpu_sim_insn = 295200
gpu_ipc =      14.6771
gpu_tot_sim_cycle = 46454
gpu_tot_sim_insn = 315097
gpu_tot_ipc =       6.7830
gpu_tot_issued_cta = 16
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1178
partiton_level_parallism_total  =       0.0524
partiton_level_parallism_util =       1.2916
partiton_level_parallism_util_total  =       1.2820
L2_BW  =       4.2684 GB/Sec
L2_BW_total  =       1.8964 GB/Sec
gpu_total_sim_rate=981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 704, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2432
	L1D_total_cache_misses = 1472
	L1D_total_cache_miss_rate = 0.6053
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 673280
gpgpu_n_tot_w_icount = 21040
gpgpu_n_stall_shd_mem = 3864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 100216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1425	W0_Idle:747984	W0_Scoreboard:220539	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:33	W16:17998	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:405
single_issue_nums: WS0:21040	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38400 {40:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58880 {40:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
maxmflatency = 315 
max_icnt2mem_latency = 38 
maxmrqlatency = 0 
max_icnt2sh_latency = 128 
averagemflatency = 189 
avg_icnt2mem_latency = 25 
avg_icnt2sh_latency = 9 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2360 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2407 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1992 	88 	49 	97 	121 	82 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        192       224       190       299         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        194       229       194       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        207       284       194       284         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        198       281       207       287         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        197       260       188       294         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        206       257       188       244         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        213       250       190       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        204       255       190       250         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        190       227       219       273         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        189       232       218       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        191       230       215       269         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        190       236       218       272         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        189       216       225       241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        190       229       207       285         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        202       222       204       282         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        190       227       207       285         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        221       274       298       303         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        232       310       297       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        254       225       246       289         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        238       314       298       315         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        240       267       217       279         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        237       264       218       278         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        230       259       225       276         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        235       264       224       283         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        207       245       248       267         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        205       249       235       274         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        213       228       232       284         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        202       253       235       281         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        201       260       250       274         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        212       265       251       273         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        205       224       248       282         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        210       269       251       279         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34881 n_nop=34881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34881i bk1: 0a 34881i bk2: 0a 34881i bk3: 0a 34881i bk4: 0a 34881i bk5: 0a 34881i bk6: 0a 34881i bk7: 0a 34881i bk8: 0a 34881i bk9: 0a 34881i bk10: 0a 34881i bk11: 0a 34881i bk12: 0a 34881i bk13: 0a 34881i bk14: 0a 34881i bk15: 0a 34881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34881 
n_nop = 34881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2432
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2432
icnt_total_pkts_simt_to_mem=2432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2432
Req_Network_cycles = 46454
Req_Network_injected_packets_per_cycle =       0.0524 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.0764
Req_Bank_Level_Parallism =       1.2820
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 2432
Reply_Network_cycles = 46454
Reply_Network_injected_packets_per_cycle =        0.0524
Reply_Network_conflicts_per_cycle =        0.1766
Reply_Network_conflicts_per_cycle_util =       4.1403
Reply_Bank_Level_Parallism =       1.2270
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 21 sec (321 sec)
gpgpu_simulation_rate = 981 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 7861111x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72ab10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aab0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aac0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 7744
gpu_sim_insn = 5356800
gpu_ipc =     691.7355
gpu_tot_sim_cycle = 54198
gpu_tot_sim_insn = 5671897
gpu_tot_ipc =     104.6514
gpu_tot_issued_cta = 241
gpu_occupancy = 11.9378% 
gpu_tot_occupancy = 8.6254% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7190
partiton_level_parallism_total  =       0.5763
partiton_level_parallism_util =      12.5764
partiton_level_parallism_util_total  =       7.4593
L2_BW  =     134.7174 GB/Sec
L2_BW_total  =      20.8743 GB/Sec
gpu_total_sim_rate=14004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 704, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[31]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[40]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31232
	L1D_total_cache_misses = 23072
	L1D_total_cache_miss_rate = 0.7387
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 682
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 682
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6030080
gpgpu_n_tot_w_icount = 188440
gpgpu_n_stall_shd_mem = 11064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23072
gpgpu_n_mem_write_global = 8160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2058616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3864
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7725	W0_Idle:1191453	W0_Scoreboard:1717222	W1:316	W2:296	W3:276	W4:256	W5:236	W6:216	W7:196	W8:176	W9:156	W10:136	W11:116	W12:96	W13:76	W14:56	W15:33	W16:17998	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:62890	WS1:41850	WS2:41850	WS3:41850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184576 {8:23072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326400 {40:8160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 922880 {40:23072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65280 {8:8160,}
maxmflatency = 872 
max_icnt2mem_latency = 392 
maxmrqlatency = 0 
max_icnt2sh_latency = 439 
averagemflatency = 318 
avg_icnt2mem_latency = 69 
avg_icnt2sh_latency = 93 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11132 	18002 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14241 	6585 	5770 	4005 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4374 	1519 	1924 	3012 	4073 	7022 	7858 	1450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       729       548       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        472       865       429       570         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        710       609       689       740         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        485       741       535       549         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        475       806       524       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        450       872       444       576         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        653       804       601       625         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        483       741       552       560         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        572       643       590       622         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        787       535       595       474         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        604       718       705       670         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        584       441       530       536         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        548       527       594       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        772       529       587       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       520       523       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        662       469       520       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        450       561       527       493         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        426       450       502       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        658       545       594       592         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        408       458       503       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        479       594       568       527         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        403       440       489       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        575       519       523       532         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        465       539       560       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        533       542       498       497         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        427       651       507       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        728       624       707       751         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        381       487       447       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        513       595       483       459         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        445       742       507       454         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        674       595       623       669         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        476       746       485       413         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40696 n_nop=40696 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40696i bk1: 0a 40696i bk2: 0a 40696i bk3: 0a 40696i bk4: 0a 40696i bk5: 0a 40696i bk6: 0a 40696i bk7: 0a 40696i bk8: 0a 40696i bk9: 0a 40696i bk10: 0a 40696i bk11: 0a 40696i bk12: 0a 40696i bk13: 0a 40696i bk14: 0a 40696i bk15: 0a 40696i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40696 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40696 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40696 
n_nop = 40696 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 458, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31232
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31232
icnt_total_pkts_simt_to_mem=31232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31232
Req_Network_cycles = 54198
Req_Network_injected_packets_per_cycle =       0.5763 
Req_Network_conflicts_per_cycle =       0.1058
Req_Network_conflicts_per_cycle_util =       1.3697
Req_Bank_Level_Parallism =       7.4593
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2802
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 31232
Reply_Network_cycles = 54198
Reply_Network_injected_packets_per_cycle =        0.5763
Reply_Network_conflicts_per_cycle =        1.5648
Reply_Network_conflicts_per_cycle_util =      19.6960
Reply_Bank_Level_Parallism =       7.2531
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7854
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0072
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 45 sec (405 sec)
gpgpu_simulation_rate = 14004 (inst/sec)
gpgpu_simulation_rate = 133 (cycle/sec)
gpgpu_silicon_slowdown = 8511278x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72aaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa80..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_diagonalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 26341
gpu_sim_insn = 19897
gpu_ipc =       0.7554
gpu_tot_sim_cycle = 80539
gpu_tot_sim_insn = 5691794
gpu_tot_ipc =      70.6713
gpu_tot_issued_cta = 242
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 8.4364% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0024
partiton_level_parallism_total  =       0.3886
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       7.3650
L2_BW  =       0.0853 GB/Sec
L2_BW_total  =      14.0751 GB/Sec
gpu_total_sim_rate=9813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 704, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[31]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[40]: Access = 190, Miss = 128, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31294
	L1D_total_cache_misses = 23104
	L1D_total_cache_miss_rate = 0.7383
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 682
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 682
ctas_completed 242, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6124480
gpgpu_n_tot_w_icount = 191390
gpgpu_n_stall_shd_mem = 11568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23104
gpgpu_n_mem_write_global = 8190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2063312
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4368
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7725	W0_Idle:1255888	W0_Scoreboard:1735197	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:66	W16:18311	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:167805
single_issue_nums: WS0:65840	WS1:41850	WS2:41850	WS3:41850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184832 {8:23104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327600 {40:8190,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 924160 {40:23104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65520 {8:8190,}
maxmflatency = 872 
max_icnt2mem_latency = 392 
maxmrqlatency = 0 
max_icnt2sh_latency = 439 
averagemflatency = 317 
avg_icnt2mem_latency = 65 
avg_icnt2sh_latency = 89 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11194 	18002 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14292 	6596 	5770 	4005 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4436 	1519 	1924 	3012 	4073 	7022 	7858 	1450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       729       548       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        472       865       429       570         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        710       609       689       740         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        485       741       535       549         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        475       806       524       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        450       872       444       576         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        653       804       601       625         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        483       741       552       560         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        572       643       590       622         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        787       535       595       474         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        604       718       705       670         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        584       441       530       536         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        548       527       594       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        772       529       587       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       520       523       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        662       469       520       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        450       561       527       493         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        426       450       502       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        658       545       594       592         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        408       458       503       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        479       594       568       527         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        403       440       489       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        575       519       523       532         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        465       539       560       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        533       542       498       497         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        427       651       507       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        728       624       707       751         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        381       487       447       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        513       595       483       459         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        445       742       507       454         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        674       595       623       669         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        476       746       485       413         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60475 n_nop=60475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 60475i bk1: 0a 60475i bk2: 0a 60475i bk3: 0a 60475i bk4: 0a 60475i bk5: 0a 60475i bk6: 0a 60475i bk7: 0a 60475i bk8: 0a 60475i bk9: 0a 60475i bk10: 0a 60475i bk11: 0a 60475i bk12: 0a 60475i bk13: 0a 60475i bk14: 0a 60475i bk15: 0a 60475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 60475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 60475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60475 
n_nop = 60475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 458, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 492, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 498, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 466, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 500, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31294
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31294
icnt_total_pkts_simt_to_mem=31294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31294
Req_Network_cycles = 80539
Req_Network_injected_packets_per_cycle =       0.3886 
Req_Network_conflicts_per_cycle =       0.0712
Req_Network_conflicts_per_cycle_util =       1.3497
Req_Bank_Level_Parallism =       7.3650
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1886
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0061

Reply_Network_injected_packets_num = 31294
Reply_Network_cycles = 80539
Reply_Network_injected_packets_per_cycle =        0.3886
Reply_Network_conflicts_per_cycle =        1.0530
Reply_Network_conflicts_per_cycle_util =      19.4164
Reply_Bank_Level_Parallism =       7.1644
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5285
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0049
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 40 sec (580 sec)
gpgpu_simulation_rate = 9813 (inst/sec)
gpgpu_simulation_rate = 138 (cycle/sec)
gpgpu_silicon_slowdown = 8202898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72ab00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aa90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aaa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13lud_perimeterPfii 
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: CTA/core = 32, limited by: shmem cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 20111
gpu_sim_insn = 275520
gpu_ipc =      13.7000
gpu_tot_sim_cycle = 100650
gpu_tot_sim_insn = 5967314
gpu_tot_ipc =      59.2878
gpu_tot_issued_cta = 256
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 6.9979% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1100
partiton_level_parallism_total  =       0.3329
partiton_level_parallism_util =       1.2705
partiton_level_parallism_util_total  =       5.5937
L2_BW  =       3.9843 GB/Sec
L2_BW_total  =      12.0588 GB/Sec
gpu_total_sim_rate=8334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 704, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[31]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[40]: Access = 1138, Miss = 704, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33506
	L1D_total_cache_misses = 24448
	L1D_total_cache_miss_rate = 0.7297
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 682
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 682
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6664768
gpgpu_n_tot_w_icount = 208274
gpgpu_n_stall_shd_mem = 14704
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24448
gpgpu_n_mem_write_global = 9058
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2152464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9055	W0_Idle:1892749	W0_Scoreboard:1924246	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:66	W16:34817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168183
single_issue_nums: WS0:82724	WS1:41850	WS2:41850	WS3:41850	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195584 {8:24448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 362320 {40:9058,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977920 {40:24448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
maxmflatency = 872 
max_icnt2mem_latency = 392 
maxmrqlatency = 0 
max_icnt2sh_latency = 439 
averagemflatency = 309 
avg_icnt2mem_latency = 63 
avg_icnt2sh_latency = 84 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13337 	18071 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16491 	6609 	5770 	4005 	631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6247 	1631 	1981 	3093 	4140 	7106 	7858 	1450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       729       548       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        472       865       429       570         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        710       609       689       740         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        485       741       535       549         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        475       806       524       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        450       872       444       576         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        653       804       601       625         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        483       741       552       560         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        572       643       590       622         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        787       535       595       474         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        604       718       705       670         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        584       441       530       536         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        548       527       594       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        772       529       587       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        521       520       523       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        662       469       520       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        450       561       527       493         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        426       450       502       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        658       545       594       592         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        408       458       503       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        479       594       568       527         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        403       440       489       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        575       519       523       532         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        465       539       560       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        533       542       498       497         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        427       651       507       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        728       624       707       751         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        381       487       447       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        513       595       483       459         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        445       742       507       454         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        674       595       623       669         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        476       746       485       413         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75576 n_nop=75576 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 75576i bk1: 0a 75576i bk2: 0a 75576i bk3: 0a 75576i bk4: 0a 75576i bk5: 0a 75576i bk6: 0a 75576i bk7: 0a 75576i bk8: 0a 75576i bk9: 0a 75576i bk10: 0a 75576i bk11: 0a 75576i bk12: 0a 75576i bk13: 0a 75576i bk14: 0a 75576i bk15: 0a 75576i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 75576 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 75576 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75576 
n_nop = 75576 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 520, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 520, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 520, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 520, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 486, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 486, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 540, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 542, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 528, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33506
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33506
icnt_total_pkts_simt_to_mem=33506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33506
Req_Network_cycles = 100650
Req_Network_injected_packets_per_cycle =       0.3329 
Req_Network_conflicts_per_cycle =       0.0582
Req_Network_conflicts_per_cycle_util =       0.9786
Req_Bank_Level_Parallism =       5.5937
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1510
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0052

Reply_Network_injected_packets_num = 33506
Reply_Network_cycles = 100650
Reply_Network_injected_packets_per_cycle =        0.3329
Reply_Network_conflicts_per_cycle =        0.9184
Reply_Network_conflicts_per_cycle_util =      14.9260
Reply_Bank_Level_Parallism =       5.4103
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4249
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0042
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 56 sec (716 sec)
gpgpu_simulation_rate = 8334 (inst/sec)
gpgpu_simulation_rate = 140 (cycle/sec)
gpgpu_silicon_slowdown = 8085714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4b72ab10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aab0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4b72aac0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12lud_internalPfii 
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 6523
gpu_sim_insn = 4035424
gpu_ipc =     618.6454
gpu_tot_sim_cycle = 107173
gpu_tot_sim_insn = 10002738
gpu_tot_ipc =      93.3326
gpu_tot_issued_cta = 452
gpu_occupancy = 12.5000% 
gpu_tot_occupancy = 8.1910% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1223
partiton_level_parallism_total  =       0.4418
partiton_level_parallism_util =      11.3290
partiton_level_parallism_util_total  =       6.5654
L2_BW  =      70.9930 GB/Sec
L2_BW_total  =      15.6458 GB/Sec
gpu_total_sim_rate=12890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 704, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[31]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[40]: Access = 1138, Miss = 704, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 808, Miss = 768, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[43]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[44]: Access = 703, Miss = 703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[45]: Access = 772, Miss = 768, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[46]: Access = 694, Miss = 694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[47]: Access = 576, Miss = 576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[48]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[49]: Access = 576, Miss = 576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[50]: Access = 554, Miss = 554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[51]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[52]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[53]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[54]: Access = 576, Miss = 576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[55]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[56]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[57]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[58]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[59]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[60]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[61]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[62]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[63]: Access = 576, Miss = 576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[64]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[65]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[66]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 47541
	L1D_total_cache_misses = 38439
	L1D_total_cache_miss_rate = 0.8085
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1118
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9102

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1118
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 10700192
gpgpu_n_tot_w_icount = 334381
gpgpu_n_stall_shd_mem = 18306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38375
gpgpu_n_mem_write_global = 9099
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 310272
gpgpu_n_store_insn = 73168
gpgpu_n_shmem_insn = 3692816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 329088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10802
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14543	W0_Idle:1956019	W0_Scoreboard:2843609	W1:632	W2:592	W3:552	W4:512	W5:472	W6:432	W7:392	W8:352	W9:312	W10:272	W11:232	W12:192	W13:152	W14:112	W15:66	W16:34817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:296870
single_issue_nums: WS0:114883	WS1:73948	WS2:74079	WS3:74051	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307000 {8:38375,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 363960 {40:9099,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1485840 {40:37146,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
maxmflatency = 872 
max_icnt2mem_latency = 392 
maxmrqlatency = 0 
max_icnt2sh_latency = 439 
averagemflatency = 308 
avg_icnt2mem_latency = 73 
avg_icnt2sh_latency = 74 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18403 	24790 	3008 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	20766 	10033 	8160 	6972 	1419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8374 	3040 	3381 	4744 	6623 	9216 	9358 	1465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        527       729       548       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        472       865       429       570         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        710       718       689       740         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        485       741       535       549         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        475       806       524       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        450       872       444       576         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        653       804       601       625         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        483       741       552       560         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        572       643       590       622         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        787       535       595       474         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        604       718       705       670         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        584       441       530       536         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        548       527       594       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        772       529       587       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        701       520       523       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        662       469       520       523         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        450       561       527       493         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        426       450       502       426         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        658       545       594       592         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        408       458       503       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        479       594       568       527         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        403       449       489       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        575       519       523       532         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        465       539       560       513         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        533       542       498       497         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        427       670       507       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        728       624       707       751         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        381       529       447       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        513       595       483       459         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        457       742       507       454         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        674       682       623       669         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        476       746       485       413         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Memory Sub Parition 0: pending memory requests:
  mf: uid=214254, sid365:w01, part=0, addr=0xc00108e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107029), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214255, sid365:w01, part=0, addr=0xc00108c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215575, sid340:w01, part=0, addr=0xc0008da0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107060), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215576, sid340:w01, part=0, addr=0xc0008d80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216968, sid341:w01, part=0, addr=0xc0008de0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107075), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216969, sid341:w01, part=0, addr=0xc0008dc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107074), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222866, sid350:w05, part=0, addr=0xc000ec80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224003, sid351:w05, part=0, addr=0xc000ecc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224002, sid351:w05, part=0, addr=0xc000ece0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222865, sid350:w05, part=0, addr=0xc000eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_000:
MSHR contents

Memory Sub Parition 1: pending memory requests:
  mf: uid=213504, sid365:w05, part=0, addr=0xc00128e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107018), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213505, sid365:w05, part=0, addr=0xc00128c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107017), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214824, sid340:w05, part=0, addr=0xc000ada0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214825, sid340:w05, part=0, addr=0xc000ad80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107038), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216255, sid341:w05, part=0, addr=0xc000ade0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216256, sid341:w05, part=0, addr=0xc000adc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107057), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224727, sid351:w01, part=0, addr=0xc000cce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224728, sid351:w01, part=0, addr=0xc000ccc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223617, sid350:w01, part=0, addr=0xc000cc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223616, sid350:w01, part=0, addr=0xc000cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Memory Sub Parition 2: pending memory requests:
  mf: uid=221084, sid366:w01, part=1, addr=0xc0010920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221085, sid366:w01, part=1, addr=0xc0010900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221495, sid367:w01, part=1, addr=0xc0010960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221496, sid367:w01, part=1, addr=0xc0010940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222672, sid352:w05, part=1, addr=0xc000ed20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222673, sid352:w05, part=1, addr=0xc000ed00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224654, sid353:w05, part=1, addr=0xc000ed40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226140, sid368:w01, part=1, addr=0xc00109a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226141, sid368:w01, part=1, addr=0xc0010980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224653, sid353:w05, part=1, addr=0xc000ed60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107158), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_002:
MSHR contents

Memory Sub Parition 3: pending memory requests:
  mf: uid=220327, sid366:w05, part=1, addr=0xc0012920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107093), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220328, sid366:w05, part=1, addr=0xc0012900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220799, sid367:w05, part=1, addr=0xc0012960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220800, sid367:w05, part=1, addr=0xc0012940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224725, sid336:w05, part=1, addr=0xc000ac80, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107134), 0xe8b0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225304, sid353:w01, part=1, addr=0xc000cd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225305, sid353:w01, part=1, addr=0xc000cd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224724, sid336:w05, part=1, addr=0xc000aca0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107135), 0xe8b0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223434, sid352:w01, part=1, addr=0xc000cd00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223433, sid352:w01, part=1, addr=0xc000cd20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Memory Sub Parition 4: pending memory requests:
  mf: uid=216618, sid347:w01, part=2, addr=0xc0008f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107066), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216619, sid347:w01, part=2, addr=0xc0008f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107064), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220106, sid348:w01, part=2, addr=0xc0008fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220107, sid348:w01, part=2, addr=0xc0008f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220605, sid349:w01, part=2, addr=0xc0008fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220606, sid349:w01, part=2, addr=0xc0008fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223920, sid357:w05, part=2, addr=0xc000ee60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223921, sid357:w05, part=2, addr=0xc000ee40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224398, sid370:w01, part=2, addr=0xc0010a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107152), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224914, sid371:w01, part=2, addr=0xc0010a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224913, sid371:w01, part=2, addr=0xc0010a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107158), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223359, sid356:w05, part=2, addr=0xc000ee20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223360, sid356:w05, part=2, addr=0xc000ee00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224397, sid370:w01, part=2, addr=0xc0010a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_004:
MSHR contents

Memory Sub Parition 5: pending memory requests:
  mf: uid=215875, sid347:w05, part=2, addr=0xc000af60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107053), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215876, sid347:w05, part=2, addr=0xc000af40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219544, sid348:w05, part=2, addr=0xc000afa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107084), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219545, sid348:w05, part=2, addr=0xc000af80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107083), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220023, sid349:w05, part=2, addr=0xc000afe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220024, sid349:w05, part=2, addr=0xc000afc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107088), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223634, sid370:w05, part=2, addr=0xc0012a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223635, sid370:w05, part=2, addr=0xc0012a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224217, sid371:w05, part=2, addr=0xc0012a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224651, sid357:w01, part=2, addr=0xc000ce40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224216, sid371:w05, part=2, addr=0xc0012a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222589, sid356:w01, part=2, addr=0xc000ce20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224650, sid357:w01, part=2, addr=0xc000ce60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222590, sid356:w01, part=2, addr=0xc000ce00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Memory Sub Parition 6: pending memory requests:
  mf: uid=213107, sid342:w01, part=3, addr=0xc0008e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213108, sid342:w01, part=3, addr=0xc0008e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107017), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213984, sid344:w01, part=3, addr=0xc0008ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213985, sid344:w01, part=3, addr=0xc0008e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214190, sid392:w01, part=3, addr=0xc00188a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107037), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214191, sid392:w01, part=3, addr=0xc0018880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214740, sid343:w01, part=3, addr=0xc0008e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214741, sid343:w01, part=3, addr=0xc0008e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215708, sid393:w01, part=3, addr=0xc00188e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215709, sid393:w01, part=3, addr=0xc00188c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216548, sid345:w01, part=3, addr=0xc0008ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216549, sid345:w01, part=3, addr=0xc0008ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107067), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216908, sid377:w01, part=3, addr=0xc0010be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107065), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216909, sid377:w01, part=3, addr=0xc0010bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107064), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219558, sid374:w01, part=3, addr=0xc0010b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219559, sid374:w01, part=3, addr=0xc0010b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107090), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220804, sid375:w01, part=3, addr=0xc0010b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220805, sid375:w01, part=3, addr=0xc0010b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221782, sid434:w04, part=3, addr=0xc00260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221783, sid434:w04, part=3, addr=0xc0026080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222217, sid360:w05, part=3, addr=0xc000ef00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222405, sid361:w05, part=3, addr=0xc000ef40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222445, sid435:w04, part=3, addr=0xc00260e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222446, sid435:w04, part=3, addr=0xc00260c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223232, sid504:w00, part=3, addr=0xc00384a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223233, sid504:w00, part=3, addr=0xc0038480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225685, sid505:w00, part=3, addr=0xc00384e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225686, sid505:w00, part=3, addr=0xc00384c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222216, sid360:w05, part=3, addr=0xc000ef20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222404, sid361:w05, part=3, addr=0xc000ef60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_006:
MSHR contents

Memory Sub Parition 7: pending memory requests:
  mf: uid=213311, sid376:w05, part=3, addr=0xc0012ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213312, sid376:w05, part=3, addr=0xc0012b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107022), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213631, sid392:w05, part=3, addr=0xc001a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213632, sid392:w05, part=3, addr=0xc001a880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214167, sid343:w05, part=3, addr=0xc000ae60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214168, sid343:w05, part=3, addr=0xc000ae40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214570, sid393:w05, part=3, addr=0xc001a8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214571, sid393:w05, part=3, addr=0xc001a8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214746, sid344:w05, part=3, addr=0xc000aea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214747, sid344:w05, part=3, addr=0xc000ae80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107048), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220032, sid375:w05, part=3, addr=0xc0012b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220033, sid375:w05, part=3, addr=0xc0012b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107092), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220333, sid374:w05, part=3, addr=0xc0012b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220334, sid374:w05, part=3, addr=0xc0012b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221276, sid434:w00, part=3, addr=0xc00240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221277, sid434:w00, part=3, addr=0xc0024080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221363, sid435:w00, part=3, addr=0xc00240e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221364, sid435:w00, part=3, addr=0xc00240c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222786, sid360:w01, part=3, addr=0xc000cf20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222787, sid360:w01, part=3, addr=0xc000cf00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223180, sid361:w01, part=3, addr=0xc000cf60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223181, sid361:w01, part=3, addr=0xc000cf40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223552, sid362:w01, part=3, addr=0xc000cfa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223553, sid362:w01, part=3, addr=0xc000cf80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223787, sid504:w04, part=3, addr=0xc003a4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223788, sid504:w04, part=3, addr=0xc003a480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226123, sid505:w04, part=3, addr=0xc003a4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226124, sid505:w04, part=3, addr=0xc003a4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215986, sid345:w05, part=3, addr=0xc000aec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107053), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215985, sid345:w05, part=3, addr=0xc000aee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216195, sid377:w05, part=3, addr=0xc0012be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216196, sid377:w05, part=3, addr=0xc0012bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107051), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Memory Sub Parition 8: pending memory requests:
  mf: uid=214176, sid365:w01, part=4, addr=0xc0010ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214177, sid365:w01, part=4, addr=0xc0010cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215680, sid340:w01, part=4, addr=0xc00089a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107062), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215681, sid340:w01, part=4, addr=0xc0008980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107061), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217068, sid341:w01, part=4, addr=0xc00089e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217069, sid341:w01, part=4, addr=0xc00089c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107075), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222972, sid350:w05, part=4, addr=0xc000e880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222971, sid350:w05, part=4, addr=0xc000e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224112, sid351:w05, part=4, addr=0xc000e8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224113, sid351:w05, part=4, addr=0xc000e8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_008:
MSHR contents

Memory Sub Parition 9: pending memory requests:
  mf: uid=213410, sid365:w05, part=4, addr=0xc0012ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213411, sid365:w05, part=4, addr=0xc0012cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107015), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214925, sid340:w05, part=4, addr=0xc000a9a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214926, sid340:w05, part=4, addr=0xc000a980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107040), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216362, sid341:w05, part=4, addr=0xc000a9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107061), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216363, sid341:w05, part=4, addr=0xc000a9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107060), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224823, sid351:w01, part=4, addr=0xc000c8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224824, sid351:w01, part=4, addr=0xc000c8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223724, sid350:w01, part=4, addr=0xc000c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223725, sid350:w01, part=4, addr=0xc000c880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Memory Sub Parition 10: pending memory requests:
  mf: uid=220977, sid366:w01, part=5, addr=0xc0010d20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220978, sid366:w01, part=5, addr=0xc0010d00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221420, sid367:w01, part=5, addr=0xc0010d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221421, sid367:w01, part=5, addr=0xc0010d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222777, sid352:w05, part=5, addr=0xc000e900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224734, sid353:w05, part=5, addr=0xc000e960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224735, sid353:w05, part=5, addr=0xc000e940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226054, sid368:w01, part=5, addr=0xc0010da0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226055, sid368:w01, part=5, addr=0xc0010d80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222776, sid352:w05, part=5, addr=0xc000e920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_010:
MSHR contents

Memory Sub Parition 11: pending memory requests:
  mf: uid=220222, sid366:w05, part=5, addr=0xc0012d20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107090), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220223, sid366:w05, part=5, addr=0xc0012d00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220722, sid367:w05, part=5, addr=0xc0012d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220723, sid367:w05, part=5, addr=0xc0012d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224821, sid336:w05, part=5, addr=0xc000a880, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107136), 0xe8b0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225395, sid353:w01, part=5, addr=0xc000c960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225396, sid353:w01, part=5, addr=0xc000c940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223547, sid352:w01, part=5, addr=0xc000c900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223546, sid352:w01, part=5, addr=0xc000c920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224820, sid336:w05, part=5, addr=0xc000a8a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107137), 0xe8b0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Memory Sub Parition 12: pending memory requests:
  mf: uid=216721, sid347:w01, part=6, addr=0xc0008b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107067), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216722, sid347:w01, part=6, addr=0xc0008b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107066), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220214, sid348:w01, part=6, addr=0xc0008ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220215, sid348:w01, part=6, addr=0xc0008b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220709, sid349:w01, part=6, addr=0xc0008be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220710, sid349:w01, part=6, addr=0xc0008bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224005, sid357:w05, part=6, addr=0xc000ea60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224006, sid357:w05, part=6, addr=0xc000ea40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224307, sid370:w01, part=6, addr=0xc0010e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224308, sid370:w01, part=6, addr=0xc0010e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224832, sid371:w01, part=6, addr=0xc0010e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224833, sid371:w01, part=6, addr=0xc0010e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223438, sid356:w05, part=6, addr=0xc000ea00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223437, sid356:w05, part=6, addr=0xc000ea20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_012:
MSHR contents

Memory Sub Parition 13: pending memory requests:
  mf: uid=215981, sid347:w05, part=6, addr=0xc000ab60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215982, sid347:w05, part=6, addr=0xc000ab40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107053), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219642, sid348:w05, part=6, addr=0xc000aba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219643, sid348:w05, part=6, addr=0xc000ab80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220109, sid349:w05, part=6, addr=0xc000abe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220110, sid349:w05, part=6, addr=0xc000abc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222677, sid356:w01, part=6, addr=0xc000ca20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222678, sid356:w01, part=6, addr=0xc000ca00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223560, sid370:w05, part=6, addr=0xc0012e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224130, sid371:w05, part=6, addr=0xc0012e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224131, sid371:w05, part=6, addr=0xc0012e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224730, sid357:w01, part=6, addr=0xc000ca60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224731, sid357:w01, part=6, addr=0xc000ca40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223559, sid370:w05, part=6, addr=0xc0012e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Memory Sub Parition 14: pending memory requests:
  mf: uid=213193, sid342:w01, part=7, addr=0xc0008a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213194, sid342:w01, part=7, addr=0xc0008a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214057, sid344:w01, part=7, addr=0xc0008aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214058, sid344:w01, part=7, addr=0xc0008a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214079, sid392:w01, part=7, addr=0xc0018ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214080, sid392:w01, part=7, addr=0xc0018c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214821, sid343:w01, part=7, addr=0xc0008a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214822, sid343:w01, part=7, addr=0xc0008a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215612, sid393:w01, part=7, addr=0xc0018ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107057), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215613, sid393:w01, part=7, addr=0xc0018cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107056), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216820, sid377:w01, part=7, addr=0xc0010fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107063), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216821, sid377:w01, part=7, addr=0xc0010fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107062), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219471, sid374:w01, part=7, addr=0xc0010f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219472, sid374:w01, part=7, addr=0xc0010f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107088), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221704, sid434:w04, part=7, addr=0xc00264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221705, sid434:w04, part=7, addr=0xc0026480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222309, sid360:w05, part=7, addr=0xc000eb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222310, sid360:w05, part=7, addr=0xc000eb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222338, sid435:w04, part=7, addr=0xc00264e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222339, sid435:w04, part=7, addr=0xc00264c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222500, sid361:w05, part=7, addr=0xc000eb60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222501, sid361:w05, part=7, addr=0xc000eb40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223340, sid504:w00, part=7, addr=0xc00380a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223341, sid504:w00, part=7, addr=0xc0038080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225744, sid505:w00, part=7, addr=0xc00380e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225745, sid505:w00, part=7, addr=0xc00380c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216625, sid345:w01, part=7, addr=0xc0008ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220731, sid375:w01, part=7, addr=0xc0010f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216626, sid345:w01, part=7, addr=0xc0008ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220730, sid375:w01, part=7, addr=0xc0010f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_014:
MSHR contents

Memory Sub Parition 15: pending memory requests:
  mf: uid=213222, sid376:w05, part=7, addr=0xc0012fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107023), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213223, sid376:w05, part=7, addr=0xc0012f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213524, sid392:w05, part=7, addr=0xc001aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107015), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213525, sid392:w05, part=7, addr=0xc001ac80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107014), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214241, sid343:w05, part=7, addr=0xc000aa60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214242, sid343:w05, part=7, addr=0xc000aa40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107029), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214472, sid393:w05, part=7, addr=0xc001ace0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214473, sid393:w05, part=7, addr=0xc001acc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214828, sid344:w05, part=7, addr=0xc000aaa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107051), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214829, sid344:w05, part=7, addr=0xc000aa80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216076, sid345:w05, part=7, addr=0xc000aae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216077, sid345:w05, part=7, addr=0xc000aac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216091, sid377:w05, part=7, addr=0xc0012fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216092, sid377:w05, part=7, addr=0xc0012fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107048), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219938, sid375:w05, part=7, addr=0xc0012f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219939, sid375:w05, part=7, addr=0xc0012f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107090), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220230, sid374:w05, part=7, addr=0xc0012f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220231, sid374:w05, part=7, addr=0xc0012f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221195, sid434:w00, part=7, addr=0xc00244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221196, sid434:w00, part=7, addr=0xc0024480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221279, sid435:w00, part=7, addr=0xc00244e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221280, sid435:w00, part=7, addr=0xc00244c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222880, sid360:w01, part=7, addr=0xc000cb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222881, sid360:w01, part=7, addr=0xc000cb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223258, sid361:w01, part=7, addr=0xc000cb40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223899, sid504:w04, part=7, addr=0xc003a0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223900, sid504:w04, part=7, addr=0xc003a080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226191, sid505:w04, part=7, addr=0xc003a0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226192, sid505:w04, part=7, addr=0xc003a0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Memory Sub Parition 16: pending memory requests:
  mf: uid=213306, sid365:w00, part=8, addr=0xc00100e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107014), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213307, sid365:w00, part=8, addr=0xc00100c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107013), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214634, sid340:w00, part=8, addr=0xc00085a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107034), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214635, sid340:w00, part=8, addr=0xc0008580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107032), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215977, sid341:w00, part=8, addr=0xc00085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215978, sid341:w00, part=8, addr=0xc00085c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107048), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227096, sid402:w00, part=8, addr=0xc0018320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227097, sid402:w00, part=8, addr=0xc0018300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227329, sid338:w00, part=8, addr=0xc0008500, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107168), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=227328, sid338:w00, part=8, addr=0xc0008520, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107170), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223804, sid350:w04, part=8, addr=0xc000e480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223803, sid350:w04, part=8, addr=0xc000e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224561, sid351:w04, part=8, addr=0xc000e4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224560, sid351:w04, part=8, addr=0xc000e4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_016:
MSHR contents

Memory Sub Parition 17: pending memory requests:
  mf: uid=214443, sid365:w04, part=8, addr=0xc00120e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214444, sid365:w04, part=8, addr=0xc00120c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107032), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215777, sid340:w04, part=8, addr=0xc000a5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107066), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215778, sid340:w04, part=8, addr=0xc000a580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107065), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216789, sid341:w04, part=8, addr=0xc000a5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107072), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216790, sid341:w04, part=8, addr=0xc000a5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107071), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222668, sid350:w00, part=8, addr=0xc000c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222669, sid350:w00, part=8, addr=0xc000c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223430, sid351:w00, part=8, addr=0xc000c4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223429, sid351:w00, part=8, addr=0xc000c4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Memory Sub Parition 18: pending memory requests:
  mf: uid=219740, sid366:w00, part=9, addr=0xc0010120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107084), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219741, sid366:w00, part=9, addr=0xc0010100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107082), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220225, sid367:w00, part=9, addr=0xc0010160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220226, sid367:w00, part=9, addr=0xc0010140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107088), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223624, sid352:w04, part=9, addr=0xc000e520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223625, sid352:w04, part=9, addr=0xc000e500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224377, sid336:w00, part=9, addr=0xc0008480, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107130), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225990, sid368:w00, part=9, addr=0xc00101a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225991, sid368:w00, part=9, addr=0xc0010180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225458, sid353:w04, part=9, addr=0xc000e540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224376, sid336:w00, part=9, addr=0xc00084a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107131), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_018:
MSHR contents

Memory Sub Parition 19: pending memory requests:
  mf: uid=221325, sid367:w04, part=9, addr=0xc0012160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221326, sid367:w04, part=9, addr=0xc0012140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224488, sid353:w00, part=9, addr=0xc000c560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107153), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224489, sid353:w00, part=9, addr=0xc000c540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225842, sid336:w04, part=9, addr=0xc000a480, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107148), 0xe8b0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225841, sid336:w04, part=9, addr=0xc000a4a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107149), 0xe8b0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=222490, sid352:w00, part=9, addr=0xc000c500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220903, sid366:w04, part=9, addr=0xc0012100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222489, sid352:w00, part=9, addr=0xc000c520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220902, sid366:w04, part=9, addr=0xc0012120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Memory Sub Parition 20: pending memory requests:
  mf: uid=215686, sid347:w00, part=10, addr=0xc0008760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107047), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215687, sid347:w00, part=10, addr=0xc0008740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219362, sid348:w00, part=10, addr=0xc00087a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219363, sid348:w00, part=10, addr=0xc0008780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107078), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219826, sid349:w00, part=10, addr=0xc00087e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219827, sid349:w00, part=10, addr=0xc00087c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107084), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223073, sid370:w00, part=10, addr=0xc0010220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223074, sid370:w00, part=10, addr=0xc0010200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224026, sid371:w00, part=10, addr=0xc0010260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224027, sid371:w00, part=10, addr=0xc0010240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224829, sid357:w04, part=10, addr=0xc000e660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224830, sid357:w04, part=10, addr=0xc000e640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222975, sid356:w04, part=10, addr=0xc000e620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222976, sid356:w04, part=10, addr=0xc000e600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_020:
MSHR contents

Memory Sub Parition 21: pending memory requests:
  mf: uid=216798, sid347:w04, part=10, addr=0xc000a740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220509, sid348:w04, part=10, addr=0xc000a7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220510, sid348:w04, part=10, addr=0xc000a780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220969, sid349:w04, part=10, addr=0xc000a7e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220970, sid349:w04, part=10, addr=0xc000a7c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222389, sid356:w00, part=10, addr=0xc000c620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222390, sid356:w00, part=10, addr=0xc000c600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223727, sid357:w00, part=10, addr=0xc000c660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223728, sid357:w00, part=10, addr=0xc000c640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225082, sid371:w04, part=10, addr=0xc0012260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225083, sid371:w04, part=10, addr=0xc0012240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224215, sid370:w04, part=10, addr=0xc0012200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216797, sid347:w04, part=10, addr=0xc000a760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224214, sid370:w04, part=10, addr=0xc0012220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Memory Sub Parition 22: pending memory requests:
  mf: uid=213423, sid392:w00, part=11, addr=0xc00180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107013), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213424, sid392:w00, part=11, addr=0xc0018080, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (107172), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213796, sid344:w00, part=11, addr=0xc00086a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107023), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213797, sid344:w00, part=11, addr=0xc0008680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213980, sid343:w00, part=11, addr=0xc0008660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107022), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213981, sid343:w00, part=11, addr=0xc0008640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214375, sid393:w00, part=11, addr=0xc00180e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214376, sid393:w00, part=11, addr=0xc00180c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215780, sid345:w00, part=11, addr=0xc00086e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215781, sid345:w00, part=11, addr=0xc00086c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216005, sid377:w00, part=11, addr=0xc00103e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107047), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216006, sid377:w00, part=11, addr=0xc00103c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219381, sid374:w00, part=11, addr=0xc0010320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219382, sid374:w00, part=11, addr=0xc0010300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219474, sid375:w00, part=11, addr=0xc0010360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107084), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219475, sid375:w00, part=11, addr=0xc0010340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107083), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221889, sid435:w05, part=11, addr=0xc00268e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221890, sid435:w05, part=11, addr=0xc00268c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222151, sid434:w05, part=11, addr=0xc00268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222152, sid434:w05, part=11, addr=0xc0026880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222592, sid360:w04, part=11, addr=0xc000e720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222593, sid360:w04, part=11, addr=0xc000e700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223414, sid504:w01, part=11, addr=0xc0038ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223415, sid504:w01, part=11, addr=0xc0038c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226273, sid505:w01, part=11, addr=0xc0038ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226274, sid505:w01, part=11, addr=0xc0038cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_022:
MSHR contents

Memory Sub Parition 23: pending memory requests:
  mf: uid=212919, sid342:w04, part=11, addr=0xc000a620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107013), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=212920, sid342:w04, part=11, addr=0xc000a600, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (107172), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=212934, sid376:w04, part=11, addr=0xc00123a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107017), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=212935, sid376:w04, part=11, addr=0xc0012380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214355, sid344:w04, part=11, addr=0xc000a6a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107034), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214356, sid344:w04, part=11, addr=0xc000a680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214568, sid392:w04, part=11, addr=0xc001a0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214569, sid392:w04, part=11, addr=0xc001a080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215115, sid343:w04, part=11, addr=0xc000a660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107060), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215116, sid343:w04, part=11, addr=0xc000a640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215131, sid393:w04, part=11, addr=0xc001a0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215132, sid393:w04, part=11, addr=0xc001a0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107048), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216365, sid345:w04, part=11, addr=0xc000a6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107062), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216366, sid345:w04, part=11, addr=0xc000a6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107061), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219935, sid374:w04, part=11, addr=0xc0012320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219936, sid374:w04, part=11, addr=0xc0012300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220622, sid375:w04, part=11, addr=0xc0012360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220623, sid375:w04, part=11, addr=0xc0012340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221444, sid434:w01, part=11, addr=0xc00248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221445, sid434:w01, part=11, addr=0xc0024880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222026, sid360:w00, part=11, addr=0xc000c720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222027, sid360:w00, part=11, addr=0xc000c700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222219, sid361:w00, part=11, addr=0xc000c760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222220, sid361:w00, part=11, addr=0xc000c740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222625, sid435:w01, part=11, addr=0xc00248e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222626, sid435:w01, part=11, addr=0xc00248c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223368, sid362:w00, part=11, addr=0xc000c7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223369, sid362:w00, part=11, addr=0xc000c780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224180, sid504:w05, part=11, addr=0xc003aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224181, sid504:w05, part=11, addr=0xc003ac80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225830, sid505:w05, part=11, addr=0xc003ace0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107152), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225831, sid505:w05, part=11, addr=0xc003acc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223444, sid363:w00, part=11, addr=0xc000c7e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223445, sid363:w00, part=11, addr=0xc000c7c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217081, sid377:w04, part=11, addr=0xc00123c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217080, sid377:w04, part=11, addr=0xc00123e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Memory Sub Parition 24: pending memory requests:
  mf: uid=213211, sid365:w00, part=12, addr=0xc00104e0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (107172), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213212, sid365:w00, part=12, addr=0xc00104c0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (107172), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214743, sid340:w00, part=12, addr=0xc00081a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107037), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214744, sid340:w00, part=12, addr=0xc0008180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107036), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216070, sid341:w00, part=12, addr=0xc00081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216071, sid341:w00, part=12, addr=0xc00081c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227011, sid402:w00, part=12, addr=0xc0018720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227012, sid402:w00, part=12, addr=0xc0018700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107165), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227397, sid338:w00, part=12, addr=0xc0008100, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107170), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=227426, sid403:w00, part=12, addr=0xc0018740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227396, sid338:w00, part=12, addr=0xc0008120, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107172), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223915, sid350:w04, part=12, addr=0xc000e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223916, sid350:w04, part=12, addr=0xc000e080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224649, sid351:w04, part=12, addr=0xc000e0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224648, sid351:w04, part=12, addr=0xc000e0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_024:
MSHR contents

Memory Sub Parition 25: pending memory requests:
  mf: uid=214360, sid365:w04, part=12, addr=0xc00124e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214361, sid365:w04, part=12, addr=0xc00124c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215873, sid340:w04, part=12, addr=0xc000a1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215874, sid340:w04, part=12, addr=0xc000a180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107067), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216896, sid341:w04, part=12, addr=0xc000a1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107073), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216897, sid341:w04, part=12, addr=0xc000a1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107072), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222773, sid350:w00, part=12, addr=0xc000c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223544, sid351:w00, part=12, addr=0xc000c0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222774, sid350:w00, part=12, addr=0xc000c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223543, sid351:w00, part=12, addr=0xc000c0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Memory Sub Parition 26: pending memory requests:
  mf: uid=219649, sid366:w00, part=13, addr=0xc0010520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107081), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219650, sid366:w00, part=13, addr=0xc0010500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220124, sid367:w00, part=13, addr=0xc0010560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107087), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220125, sid367:w00, part=13, addr=0xc0010540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225908, sid368:w00, part=13, addr=0xc00105a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107165), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225909, sid368:w00, part=13, addr=0xc0010580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223731, sid352:w04, part=13, addr=0xc000e120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223732, sid352:w04, part=13, addr=0xc000e100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107152), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224482, sid336:w00, part=13, addr=0xc00080a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107133), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=224483, sid336:w00, part=13, addr=0xc0008080, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107132), 0xe8b0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_026:
MSHR contents

Memory Sub Parition 27: pending memory requests:
  mf: uid=220796, sid366:w04, part=13, addr=0xc0012520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220797, sid366:w04, part=13, addr=0xc0012500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221250, sid367:w04, part=13, addr=0xc0012560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221251, sid367:w04, part=13, addr=0xc0012540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222584, sid352:w00, part=13, addr=0xc000c120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222585, sid352:w00, part=13, addr=0xc000c100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225903, sid336:w04, part=13, addr=0xc000a0a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107151), 0xe8b0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225904, sid336:w04, part=13, addr=0xc000a080, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107150), 0xe8b0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=224568, sid353:w00, part=13, addr=0xc000c140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224567, sid353:w00, part=13, addr=0xc000c160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Memory Sub Parition 28: pending memory requests:
  mf: uid=223056, sid356:w04, part=14, addr=0xc000e200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215783, sid347:w00, part=14, addr=0xc0008360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215784, sid347:w00, part=14, addr=0xc0008340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107048), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219463, sid348:w00, part=14, addr=0xc00083a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107082), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219464, sid348:w00, part=14, addr=0xc0008380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219915, sid349:w00, part=14, addr=0xc00083e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107087), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219916, sid349:w00, part=14, addr=0xc00083c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222989, sid370:w00, part=14, addr=0xc0010620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222990, sid370:w00, part=14, addr=0xc0010600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223933, sid371:w00, part=14, addr=0xc0010660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223934, sid371:w00, part=14, addr=0xc0010640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224910, sid357:w04, part=14, addr=0xc000e240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223055, sid356:w04, part=14, addr=0xc000e220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224909, sid357:w04, part=14, addr=0xc000e260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_028:
MSHR contents

Memory Sub Parition 29: pending memory requests:
  mf: uid=216898, sid347:w04, part=14, addr=0xc000a360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107071), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216899, sid347:w04, part=14, addr=0xc000a340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107070), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220603, sid348:w04, part=14, addr=0xc000a3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220604, sid348:w04, part=14, addr=0xc000a380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221079, sid349:w04, part=14, addr=0xc000a3e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221080, sid349:w04, part=14, addr=0xc000a3c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222494, sid356:w00, part=14, addr=0xc000c220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222495, sid356:w00, part=14, addr=0xc000c200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224127, sid370:w04, part=14, addr=0xc0012620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224128, sid370:w04, part=14, addr=0xc0012600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224992, sid371:w04, part=14, addr=0xc0012660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224993, sid371:w04, part=14, addr=0xc0012640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223811, sid357:w00, part=14, addr=0xc000c240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223810, sid357:w00, part=14, addr=0xc000c260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Memory Sub Parition 30: pending memory requests:
  mf: uid=213323, sid392:w00, part=15, addr=0xc00184a0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (107172), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213876, sid344:w00, part=15, addr=0xc00082a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107025), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213877, sid344:w00, part=15, addr=0xc0008280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214053, sid343:w00, part=15, addr=0xc0008240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107023), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214052, sid343:w00, part=15, addr=0xc0008260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214268, sid393:w00, part=15, addr=0xc00184e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107022), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214269, sid393:w00, part=15, addr=0xc00184c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215880, sid345:w00, part=15, addr=0xc00082e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215881, sid345:w00, part=15, addr=0xc00082c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107051), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215893, sid377:w00, part=15, addr=0xc00107e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215894, sid377:w00, part=15, addr=0xc00107c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219297, sid374:w00, part=15, addr=0xc0010720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107083), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219298, sid374:w00, part=15, addr=0xc0010700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107082), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219384, sid375:w00, part=15, addr=0xc0010760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107081), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219385, sid375:w00, part=15, addr=0xc0010740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221785, sid435:w05, part=15, addr=0xc0026ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221786, sid435:w05, part=15, addr=0xc0026cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222063, sid434:w05, part=15, addr=0xc0026ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222064, sid434:w05, part=15, addr=0xc0026c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222681, sid360:w04, part=15, addr=0xc000e320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222682, sid360:w04, part=15, addr=0xc000e300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223528, sid504:w01, part=15, addr=0xc00388a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223529, sid504:w01, part=15, addr=0xc0038880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226343, sid505:w01, part=15, addr=0xc00388e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226344, sid505:w01, part=15, addr=0xc00388c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107165), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_030:
MSHR contents

Memory Sub Parition 31: pending memory requests:
  mf: uid=212842, sid376:w04, part=15, addr=0xc0012780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107013), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213000, sid342:w04, part=15, addr=0xc000a220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213001, sid342:w04, part=15, addr=0xc000a200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107014), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214436, sid344:w04, part=15, addr=0xc000a2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107038), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214437, sid344:w04, part=15, addr=0xc000a280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107035), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214469, sid392:w04, part=15, addr=0xc001a4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214470, sid392:w04, part=15, addr=0xc001a480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215042, sid393:w04, part=15, addr=0xc001a4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107047), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215043, sid393:w04, part=15, addr=0xc001a4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215200, sid343:w04, part=15, addr=0xc000a260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107064), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215201, sid343:w04, part=15, addr=0xc000a240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216442, sid345:w04, part=15, addr=0xc000a2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107065), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216443, sid345:w04, part=15, addr=0xc000a2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107063), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219837, sid374:w04, part=15, addr=0xc0012720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219838, sid374:w04, part=15, addr=0xc0012700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220532, sid375:w04, part=15, addr=0xc0012760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220533, sid375:w04, part=15, addr=0xc0012740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221360, sid434:w01, part=15, addr=0xc0024ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221361, sid434:w01, part=15, addr=0xc0024c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222122, sid360:w00, part=15, addr=0xc000c320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222123, sid360:w00, part=15, addr=0xc000c300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222312, sid361:w00, part=15, addr=0xc000c360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222313, sid361:w00, part=15, addr=0xc000c340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222529, sid435:w01, part=15, addr=0xc0024ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222530, sid435:w01, part=15, addr=0xc0024cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w01[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223441, sid362:w00, part=15, addr=0xc000c3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223442, sid362:w00, part=15, addr=0xc000c380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223555, sid363:w00, part=15, addr=0xc000c3e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223556, sid363:w00, part=15, addr=0xc000c3c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107165), 0xe8a0 w00[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224281, sid504:w05, part=15, addr=0xc003a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224282, sid504:w05, part=15, addr=0xc003a880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225891, sid505:w05, part=15, addr=0xc003a8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225892, sid505:w05, part=15, addr=0xc003a8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107153), 0xe8a0 w05[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=212841, sid376:w04, part=15, addr=0xc00127a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107015), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216987, sid377:w04, part=15, addr=0xc00127e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107067), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216988, sid377:w04, part=15, addr=0xc00127c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107066), 0xe8a0 w04[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Memory Sub Parition 32: pending memory requests:
  mf: uid=213883, sid365:w03, part=16, addr=0xc00118e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107025), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213884, sid365:w03, part=16, addr=0xc00118c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215197, sid340:w03, part=16, addr=0xc0009da0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107051), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215198, sid340:w03, part=16, addr=0xc0009d80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107049), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217301, sid341:w03, part=16, addr=0xc0009de0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107077), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217302, sid341:w03, part=16, addr=0xc0009dc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222486, sid350:w07, part=16, addr=0xc000fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222487, sid350:w07, part=16, addr=0xc000fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223169, sid351:w07, part=16, addr=0xc000fcc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223168, sid351:w07, part=16, addr=0xc000fce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_032:
MSHR contents

Memory Sub Parition 33: pending memory requests:
  mf: uid=214427, sid340:w07, part=16, addr=0xc000bda0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214428, sid340:w07, part=16, addr=0xc000bd80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216615, sid341:w07, part=16, addr=0xc000bde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216616, sid341:w07, part=16, addr=0xc000bdc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107068), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224380, sid351:w03, part=16, addr=0xc000dcc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226860, sid402:w07, part=16, addr=0xc001bb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226861, sid402:w07, part=16, addr=0xc001bb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227262, sid403:w07, part=16, addr=0xc001bb60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227263, sid403:w07, part=16, addr=0xc001bb40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226516, sid338:w07, part=16, addr=0xc000bd20, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107158), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223247, sid350:w03, part=16, addr=0xc000dc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224379, sid351:w03, part=16, addr=0xc000dce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226517, sid338:w07, part=16, addr=0xc000bd00, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107157), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223246, sid350:w03, part=16, addr=0xc000dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Memory Sub Parition 34: pending memory requests:
  mf: uid=221156, sid367:w03, part=17, addr=0xc0011960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221157, sid367:w03, part=17, addr=0xc0011940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222305, sid352:w07, part=17, addr=0xc000fd20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222306, sid352:w07, part=17, addr=0xc000fd00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224297, sid353:w07, part=17, addr=0xc000fd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225390, sid336:w03, part=17, addr=0xc0009ca0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107144), 0xe8b0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225391, sid336:w03, part=17, addr=0xc0009c80, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107142), 0xe8b0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=220720, sid366:w03, part=17, addr=0xc0011900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220719, sid366:w03, part=17, addr=0xc0011920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224296, sid353:w07, part=17, addr=0xc000fd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_034:
MSHR contents

Memory Sub Parition 35: pending memory requests:
  mf: uid=219467, sid366:w07, part=17, addr=0xc0013920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219468, sid366:w07, part=17, addr=0xc0013900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107078), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219929, sid367:w07, part=17, addr=0xc0013960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219930, sid367:w07, part=17, addr=0xc0013940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107083), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223058, sid352:w03, part=17, addr=0xc000dd20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223059, sid352:w03, part=17, addr=0xc000dd00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224990, sid353:w03, part=17, addr=0xc000dd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107165), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225848, sid368:w07, part=17, addr=0xc00139a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225849, sid368:w07, part=17, addr=0xc0013980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227652, sid337:w07, part=17, addr=0xc000bcc0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107172), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=223999, sid336:w07, part=17, addr=0xc000bca0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107127), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=224989, sid353:w03, part=17, addr=0xc000dd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224000, sid336:w07, part=17, addr=0xc000bc80, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107126), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Memory Sub Parition 36: pending memory requests:
  mf: uid=216263, sid347:w03, part=18, addr=0xc0009f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107060), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216264, sid347:w03, part=18, addr=0xc0009f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219912, sid348:w03, part=18, addr=0xc0009fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219913, sid348:w03, part=18, addr=0xc0009f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107090), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220411, sid349:w03, part=18, addr=0xc0009fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220412, sid349:w03, part=18, addr=0xc0009fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222210, sid356:w07, part=18, addr=0xc000fe00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224023, sid370:w03, part=18, addr=0xc0011a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224024, sid370:w03, part=18, addr=0xc0011a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224570, sid371:w03, part=18, addr=0xc0011a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107153), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223549, sid357:w07, part=18, addr=0xc000fe60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223550, sid357:w07, part=18, addr=0xc000fe40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222209, sid356:w07, part=18, addr=0xc000fe20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224571, sid371:w03, part=18, addr=0xc0011a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107152), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_036:
MSHR contents

Memory Sub Parition 37: pending memory requests:
  mf: uid=215491, sid347:w07, part=18, addr=0xc000bf60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107040), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215492, sid347:w07, part=18, addr=0xc000bf40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219190, sid348:w07, part=18, addr=0xc000bfa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107075), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219191, sid348:w07, part=18, addr=0xc000bf80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107074), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219645, sid349:w07, part=18, addr=0xc000bfe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219646, sid349:w07, part=18, addr=0xc000bfc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224299, sid357:w03, part=18, addr=0xc000de60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107158), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224300, sid357:w03, part=18, addr=0xc000de40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222796, sid370:w07, part=18, addr=0xc0013a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223820, sid371:w07, part=18, addr=0xc0013a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222795, sid370:w07, part=18, addr=0xc0013a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223819, sid371:w07, part=18, addr=0xc0013a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222783, sid356:w03, part=18, addr=0xc000de00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222782, sid356:w03, part=18, addr=0xc000de20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Memory Sub Parition 38: pending memory requests:
  mf: uid=212745, sid376:w03, part=19, addr=0xc0011ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (107172), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=212746, sid376:w03, part=19, addr=0xc0011b80, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (107172), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213295, sid342:w03, part=19, addr=0xc0009e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213296, sid342:w03, part=19, addr=0xc0009e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107025), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214003, sid392:w03, part=19, addr=0xc00198a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107029), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214004, sid392:w03, part=19, addr=0xc0019880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214170, sid344:w03, part=19, addr=0xc0009ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214171, sid344:w03, part=19, addr=0xc0009e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214551, sid343:w03, part=19, addr=0xc0009e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214552, sid343:w03, part=19, addr=0xc0009e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107038), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214940, sid393:w03, part=19, addr=0xc00198e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214941, sid393:w03, part=19, addr=0xc00198c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107043), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216563, sid377:w03, part=19, addr=0xc0011be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107061), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216564, sid377:w03, part=19, addr=0xc0011bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107060), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216723, sid345:w03, part=19, addr=0xc0009ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107071), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216724, sid345:w03, part=19, addr=0xc0009ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219747, sid374:w03, part=19, addr=0xc0011b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219748, sid374:w03, part=19, addr=0xc0011b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220422, sid375:w03, part=19, addr=0xc0011b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220423, sid375:w03, part=19, addr=0xc0011b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220937, sid434:w06, part=19, addr=0xc00270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220938, sid434:w06, part=19, addr=0xc0027080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221707, sid435:w06, part=19, addr=0xc00270e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221708, sid435:w06, part=19, addr=0xc00270c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222029, sid361:w07, part=19, addr=0xc000ff60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222030, sid361:w07, part=19, addr=0xc000ff40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223183, sid362:w07, part=19, addr=0xc000ffa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223184, sid362:w07, part=19, addr=0xc000ff80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223262, sid363:w07, part=19, addr=0xc000ffe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107153), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223263, sid363:w07, part=19, addr=0xc000ffc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223981, sid504:w02, part=19, addr=0xc00394a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223982, sid504:w02, part=19, addr=0xc0039480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225978, sid505:w02, part=19, addr=0xc00394e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225979, sid505:w02, part=19, addr=0xc00394c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221841, sid360:w07, part=19, addr=0xc000ff20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221842, sid360:w07, part=19, addr=0xc000ff00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_038:
MSHR contents

Memory Sub Parition 39: pending memory requests:
  mf: uid=213604, sid344:w07, part=19, addr=0xc000bea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213605, sid344:w07, part=19, addr=0xc000be80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107014), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213793, sid343:w07, part=19, addr=0xc000be60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107015), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213794, sid343:w07, part=19, addr=0xc000be40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107013), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214082, sid393:w07, part=19, addr=0xc001b8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214083, sid393:w07, part=19, addr=0xc001b8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215579, sid345:w07, part=19, addr=0xc000bee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215580, sid345:w07, part=19, addr=0xc000bec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219202, sid374:w07, part=19, addr=0xc0013b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219203, sid374:w07, part=19, addr=0xc0013b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219205, sid375:w07, part=19, addr=0xc0013b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107078), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219206, sid375:w07, part=19, addr=0xc0013b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221965, sid434:w02, part=19, addr=0xc0025080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221964, sid434:w02, part=19, addr=0xc00250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222066, sid435:w02, part=19, addr=0xc00250e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222067, sid435:w02, part=19, addr=0xc00250c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222789, sid361:w03, part=19, addr=0xc000df60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222790, sid361:w03, part=19, addr=0xc000df40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222850, sid504:w06, part=19, addr=0xc003b4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222851, sid504:w06, part=19, addr=0xc003b480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226595, sid505:w06, part=19, addr=0xc003b4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215804, sid377:w07, part=19, addr=0xc0013be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107043), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215805, sid377:w07, part=19, addr=0xc0013bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107041), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Memory Sub Parition 40: pending memory requests:
  mf: uid=213803, sid365:w03, part=20, addr=0xc0011ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107023), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213804, sid365:w03, part=20, addr=0xc0011cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107022), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215295, sid340:w03, part=20, addr=0xc00099a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107056), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215296, sid340:w03, part=20, addr=0xc0009980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217397, sid341:w03, part=20, addr=0xc00099e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107078), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217398, sid341:w03, part=20, addr=0xc00099c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107077), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222580, sid350:w07, part=20, addr=0xc000f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222579, sid350:w07, part=20, addr=0xc000f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223250, sid351:w07, part=20, addr=0xc000f8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223249, sid351:w07, part=20, addr=0xc000f8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_040:
MSHR contents

Memory Sub Parition 41: pending memory requests:
  mf: uid=214548, sid340:w07, part=20, addr=0xc000b9a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107029), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214549, sid340:w07, part=20, addr=0xc000b980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216718, sid341:w07, part=20, addr=0xc000b9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107070), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216719, sid341:w07, part=20, addr=0xc000b9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107069), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224486, sid351:w03, part=20, addr=0xc000d8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226604, sid338:w07, part=20, addr=0xc000b900, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107161), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=226780, sid402:w07, part=20, addr=0xc001bf20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226781, sid402:w07, part=20, addr=0xc001bf00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226603, sid338:w07, part=20, addr=0xc000b920, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107163), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=224485, sid351:w03, part=20, addr=0xc000d8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227180, sid403:w07, part=20, addr=0xc001bf40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107166), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227179, sid403:w07, part=20, addr=0xc001bf60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223356, sid350:w03, part=20, addr=0xc000d880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223355, sid350:w03, part=20, addr=0xc000d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Memory Sub Parition 42: pending memory requests:
  mf: uid=220614, sid366:w03, part=21, addr=0xc0011d20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220615, sid366:w03, part=21, addr=0xc0011d00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221086, sid367:w03, part=21, addr=0xc0011d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221087, sid367:w03, part=21, addr=0xc0011d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224382, sid353:w07, part=21, addr=0xc000f960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224383, sid353:w07, part=21, addr=0xc000f940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225455, sid336:w03, part=21, addr=0xc00098a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107145), 0xe8b0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225456, sid336:w03, part=21, addr=0xc0009880, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107144), 0xe8b0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=226210, sid368:w03, part=21, addr=0xc0011da0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226211, sid368:w03, part=21, addr=0xc0011d80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222394, sid352:w07, part=21, addr=0xc000f920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222395, sid352:w07, part=21, addr=0xc000f900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_042:
MSHR contents

Memory Sub Parition 43: pending memory requests:
  mf: uid=219375, sid366:w07, part=21, addr=0xc0013d20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107077), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219376, sid366:w07, part=21, addr=0xc0013d00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219831, sid367:w07, part=21, addr=0xc0013d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107082), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219832, sid367:w07, part=21, addr=0xc0013d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107081), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223176, sid352:w03, part=21, addr=0xc000d920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223177, sid352:w03, part=21, addr=0xc000d900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224110, sid336:w07, part=21, addr=0xc000b880, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107128), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225758, sid368:w07, part=21, addr=0xc0013da0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225759, sid368:w07, part=21, addr=0xc0013d80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225073, sid353:w03, part=21, addr=0xc000d960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225074, sid353:w03, part=21, addr=0xc000d940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224109, sid336:w07, part=21, addr=0xc000b8a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107129), 0xe8b0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Memory Sub Parition 44: pending memory requests:
  mf: uid=216368, sid347:w03, part=22, addr=0xc0009b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107062), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216369, sid347:w03, part=22, addr=0xc0009b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107061), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220020, sid348:w03, part=22, addr=0xc0009ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107093), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220021, sid348:w03, part=22, addr=0xc0009b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107092), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220512, sid349:w03, part=22, addr=0xc0009be0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220513, sid349:w03, part=22, addr=0xc0009bc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222301, sid356:w07, part=22, addr=0xc000fa20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222302, sid356:w07, part=22, addr=0xc000fa00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223621, sid357:w07, part=22, addr=0xc000fa40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223930, sid370:w03, part=22, addr=0xc0011e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223931, sid370:w03, part=22, addr=0xc0011e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224494, sid371:w03, part=22, addr=0xc0011e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224495, sid371:w03, part=22, addr=0xc0011e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107150), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223620, sid357:w07, part=22, addr=0xc000fa60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107133), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_044:
MSHR contents

Memory Sub Parition 45: pending memory requests:
  mf: uid=215582, sid347:w07, part=22, addr=0xc000bb60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215583, sid347:w07, part=22, addr=0xc000bb40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219290, sid348:w07, part=22, addr=0xc000bba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107077), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219291, sid348:w07, part=22, addr=0xc000bb80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219727, sid349:w07, part=22, addr=0xc000bbe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107083), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219728, sid349:w07, part=22, addr=0xc000bbc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107081), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222687, sid370:w07, part=22, addr=0xc0013e20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222688, sid370:w07, part=22, addr=0xc0013e00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222869, sid356:w03, part=22, addr=0xc000da20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222870, sid356:w03, part=22, addr=0xc000da00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223743, sid371:w07, part=22, addr=0xc0013e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223744, sid371:w07, part=22, addr=0xc0013e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224387, sid357:w03, part=22, addr=0xc000da60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107160), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224388, sid357:w03, part=22, addr=0xc000da40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Memory Sub Parition 46: pending memory requests:
  mf: uid=213396, sid342:w03, part=23, addr=0xc0009a20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107028), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213397, sid342:w03, part=23, addr=0xc0009a00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107027), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213905, sid392:w03, part=23, addr=0xc0019ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107026), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213906, sid392:w03, part=23, addr=0xc0019c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107025), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214247, sid344:w03, part=23, addr=0xc0009aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214248, sid344:w03, part=23, addr=0xc0009a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214631, sid343:w03, part=23, addr=0xc0009a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107043), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214632, sid343:w03, part=23, addr=0xc0009a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107041), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214862, sid393:w03, part=23, addr=0xc0019ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214863, sid393:w03, part=23, addr=0xc0019cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107040), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216796, sid345:w03, part=23, addr=0xc0009ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107070), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219653, sid374:w03, part=23, addr=0xc0011f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107093), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219654, sid374:w03, part=23, addr=0xc0011f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220335, sid375:w03, part=23, addr=0xc0011f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220336, sid375:w03, part=23, addr=0xc0011f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220837, sid434:w06, part=23, addr=0xc00274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220838, sid434:w06, part=23, addr=0xc0027480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107092), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221608, sid435:w06, part=23, addr=0xc00274e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221609, sid435:w06, part=23, addr=0xc00274c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221935, sid360:w07, part=23, addr=0xc000fb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221936, sid360:w07, part=23, addr=0xc000fb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222118, sid361:w07, part=23, addr=0xc000fb60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222119, sid361:w07, part=23, addr=0xc000fb40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223259, sid362:w07, part=23, addr=0xc000fba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223260, sid362:w07, part=23, addr=0xc000fb80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107152), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223371, sid363:w07, part=23, addr=0xc000fbe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107158), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223372, sid363:w07, part=23, addr=0xc000fbc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224093, sid504:w02, part=23, addr=0xc00390a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224094, sid504:w02, part=23, addr=0xc0039080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226038, sid505:w02, part=23, addr=0xc00390e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226039, sid505:w02, part=23, addr=0xc00390c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216795, sid345:w03, part=23, addr=0xc0009ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107071), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216457, sid377:w03, part=23, addr=0xc0011fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216458, sid377:w03, part=23, addr=0xc0011fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_046:
MSHR contents

Memory Sub Parition 47: pending memory requests:
  mf: uid=213871, sid343:w07, part=23, addr=0xc000ba60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213872, sid343:w07, part=23, addr=0xc000ba40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107016), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214006, sid393:w07, part=23, addr=0xc001bce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107018), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214007, sid393:w07, part=23, addr=0xc001bcc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107015), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215683, sid345:w07, part=23, addr=0xc000bae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215684, sid345:w07, part=23, addr=0xc000bac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215695, sid377:w07, part=23, addr=0xc0013fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107040), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215696, sid377:w07, part=23, addr=0xc0013fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219123, sid374:w07, part=23, addr=0xc0013f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107077), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219126, sid375:w07, part=23, addr=0xc0013f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107075), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219124, sid374:w07, part=23, addr=0xc0013f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107076), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219127, sid375:w07, part=23, addr=0xc0013f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107074), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221886, sid434:w02, part=23, addr=0xc00254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221887, sid434:w02, part=23, addr=0xc0025480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221966, sid435:w02, part=23, addr=0xc00254e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221967, sid435:w02, part=23, addr=0xc00254c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222876, sid361:w03, part=23, addr=0xc000db60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222877, sid361:w03, part=23, addr=0xc000db40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107159), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222957, sid504:w06, part=23, addr=0xc003b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222958, sid504:w06, part=23, addr=0xc003b080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226664, sid505:w06, part=23, addr=0xc003b0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213688, sid344:w07, part=23, addr=0xc000baa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213689, sid344:w07, part=23, addr=0xc000ba80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107017), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Memory Sub Parition 48: pending memory requests:
  mf: uid=213694, sid365:w02, part=24, addr=0xc00110e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213695, sid365:w02, part=24, addr=0xc00110c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215005, sid340:w02, part=24, addr=0xc00095a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107045), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215006, sid340:w02, part=24, addr=0xc0009580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217473, sid341:w02, part=24, addr=0xc00095c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107078), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217472, sid341:w02, part=24, addr=0xc00095e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222201, sid350:w06, part=24, addr=0xc000f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222202, sid350:w06, part=24, addr=0xc000f480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223807, sid351:w06, part=24, addr=0xc000f4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223806, sid351:w06, part=24, addr=0xc000f4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_048:
MSHR contents

Memory Sub Parition 49: pending memory requests:
  mf: uid=214163, sid340:w06, part=24, addr=0xc000b5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107022), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214164, sid340:w06, part=24, addr=0xc000b580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216438, sid341:w06, part=24, addr=0xc000b5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107065), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216439, sid341:w06, part=24, addr=0xc000b5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107062), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227423, sid402:w06, part=24, addr=0xc001b300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107171), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223052, sid350:w02, part=24, addr=0xc000d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224196, sid351:w02, part=24, addr=0xc000d4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224197, sid351:w02, part=24, addr=0xc000d4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223053, sid350:w02, part=24, addr=0xc000d480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Memory Sub Parition 50: pending memory requests:
  mf: uid=220529, sid366:w02, part=25, addr=0xc0011120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220530, sid366:w02, part=25, addr=0xc0011100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220980, sid367:w02, part=25, addr=0xc0011160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220981, sid367:w02, part=25, addr=0xc0011140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222012, sid352:w06, part=25, addr=0xc000f520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222013, sid352:w06, part=25, addr=0xc000f500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224009, sid353:w06, part=25, addr=0xc000f560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224010, sid353:w06, part=25, addr=0xc000f540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226676, sid336:w02, part=25, addr=0xc00094a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107161), 0xe8b0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=226677, sid336:w02, part=25, addr=0xc0009480, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107159), 0xe8b0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_050:
MSHR contents

Memory Sub Parition 51: pending memory requests:
  mf: uid=220122, sid366:w06, part=25, addr=0xc0013100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220617, sid367:w06, part=25, addr=0xc0013160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220618, sid367:w06, part=25, addr=0xc0013140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107092), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222873, sid352:w02, part=25, addr=0xc000d520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222874, sid352:w02, part=25, addr=0xc000d500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224826, sid353:w02, part=25, addr=0xc000d560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107162), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224827, sid353:w02, part=25, addr=0xc000d540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107161), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225071, sid336:w06, part=25, addr=0xc000b480, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107138), 0xe8b0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225070, sid336:w06, part=25, addr=0xc000b4a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107139), 0xe8b0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=220121, sid366:w06, part=25, addr=0xc0013120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107087), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225705, sid368:w06, part=25, addr=0xc0013180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107157), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225704, sid368:w06, part=25, addr=0xc00131a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107158), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Memory Sub Parition 52: pending memory requests:
  mf: uid=216079, sid347:w02, part=26, addr=0xc0009760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216080, sid347:w02, part=26, addr=0xc0009740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220317, sid348:w02, part=26, addr=0xc00097a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220318, sid348:w02, part=26, addr=0xc0009780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220788, sid349:w02, part=26, addr=0xc00097e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220789, sid349:w02, part=26, addr=0xc00097c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223251, sid357:w06, part=26, addr=0xc000f660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107121), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223252, sid357:w06, part=26, addr=0xc000f640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224399, sid371:w02, part=26, addr=0xc0011260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224400, sid371:w02, part=26, addr=0xc0011240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227804, sid518:w07, part=26, addr=0xc003fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107172), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223827, sid370:w02, part=26, addr=0xc0011200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223826, sid370:w02, part=26, addr=0xc0011220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222020, sid356:w06, part=26, addr=0xc000f620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222021, sid356:w06, part=26, addr=0xc000f600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_052:
MSHR contents

Memory Sub Parition 53: pending memory requests:
  mf: uid=215202, sid347:w06, part=26, addr=0xc000b760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107032), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215203, sid347:w06, part=26, addr=0xc000b740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219724, sid348:w06, part=26, addr=0xc000b7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107087), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219725, sid348:w06, part=26, addr=0xc000b780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220217, sid349:w06, part=26, addr=0xc000b7e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107092), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220218, sid349:w06, part=26, addr=0xc000b7c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223172, sid356:w02, part=26, addr=0xc000d620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223173, sid356:w02, part=26, addr=0xc000d600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223448, sid370:w06, part=26, addr=0xc0013220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223449, sid370:w06, part=26, addr=0xc0013200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223562, sid371:w06, part=26, addr=0xc0013260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223563, sid371:w06, part=26, addr=0xc0013240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107127), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224118, sid357:w02, part=26, addr=0xc000d660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224119, sid357:w02, part=26, addr=0xc000d640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107149), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Memory Sub Parition 54: pending memory requests:
  mf: uid=213123, sid376:w02, part=27, addr=0xc00113a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213124, sid376:w02, part=27, addr=0xc0011380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214373, sid392:w02, part=27, addr=0xc00190a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214374, sid392:w02, part=27, addr=0xc0019080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107040), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214555, sid344:w02, part=27, addr=0xc0009680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214554, sid344:w02, part=27, addr=0xc00096a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107041), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214928, sid343:w02, part=27, addr=0xc0009660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107053), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214929, sid343:w02, part=27, addr=0xc0009640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215506, sid393:w02, part=27, addr=0xc00190e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215507, sid393:w02, part=27, addr=0xc00190c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216176, sid345:w02, part=27, addr=0xc00096e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216177, sid345:w02, part=27, addr=0xc00096c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107056), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216382, sid377:w02, part=27, addr=0xc00113e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107057), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216383, sid377:w02, part=27, addr=0xc00113c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107054), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220135, sid374:w02, part=27, addr=0xc0011300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107104), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220233, sid375:w02, part=27, addr=0xc0011360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220234, sid375:w02, part=27, addr=0xc0011340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221115, sid434:w07, part=27, addr=0xc00278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221116, sid434:w07, part=27, addr=0xc0027880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221118, sid435:w07, part=27, addr=0xc00278e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221119, sid435:w07, part=27, addr=0xc00278c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221665, sid360:w06, part=27, addr=0xc000f720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221666, sid360:w06, part=27, addr=0xc000f700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107103), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221754, sid361:w06, part=27, addr=0xc000f760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221755, sid361:w06, part=27, addr=0xc000f740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222982, sid362:w06, part=27, addr=0xc000f7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222983, sid362:w06, part=27, addr=0xc000f780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107134), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223062, sid363:w06, part=27, addr=0xc000f7e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223063, sid363:w06, part=27, addr=0xc000f7c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223600, sid504:w03, part=27, addr=0xc0039ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223601, sid504:w03, part=27, addr=0xc0039c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226432, sid505:w03, part=27, addr=0xc0039ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107168), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226433, sid505:w03, part=27, addr=0xc0039cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107167), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220134, sid374:w02, part=27, addr=0xc0011320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_054:
MSHR contents

Memory Sub Parition 55: pending memory requests:
  mf: uid=213490, sid342:w06, part=27, addr=0xc000b620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107032), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213491, sid342:w06, part=27, addr=0xc000b600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107029), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213821, sid392:w06, part=27, addr=0xc001b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213822, sid392:w06, part=27, addr=0xc001b080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107021), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214352, sid343:w06, part=27, addr=0xc000b660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214353, sid343:w06, part=27, addr=0xc000b640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214761, sid393:w06, part=27, addr=0xc001b0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214762, sid393:w06, part=27, addr=0xc001b0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107036), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215498, sid377:w06, part=27, addr=0xc00133e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107038), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215499, sid377:w06, part=27, addr=0xc00133c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107035), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219026, sid374:w06, part=27, addr=0xc0013320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107074), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219027, sid374:w06, part=27, addr=0xc0013300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107073), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219840, sid375:w06, part=27, addr=0xc0013360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219841, sid375:w06, part=27, addr=0xc0013340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107087), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221612, sid434:w03, part=27, addr=0xc00258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107116), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221613, sid434:w03, part=27, addr=0xc0025880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107115), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222253, sid435:w03, part=27, addr=0xc00258e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222254, sid435:w03, part=27, addr=0xc00258c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222595, sid361:w02, part=27, addr=0xc000d760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107144), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222596, sid361:w02, part=27, addr=0xc000d740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223040, sid504:w07, part=27, addr=0xc003bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107118), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223041, sid504:w07, part=27, addr=0xc003bc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107117), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225531, sid505:w07, part=27, addr=0xc003bce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225532, sid505:w07, part=27, addr=0xc003bcc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107143), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222402, sid360:w02, part=27, addr=0xc000d700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215385, sid345:w06, part=27, addr=0xc000b6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107034), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215384, sid345:w06, part=27, addr=0xc000b6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107037), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222401, sid360:w02, part=27, addr=0xc000d720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107141), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Memory Sub Parition 56: pending memory requests:
  mf: uid=213613, sid365:w02, part=28, addr=0xc00114e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213614, sid365:w02, part=28, addr=0xc00114c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107018), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215113, sid340:w02, part=28, addr=0xc00091a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107047), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215114, sid340:w02, part=28, addr=0xc0009180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107046), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217562, sid341:w02, part=28, addr=0xc00091e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107080), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=217563, sid341:w02, part=28, addr=0xc00091c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107079), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222298, sid350:w06, part=28, addr=0xc000f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107110), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222299, sid350:w06, part=28, addr=0xc000f080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107109), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223918, sid351:w06, part=28, addr=0xc000f0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223917, sid351:w06, part=28, addr=0xc000f0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107129), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_056:
MSHR contents

Memory Sub Parition 57: pending memory requests:
  mf: uid=214237, sid340:w06, part=28, addr=0xc000b1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107024), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214238, sid340:w06, part=28, addr=0xc000b180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107023), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216546, sid341:w06, part=28, addr=0xc000b1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107067), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216547, sid341:w06, part=28, addr=0xc000b1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107066), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227351, sid402:w06, part=28, addr=0xc001b720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=227352, sid402:w06, part=28, addr=0xc001b700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223166, sid350:w02, part=28, addr=0xc000d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107126), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224293, sid351:w02, part=28, addr=0xc000d0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223167, sid350:w02, part=28, addr=0xc000d080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224294, sid351:w02, part=28, addr=0xc000d0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107136), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Memory Sub Parition 58: pending memory requests:
  mf: uid=220417, sid366:w02, part=29, addr=0xc0011520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220418, sid366:w02, part=29, addr=0xc0011500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107093), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222115, sid352:w06, part=29, addr=0xc000f120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222116, sid352:w06, part=29, addr=0xc000f100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226763, sid336:w02, part=29, addr=0xc00090a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107164), 0xe8b0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=226764, sid336:w02, part=29, addr=0xc0009080, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107163), 0xe8b0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=224115, sid353:w06, part=29, addr=0xc000f160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220905, sid367:w02, part=29, addr=0xc0011540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224116, sid353:w06, part=29, addr=0xc000f140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220904, sid367:w02, part=29, addr=0xc0011560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_058:
MSHR contents

Memory Sub Parition 59: pending memory requests:
  mf: uid=220026, sid366:w06, part=29, addr=0xc0013520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220027, sid366:w06, part=29, addr=0xc0013500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107084), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220522, sid367:w06, part=29, addr=0xc0013560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107091), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220523, sid367:w06, part=29, addr=0xc0013540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107090), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222980, sid352:w02, part=29, addr=0xc000d120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107130), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222981, sid352:w02, part=29, addr=0xc000d100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107128), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225152, sid336:w06, part=29, addr=0xc000b080, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107140), 0xe8b0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
  mf: uid=225609, sid368:w06, part=29, addr=0xc00135a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107156), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225610, sid368:w06, part=29, addr=0xc0013580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224906, sid353:w02, part=29, addr=0xc000d140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107163), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224905, sid353:w02, part=29, addr=0xc000d160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107164), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225151, sid336:w06, part=29, addr=0xc000b0a0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (107141), 0xe8b0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8b0 (lud-rodinia-3.10.sm_62.ptx:1594) st.global.f32 [%rd8], %f52;
Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Memory Sub Parition 60: pending memory requests:
  mf: uid=216179, sid347:w02, part=30, addr=0xc0009360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107056), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216180, sid347:w02, part=30, addr=0xc0009340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220409, sid348:w02, part=30, addr=0xc00093a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220410, sid348:w02, part=30, addr=0xc0009380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107100), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220896, sid349:w02, part=30, addr=0xc00093e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107106), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220897, sid349:w02, part=30, addr=0xc00093c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107105), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222112, sid356:w06, part=30, addr=0xc000f220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222113, sid356:w06, part=30, addr=0xc000f200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107107), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223740, sid370:w02, part=30, addr=0xc0011620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107137), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223741, sid370:w02, part=30, addr=0xc0011600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107135), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224310, sid371:w02, part=30, addr=0xc0011660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224311, sid371:w02, part=30, addr=0xc0011640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223362, sid357:w06, part=30, addr=0xc000f260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223363, sid357:w06, part=30, addr=0xc000f240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_060:
MSHR contents

Memory Sub Parition 61: pending memory requests:
  mf: uid=215300, sid347:w06, part=30, addr=0xc000b360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107034), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215301, sid347:w06, part=30, addr=0xc000b340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219823, sid348:w06, part=30, addr=0xc000b3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107089), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219824, sid348:w06, part=30, addr=0xc000b380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107088), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220312, sid349:w06, part=30, addr=0xc000b3e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220313, sid349:w06, part=30, addr=0xc000b3c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107093), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223255, sid356:w02, part=30, addr=0xc000d220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223256, sid356:w02, part=30, addr=0xc000d200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223451, sid371:w06, part=30, addr=0xc0013660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107125), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223452, sid371:w06, part=30, addr=0xc0013640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107123), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223377, sid370:w06, part=30, addr=0xc0013600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224203, sid357:w02, part=30, addr=0xc000d240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107154), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223376, sid370:w06, part=30, addr=0xc0013620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=224202, sid357:w02, part=30, addr=0xc000d260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107155), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Memory Sub Parition 62: pending memory requests:
  mf: uid=212814, sid342:w02, part=31, addr=0xc0009220, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (107172), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213028, sid376:w02, part=31, addr=0xc00117a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107018), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213029, sid376:w02, part=31, addr=0xc0011780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107017), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214277, sid392:w02, part=31, addr=0xc00194a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214278, sid392:w02, part=31, addr=0xc0019480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107037), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214639, sid344:w02, part=31, addr=0xc00092a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107044), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214640, sid344:w02, part=31, addr=0xc0009280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107042), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215009, sid343:w02, part=31, addr=0xc0009260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107057), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215010, sid343:w02, part=31, addr=0xc0009240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107055), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215415, sid393:w02, part=31, addr=0xc00194e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107051), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215416, sid393:w02, part=31, addr=0xc00194c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107050), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216261, sid345:w02, part=31, addr=0xc00092c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107058), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220029, sid374:w02, part=31, addr=0xc0011720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107102), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220030, sid374:w02, part=31, addr=0xc0011700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107101), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220136, sid375:w02, part=31, addr=0xc0011760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107096), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=220137, sid375:w02, part=31, addr=0xc0011740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107094), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221024, sid435:w07, part=31, addr=0xc0027ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107097), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221021, sid434:w07, part=31, addr=0xc0027ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107099), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221022, sid434:w07, part=31, addr=0xc0027c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107098), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221025, sid435:w07, part=31, addr=0xc0027cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107095), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221751, sid360:w06, part=31, addr=0xc000f320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107111), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221752, sid360:w06, part=31, addr=0xc000f300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107108), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223068, sid362:w06, part=31, addr=0xc000f3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107139), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223069, sid362:w06, part=31, addr=0xc000f380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107138), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223186, sid363:w06, part=31, addr=0xc000f3e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223187, sid363:w06, part=31, addr=0xc000f3c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107140), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223711, sid504:w03, part=31, addr=0xc00398a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107132), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223712, sid504:w03, part=31, addr=0xc0039880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107131), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226505, sid505:w03, part=31, addr=0xc00398e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107170), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=226506, sid505:w03, part=31, addr=0xc00398c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107169), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216277, sid377:w02, part=31, addr=0xc00117c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107052), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221844, sid361:w06, part=31, addr=0xc000f360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221845, sid361:w06, part=31, addr=0xc000f340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107112), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216276, sid377:w02, part=31, addr=0xc00117e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107053), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=216260, sid345:w02, part=31, addr=0xc00092e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107059), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_062:
MSHR contents

Memory Sub Parition 63: pending memory requests:
  mf: uid=213601, sid342:w06, part=31, addr=0xc000b220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107036), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213602, sid342:w06, part=31, addr=0xc000b200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107030), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213715, sid392:w06, part=31, addr=0xc001b4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107020), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213716, sid392:w06, part=31, addr=0xc001b480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107019), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214431, sid343:w06, part=31, addr=0xc000b260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107037), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214432, sid343:w06, part=31, addr=0xc000b240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107035), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214664, sid393:w06, part=31, addr=0xc001b4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107034), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=214665, sid393:w06, part=31, addr=0xc001b4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107032), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215405, sid377:w06, part=31, addr=0xc00137e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107033), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215406, sid377:w06, part=31, addr=0xc00137c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107031), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215488, sid345:w06, part=31, addr=0xc000b2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107039), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=215489, sid345:w06, part=31, addr=0xc000b2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107038), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=218953, sid374:w06, part=31, addr=0xc0013720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107072), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=218954, sid374:w06, part=31, addr=0xc0013700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107071), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219743, sid375:w06, part=31, addr=0xc0013760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107086), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=219744, sid375:w06, part=31, addr=0xc0013740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107085), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221530, sid434:w03, part=31, addr=0xc0025ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107114), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=221531, sid434:w03, part=31, addr=0xc0025c80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107113), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222153, sid435:w03, part=31, addr=0xc0025ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107124), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222154, sid435:w03, part=31, addr=0xc0025cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107122), 0xe8a0 w03[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222497, sid360:w02, part=31, addr=0xc000d320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107146), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222498, sid360:w02, part=31, addr=0xc000d300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107142), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222684, sid361:w02, part=31, addr=0xc000d360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107151), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=222685, sid361:w02, part=31, addr=0xc000d340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107148), 0xe8a0 w02[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223147, sid504:w07, part=31, addr=0xc003b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107120), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=223148, sid504:w07, part=31, addr=0xc003b880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107119), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225594, sid505:w07, part=31, addr=0xc003b8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107147), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=225595, sid505:w07, part=31, addr=0xc003b8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (107145), 0xe8a0 w07[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213498, sid344:w06, part=31, addr=0xc000b2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (107172), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
  mf: uid=213499, sid344:w06, part=31, addr=0xc000b280, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (107172), 0xe8a0 w06[11111111111111111111111111111111]: lud_internal PC=0xe8a0 (lud-rodinia-3.10.sm_62.ptx:1592) ld.global.f32 %f51, [%rd8];
Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80474 n_nop=80474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80474i bk1: 0a 80474i bk2: 0a 80474i bk3: 0a 80474i bk4: 0a 80474i bk5: 0a 80474i bk6: 0a 80474i bk7: 0a 80474i bk8: 0a 80474i bk9: 0a 80474i bk10: 0a 80474i bk11: 0a 80474i bk12: 0a 80474i bk13: 0a 80474i bk14: 0a 80474i bk15: 0a 80474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80474 
n_nop = 80474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 684, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 684, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 686, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 760, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 689, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 694, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 760, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 694, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 760, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 760, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 692, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 691, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 46295
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=46204
icnt_total_pkts_simt_to_mem=47474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 47474
Req_Network_cycles = 107173
Req_Network_injected_packets_per_cycle =       0.4430 
Req_Network_conflicts_per_cycle =       0.0846
Req_Network_conflicts_per_cycle_util =       1.2570
Req_Bank_Level_Parallism =       6.5661
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2443
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0069

Reply_Network_injected_packets_num = 46290
Reply_Network_cycles = 107173
Reply_Network_injected_packets_per_cycle =        0.4319
Reply_Network_conflicts_per_cycle =        1.0765
Reply_Network_conflicts_per_cycle_util =      15.8920
Reply_Bank_Level_Parallism =       6.3647
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4876
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 13 sec (913 sec)
gpgpu_simulation_rate = 10955 (inst/sec)
gpgpu_simulation_rate = 117 (cycle/sec)
gpgpu_silicon_slowdown = 9675213x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
