--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml inst_rom_display.twx inst_rom_display.ncd -o
inst_rom_display.twr inst_rom_display.pcf -ucf inst_rom.ucf

Design file:              inst_rom_display.ncd
Physical constraint file: inst_rom_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 6218 paths analyzed, 1013 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.246ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y74.ADDRA12), 219 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.884ns (Levels of Logic = 8)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X71Y131.C2     net (fanout=2)        0.433   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X71Y131.C      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y74.ADDRA12 net (fanout=2)        1.942   lcd_module/rom_addr<8>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.884ns (2.876ns logic, 8.008ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.752ns (Levels of Logic = 8)
  Clock Path Skew:      -0.332ns (0.610 - 0.942)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.BQ     Tcko                  0.408   display_value<9>
                                                       display_value_7
    SLICE_X64Y106.A4     net (fanout=1)        0.461   display_value<7>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X71Y131.C2     net (fanout=2)        0.433   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X71Y131.C      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y74.ADDRA12 net (fanout=2)        1.942   lcd_module/rom_addr<8>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.752ns (2.876ns logic, 7.876ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.D3     net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X71Y131.C2     net (fanout=2)        0.433   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X71Y131.C      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y74.ADDRA12 net (fanout=2)        1.942   lcd_module/rom_addr<8>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.731ns (2.883ns logic, 7.848ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y74.ADDRA11), 216 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.851ns (Levels of Logic = 8)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X70Y131.B2     net (fanout=2)        0.454   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X70Y131.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y74.ADDRA11 net (fanout=2)        1.942   lcd_module/rom_addr<7>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.851ns (2.822ns logic, 8.029ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.719ns (Levels of Logic = 8)
  Clock Path Skew:      -0.332ns (0.610 - 0.942)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.BQ     Tcko                  0.408   display_value<9>
                                                       display_value_7
    SLICE_X64Y106.A4     net (fanout=1)        0.461   display_value<7>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X70Y131.B2     net (fanout=2)        0.454   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X70Y131.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y74.ADDRA11 net (fanout=2)        1.942   lcd_module/rom_addr<7>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.719ns (2.822ns logic, 7.897ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.698ns (Levels of Logic = 8)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.D3     net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X71Y131.A5     net (fanout=3)        0.195   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X71Y131.A      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X70Y131.B2     net (fanout=2)        0.454   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X70Y131.B      Tilo                  0.205   lcd_module/rom_addr<7>
                                                       lcd_module/Mmux_rom_addr89
    RAMB16_X3Y74.ADDRA11 net (fanout=2)        1.942   lcd_module/rom_addr<7>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (2.829ns logic, 7.869ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y74.ADDRA10), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     88.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y127.D4     net (fanout=3)        0.896   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y127.D      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.899   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (2.617ns logic, 8.233ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.332ns (0.610 - 0.942)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.BQ     Tcko                  0.408   display_value<9>
                                                       display_value_7
    SLICE_X64Y106.A4     net (fanout=1)        0.461   display_value<7>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.C1     net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y127.D4     net (fanout=3)        0.896   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y127.D      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.899   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.718ns (2.617ns logic, 8.101ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     88.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      10.697ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (0.610 - 0.937)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y104.BQ     Tcko                  0.408   display_value<5>
                                                       display_value_3
    SLICE_X64Y106.A5     net (fanout=1)        0.593   display_value<3>
    SLICE_X64Y106.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X64Y106.D3     net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X64Y106.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X67Y126.A3     net (fanout=2)        1.614   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X67Y126.A      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X67Y126.D2     net (fanout=6)        1.481   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X67Y126.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y126.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y126.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B6     net (fanout=3)        1.170   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X71Y131.B      Tilo                  0.259   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X77Y127.D4     net (fanout=3)        0.896   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X77Y127.D      Tilo                  0.259   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y74.ADDRA10 net (fanout=2)        1.899   lcd_module/rom_addr<6>
    RAMB16_X3Y74.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.697ns (2.624ns logic, 8.073ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_30 (SLICE_X78Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_30 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_30 to lcd_module/touch_module/touch_array_7_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y126.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<34>
                                                       lcd_module/touch_module/touch_array_7_30
    SLICE_X78Y126.A6     net (fanout=2)        0.021   lcd_module/touch_module/touch_array_7<30>
    SLICE_X78Y126.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<34>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT241
                                                       lcd_module/touch_module/touch_array_7_30
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_12 (SLICE_X78Y124.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_12 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_12 to lcd_module/touch_module/touch_array_7_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y124.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<14>
                                                       lcd_module/touch_module/touch_array_7_12
    SLICE_X78Y124.A6     net (fanout=2)        0.026   lcd_module/touch_module/touch_array_7<12>
    SLICE_X78Y124.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<14>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT42
                                                       lcd_module/touch_module/touch_array_7_12
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/clk_count_5 (SLICE_X106Y139.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/clk_count_5 (FF)
  Destination:          lcd_module/touch_module/clk_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/clk_count_5 to lcd_module/touch_module/clk_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y139.DQ    Tcko                  0.200   lcd_module/touch_module/clk_count<5>
                                                       lcd_module/touch_module/clk_count_5
    SLICE_X106Y139.D6    net (fanout=7)        0.032   lcd_module/touch_module/clk_count<5>
    SLICE_X106Y139.CLK   Tah         (-Th)    -0.190   lcd_module/touch_module/clk_count<5>
                                                       lcd_module/touch_module/Mcount_clk_count_xor<5>11
                                                       lcd_module/touch_module/clk_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y72.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: inst_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: inst_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y52.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.246|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6218 paths, 0 nets, and 1363 connections

Design statistics:
   Minimum period:  11.246ns{1}   (Maximum frequency:  88.921MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 10:36:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



