{"vcs1":{"timestamp_begin":1677991706.254047504, "rt":0.41, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1677991706.722759784, "rt":0.40, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1677991707.175563176, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677991705.936390509}
{"VCS_COMP_START_TIME": 1677991705.936390509}
{"VCS_COMP_END_TIME": 1677991707.440887380}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 239044}}
