

================================================================
== Vivado HLS Report for 'cpp_float'
================================================================
* Date:           Sun Apr  3 15:11:26 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        floatingpoint.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 7.26ns
ST_1: b_read [1/1] 0.00ns
:4  %b_read = call float @_ssdm_op_Read.ap_auto.float(float %b) nounwind

ST_1: a_read [1/1] 0.00ns
:5  %a_read = call float @_ssdm_op_Read.ap_auto.float(float %a) nounwind

ST_1: tmp [5/5] 7.26ns
:6  %tmp = fadd float %a_read, %b_read


 <State 2>: 7.26ns
ST_2: tmp [4/5] 7.26ns
:6  %tmp = fadd float %a_read, %b_read


 <State 3>: 7.26ns
ST_3: tmp [3/5] 7.26ns
:6  %tmp = fadd float %a_read, %b_read


 <State 4>: 7.26ns
ST_4: tmp [2/5] 7.26ns
:6  %tmp = fadd float %a_read, %b_read


 <State 5>: 7.26ns
ST_5: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %a) nounwind, !map !7

ST_5: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float %b) nounwind, !map !13

ST_5: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !17

ST_5: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @cpp_float_str) nounwind

ST_5: tmp [1/5] 7.26ns
:6  %tmp = fadd float %a_read, %b_read

ST_5: stg_17 [1/1] 0.00ns
:7  ret float %tmp



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
