// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.203667,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1491,HLS_SYN_LUT=2946,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        o_error
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] o_error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [31:0] p_ZL6g_xreg_1;
reg   [31:0] p_ZL6g_xreg_2;
reg   [31:0] p_ZL6g_xreg_3;
reg   [31:0] p_ZL6g_xreg_4;
reg   [31:0] p_ZL6g_xreg_5;
reg   [31:0] p_ZL6g_xreg_6;
reg   [31:0] p_ZL6g_xreg_7;
reg   [31:0] p_ZL6g_xreg_8;
reg   [31:0] p_ZL6g_xreg_9;
reg   [31:0] p_ZL6g_xreg_10;
reg   [31:0] p_ZL6g_xreg_11;
reg   [31:0] p_ZL6g_xreg_12;
reg   [31:0] p_ZL6g_xreg_13;
reg   [31:0] p_ZL6g_xreg_14;
reg   [31:0] p_ZL6g_xreg_15;
reg   [31:0] p_ZL6g_xreg_16;
reg   [31:0] p_ZL6g_xreg_17;
reg   [31:0] p_ZL6g_xreg_18;
reg   [31:0] p_ZL6g_xreg_19;
reg   [31:0] p_ZL6g_xreg_20;
reg   [31:0] p_ZL6g_xreg_21;
reg   [31:0] p_ZL6g_xreg_22;
reg   [31:0] p_ZL6g_xreg_23;
reg   [31:0] p_ZL6g_xreg_24;
reg   [31:0] p_ZL6g_xreg_25;
reg   [31:0] p_ZL6g_xreg_26;
reg   [31:0] p_ZL6g_xreg_27;
reg   [31:0] p_ZL6g_xreg_28;
reg   [31:0] p_ZL6g_xreg_29;
reg   [31:0] p_ZL6g_xreg_30;
reg   [31:0] p_ZL6g_xreg_31;
reg   [31:0] old_pc_reg_2024;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_777_p1;
reg   [6:0] op_code_reg_2040;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_2045;
reg   [6:0] funct7_reg_2050;
reg   [4:0] rd_reg_2055;
reg   [3:0] tmp7_reg_2059;
reg   [5:0] tmp_s_reg_2064;
reg   [0:0] tmp_reg_2069;
reg   [0:0] tmp_1_reg_2074;
reg   [11:0] imm_I_reg_2080;
reg   [9:0] tmp_2_reg_2087;
reg   [0:0] tmp_3_reg_2092;
reg   [7:0] tmp_5_reg_2097;
reg   [4:0] tmp_6_reg_2102;
reg   [6:0] tmp_7_reg_2107;
reg   [19:0] tmp_8_reg_2112;
wire   [31:0] source1_fu_1059_p34;
reg   [31:0] source1_reg_2117;
wire   [31:0] source2_fu_1129_p34;
reg   [31:0] source2_reg_2128;
wire   [31:0] result_1_fu_1199_p2;
reg   [31:0] result_1_reg_2143;
wire    ap_CS_fsm_state3;
wire   [31:0] select_ln96_fu_1250_p3;
wire   [31:0] select_ln91_fu_1258_p3;
wire   [31:0] select_ln86_fu_1266_p3;
wire   [31:0] select_ln81_fu_1274_p3;
wire   [31:0] select_ln76_fu_1282_p3;
wire   [31:0] select_ln71_fu_1290_p3;
wire   [31:0] add_ln64_fu_1304_p2;
wire   [31:0] add_ln59_fu_1309_p2;
wire   [2:0] select_ln113_fu_1404_p3;
reg   [2:0] select_ln113_reg_2217;
wire   [2:0] select_ln166_fu_1586_p3;
reg   [2:0] select_ln166_reg_2289;
reg   [16:0] memory_addr_8_reg_2296;
reg   [16:0] memory_addr_7_reg_2301;
reg   [16:0] memory_addr_6_reg_2306;
reg   [16:0] memory_addr_5_reg_2311;
reg   [16:0] memory_addr_4_reg_2316;
reg   [16:0] memory_addr_3_reg_2321;
wire    call_ret_execute_arithm_fu_660_ap_ready;
wire   [31:0] call_ret_execute_arithm_fu_660_imm_U_val;
wire   [0:0] call_ret_execute_arithm_fu_660_g_error;
wire    call_ret_execute_arithm_fu_660_g_error_ap_vld;
wire   [31:0] call_ret_execute_arithm_fu_660_ap_return_0;
wire   [0:0] call_ret_execute_arithm_fu_660_ap_return_1;
reg   [31:0] g_pc_new_7_reg_466;
wire   [0:0] ap_phi_mux_write_back_1_phi_fu_496_p20;
reg   [0:0] write_back_1_reg_491;
reg   [31:0] result_15_reg_527;
reg   [31:0] ap_phi_mux_g_pc_new_8_phi_fu_555_p38;
reg   [31:0] g_pc_new_8_reg_552;
wire    ap_CS_fsm_state4;
reg   [31:0] ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
reg   [31:0] p_0_0_0470_reg_596;
wire   [31:0] zext_ln154_1_fu_1655_p1;
wire   [31:0] zext_ln152_1_fu_1664_p1;
wire   [31:0] zext_ln147_1_fu_1669_p1;
wire   [31:0] zext_ln145_1_fu_1674_p1;
wire   [31:0] zext_ln143_1_fu_1679_p1;
wire   [31:0] zext_ln141_1_fu_1688_p1;
wire  signed [31:0] sext_ln133_fu_1693_p1;
wire  signed [31:0] sext_ln131_fu_1702_p1;
wire  signed [31:0] sext_ln126_fu_1707_p1;
wire  signed [31:0] sext_ln124_fu_1712_p1;
wire  signed [31:0] sext_ln122_fu_1717_p1;
wire  signed [31:0] sext_ln120_fu_1726_p1;
reg   [31:0] ap_phi_mux_g_pc_new_9_phi_fu_650_p6;
wire   [63:0] zext_ln28_fu_772_p1;
wire   [63:0] zext_ln154_fu_1424_p1;
wire   [63:0] zext_ln152_fu_1429_p1;
wire   [63:0] zext_ln147_fu_1434_p1;
wire   [63:0] zext_ln145_fu_1439_p1;
wire   [63:0] zext_ln143_fu_1444_p1;
wire   [63:0] zext_ln141_fu_1449_p1;
wire   [63:0] zext_ln137_fu_1454_p1;
wire   [63:0] zext_ln133_fu_1459_p1;
wire   [63:0] zext_ln131_fu_1464_p1;
wire   [63:0] zext_ln126_fu_1469_p1;
wire   [63:0] zext_ln124_fu_1474_p1;
wire   [63:0] zext_ln122_fu_1479_p1;
wire   [63:0] zext_ln120_fu_1484_p1;
wire   [63:0] zext_ln190_fu_1606_p1;
wire   [63:0] zext_ln186_fu_1611_p1;
wire   [63:0] zext_ln184_fu_1616_p1;
wire   [63:0] zext_ln179_fu_1621_p1;
wire   [63:0] zext_ln177_fu_1626_p1;
wire   [63:0] zext_ln175_fu_1631_p1;
wire   [63:0] zext_ln173_fu_1636_p1;
wire   [0:0] icmp_ln114_fu_1412_p2;
wire   [0:0] icmp_ln167_fu_1594_p2;
wire   [0:0] or_ln26_fu_760_p2;
wire   [31:0] tmp_18_fu_1734_p5;
wire   [31:0] tmp_17_fu_1750_p5;
wire   [31:0] tmp_16_fu_1766_p5;
wire   [31:0] tmp_15_fu_1782_p5;
wire   [31:0] tmp_14_fu_1798_p5;
wire   [31:0] tmp_13_fu_1814_p5;
wire  signed [31:0] sext_ln40_fu_1214_p1;
wire   [1:0] trunc_ln26_fu_734_p1;
wire   [0:0] icmp_ln26_fu_738_p2;
wire   [0:0] icmp_ln26_1_fu_754_p2;
wire   [16:0] lshr_ln_fu_744_p4;
wire   [4:0] source1_fu_1059_p33;
wire   [4:0] source2_fu_1129_p33;
wire   [12:0] imm_B_fu_1204_p6;
wire   [20:0] imm_J_fu_1222_p6;
wire   [0:0] grp_fu_674_p2;
wire   [31:0] grp_fu_678_p2;
wire   [0:0] grp_fu_682_p2;
wire   [0:0] grp_fu_686_p2;
wire  signed [31:0] sext_ln41_fu_1219_p1;
wire  signed [31:0] sext_ln42_fu_1232_p1;
wire   [33:0] zext_ln112_fu_1314_p1;
wire  signed [33:0] sext_ln112_fu_1317_p1;
wire   [33:0] add_ln112_fu_1320_p2;
wire   [33:0] sub_ln112_fu_1334_p2;
wire   [31:0] trunc_ln112_1_fu_1340_p4;
wire   [0:0] tmp_11_fu_1326_p3;
wire   [31:0] sub_ln112_1_fu_1350_p2;
wire   [31:0] trunc_ln112_2_fu_1356_p4;
wire   [1:0] trunc_ln113_1_fu_1378_p1;
wire   [2:0] p_and_t_fu_1382_p3;
wire   [1:0] trunc_ln113_fu_1374_p1;
wire   [2:0] sub_ln113_fu_1390_p2;
wire   [2:0] tmp_12_fu_1396_p3;
wire   [31:0] pos_1_fu_1366_p3;
wire   [11:0] tmp_4_fu_1236_p3;
wire   [33:0] zext_ln165_fu_1495_p1;
wire  signed [33:0] sext_ln165_fu_1498_p1;
wire   [33:0] add_ln165_fu_1502_p2;
wire   [33:0] sub_ln165_fu_1516_p2;
wire   [31:0] trunc_ln165_1_fu_1522_p4;
wire   [0:0] tmp_9_fu_1508_p3;
wire   [31:0] sub_ln165_1_fu_1532_p2;
wire   [31:0] trunc_ln165_2_fu_1538_p4;
wire   [1:0] trunc_ln166_1_fu_1560_p1;
wire   [2:0] p_and_t3_fu_1564_p3;
wire   [1:0] trunc_ln166_fu_1556_p1;
wire   [2:0] sub_ln166_fu_1572_p2;
wire   [2:0] tmp_10_fu_1578_p3;
wire   [31:0] pos_fu_1548_p3;
wire   [15:0] grp_fu_690_p4;
wire   [15:0] result_13_fu_1660_p1;
wire   [7:0] grp_fu_700_p4;
wire   [7:0] grp_fu_710_p4;
wire   [7:0] grp_fu_720_p4;
wire   [7:0] result_9_fu_1684_p1;
wire   [15:0] result_7_fu_1698_p1;
wire   [7:0] result_3_fu_1722_p1;
wire   [15:0] trunc_ln186_fu_1731_p1;
wire   [15:0] trunc_ln184_fu_1747_p1;
wire   [7:0] trunc_ln179_fu_1763_p1;
wire   [7:0] trunc_ln177_fu_1779_p1;
wire   [7:0] trunc_ln175_fu_1795_p1;
wire   [7:0] trunc_ln173_fu_1811_p1;
reg   [3:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_422;
reg    ap_condition_425;
reg    ap_condition_362;
reg    ap_condition_366;
reg    ap_condition_370;
reg    ap_condition_373;
reg    ap_condition_377;
reg    ap_condition_380;
reg    ap_condition_383;
reg    ap_condition_386;
reg    ap_condition_389;
reg    ap_condition_392;
reg    ap_condition_395;
reg    ap_condition_398;
reg    ap_condition_402;
reg    ap_condition_1415;
reg    ap_condition_1419;
reg    ap_condition_1423;
reg    ap_condition_1427;
reg    ap_condition_1431;
reg    ap_condition_1435;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 p_ZL6g_xreg_1 = 32'd0;
#0 p_ZL6g_xreg_2 = 32'd0;
#0 p_ZL6g_xreg_3 = 32'd0;
#0 p_ZL6g_xreg_4 = 32'd0;
#0 p_ZL6g_xreg_5 = 32'd0;
#0 p_ZL6g_xreg_6 = 32'd0;
#0 p_ZL6g_xreg_7 = 32'd0;
#0 p_ZL6g_xreg_8 = 32'd0;
#0 p_ZL6g_xreg_9 = 32'd0;
#0 p_ZL6g_xreg_10 = 32'd0;
#0 p_ZL6g_xreg_11 = 32'd0;
#0 p_ZL6g_xreg_12 = 32'd0;
#0 p_ZL6g_xreg_13 = 32'd0;
#0 p_ZL6g_xreg_14 = 32'd0;
#0 p_ZL6g_xreg_15 = 32'd0;
#0 p_ZL6g_xreg_16 = 32'd0;
#0 p_ZL6g_xreg_17 = 32'd0;
#0 p_ZL6g_xreg_18 = 32'd0;
#0 p_ZL6g_xreg_19 = 32'd0;
#0 p_ZL6g_xreg_20 = 32'd0;
#0 p_ZL6g_xreg_21 = 32'd0;
#0 p_ZL6g_xreg_22 = 32'd0;
#0 p_ZL6g_xreg_23 = 32'd0;
#0 p_ZL6g_xreg_24 = 32'd0;
#0 p_ZL6g_xreg_25 = 32'd0;
#0 p_ZL6g_xreg_26 = 32'd0;
#0 p_ZL6g_xreg_27 = 32'd0;
#0 p_ZL6g_xreg_28 = 32'd0;
#0 p_ZL6g_xreg_29 = 32'd0;
#0 p_ZL6g_xreg_30 = 32'd0;
#0 p_ZL6g_xreg_31 = 32'd0;
#0 ap_CS_fsm = 4'd1;
end

processor_execute_arithm call_ret_execute_arithm_fu_660(
    .ap_ready(call_ret_execute_arithm_fu_660_ap_ready),
    .op_code_val(op_code_reg_2040),
    .funct3_val(funct3_reg_2045),
    .funct7_val(funct7_reg_2050),
    .source1_val(source1_reg_2117),
    .source2_val(source2_reg_2128),
    .imm_I_val(imm_I_reg_2080),
    .imm_U_val(call_ret_execute_arithm_fu_660_imm_U_val),
    .old_pc_val(old_pc_reg_2024),
    .g_error(call_ret_execute_arithm_fu_660_g_error),
    .g_error_ap_vld(call_ret_execute_arithm_fu_660_g_error_ap_vld),
    .ap_return_0(call_ret_execute_arithm_fu_660_ap_return_0),
    .ap_return_1(call_ret_execute_arithm_fu_660_ap_return_1)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U10(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source1_fu_1059_p33),
    .dout(source1_fu_1059_p34)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U11(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source2_fu_1129_p33),
    .dout(source2_fu_1129_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            g_pc <= ap_phi_mux_g_pc_new_9_phi_fu_650_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((or_ln26_fu_760_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(funct3_reg_2045 == 3'd2) & ~(funct3_reg_2045 == 3'd0) & ~(funct3_reg_2045 == 3'd1) & ~(funct3_reg_2045 == 3'd4) & ~(funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_2045 == 3'd2) & ~(funct3_reg_2045 == 3'd0) & ~(funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2040 == 7'd35) & (icmp_ln167_fu_1594_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2040 == 7'd3) & (icmp_ln114_fu_1412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2045 == 3'd3) & (op_code_reg_2040 == 7'd99)) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd99)))))) begin
        g_error <= 1'd1;
    end else if ((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & ~(op_code_reg_2040 == 7'd111) & ~(op_code_reg_2040 == 7'd103) & ~(op_code_reg_2040 == 7'd99) & (call_ret_execute_arithm_fu_660_g_error_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        g_error <= call_ret_execute_arithm_fu_660_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln71_fu_1290_p3;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln76_fu_1282_p3;
    end else if (((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln81_fu_1274_p3;
    end else if (((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln86_fu_1266_p3;
    end else if (((funct3_reg_2045 == 3'd6) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln91_fu_1258_p3;
    end else if (((funct3_reg_2045 == 3'd7) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= select_ln96_fu_1250_p3;
    end else if (((op_code_reg_2040 == 7'd111) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= add_ln59_fu_1309_p2;
    end else if (((op_code_reg_2040 == 7'd103) & (1'b1 == ap_CS_fsm_state3))) begin
        g_pc_new_7_reg_466 <= add_ln64_fu_1304_p2;
    end else if (((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & ~(op_code_reg_2040 == 7'd111) & ~(op_code_reg_2040 == 7'd103) & ~(op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2045 == 3'd3) & (op_code_reg_2040 == 7'd99)) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd99)))))) begin
        g_pc_new_7_reg_466 <= result_1_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_8_reg_552 <= g_pc_new_7_reg_466;
    end else if ((((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd1)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd1)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) 
    & (select_ln113_reg_2217 == 3'd3)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)))) begin
        g_pc_new_8_reg_552 <= result_1_reg_2143;
    end else if (((~(select_ln113_fu_1404_p3 == 3'd1) & ~(select_ln113_fu_1404_p3 == 3'd3) & ~(select_ln113_fu_1404_p3 == 3'd0) & ~(select_ln113_fu_1404_p3 == 3'd2) & (funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1404_p3 == 3'd1) & ~(select_ln113_fu_1404_p3 == 3'd3) & ~(select_ln113_fu_1404_p3 == 3'd0) & ~(select_ln113_fu_1404_p3 == 3'd2) & (funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1404_p3 == 3'd0) & ~(select_ln113_fu_1404_p3 == 3'd2) & (funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(select_ln113_fu_1404_p3 == 3'd0) & ~(select_ln113_fu_1404_p3 == 3'd2) & (funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_2045 == 3'd2) & ~(funct3_reg_2045 == 3'd0) & ~(funct3_reg_2045 == 3'd1) & ~(funct3_reg_2045 == 3'd4) & ~(funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        g_pc_new_8_reg_552 <= result_1_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_402)) begin
            p_0_0_0470_reg_596 <= result_15_reg_527;
        end else if ((1'b1 == ap_condition_398)) begin
            p_0_0_0470_reg_596 <= sext_ln120_fu_1726_p1;
        end else if ((1'b1 == ap_condition_395)) begin
            p_0_0_0470_reg_596 <= sext_ln122_fu_1717_p1;
        end else if ((1'b1 == ap_condition_392)) begin
            p_0_0_0470_reg_596 <= sext_ln124_fu_1712_p1;
        end else if ((1'b1 == ap_condition_389)) begin
            p_0_0_0470_reg_596 <= sext_ln126_fu_1707_p1;
        end else if ((1'b1 == ap_condition_386)) begin
            p_0_0_0470_reg_596 <= sext_ln131_fu_1702_p1;
        end else if ((1'b1 == ap_condition_383)) begin
            p_0_0_0470_reg_596 <= sext_ln133_fu_1693_p1;
        end else if ((1'b1 == ap_condition_380)) begin
            p_0_0_0470_reg_596 <= zext_ln141_1_fu_1688_p1;
        end else if ((1'b1 == ap_condition_377)) begin
            p_0_0_0470_reg_596 <= zext_ln143_1_fu_1679_p1;
        end else if ((1'b1 == ap_condition_373)) begin
            p_0_0_0470_reg_596 <= zext_ln145_1_fu_1674_p1;
        end else if ((1'b1 == ap_condition_370)) begin
            p_0_0_0470_reg_596 <= zext_ln147_1_fu_1669_p1;
        end else if ((1'b1 == ap_condition_366)) begin
            p_0_0_0470_reg_596 <= zext_ln152_1_fu_1664_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            p_0_0_0470_reg_596 <= zext_ln154_1_fu_1655_p1;
        end else if (((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3))) begin
            p_0_0_0470_reg_596 <= memory_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((op_code_reg_2040 == 7'd111) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2040 == 7'd103) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd6) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd7) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2045 == 3'd3) & (op_code_reg_2040 == 7'd99)) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd99)))))) begin
        result_15_reg_527 <= result_1_fu_1199_p2;
    end else if ((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & ~(op_code_reg_2040 == 7'd111) & ~(op_code_reg_2040 == 7'd103) & ~(op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        result_15_reg_527 <= call_ret_execute_arithm_fu_660_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd6) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd7) & (op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_2045 == 3'd3) & (op_code_reg_2040 == 7'd99)) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd99)))))) begin
        write_back_1_reg_491 <= 1'd0;
    end else if ((((op_code_reg_2040 == 7'd111) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_2040 == 7'd103) & (1'b1 == ap_CS_fsm_state3)))) begin
        write_back_1_reg_491 <= 1'd1;
    end else if ((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & ~(op_code_reg_2040 == 7'd111) & ~(op_code_reg_2040 == 7'd103) & ~(op_code_reg_2040 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        write_back_1_reg_491 <= call_ret_execute_arithm_fu_660_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2045 <= {{memory_q0[14:12]}};
        funct7_reg_2050 <= {{memory_q0[31:25]}};
        imm_I_reg_2080 <= {{memory_q0[31:20]}};
        op_code_reg_2040 <= op_code_fu_777_p1;
        rd_reg_2055 <= {{memory_q0[11:7]}};
        source1_reg_2117 <= source1_fu_1059_p34;
        source2_reg_2128 <= source2_fu_1129_p34;
        tmp7_reg_2059 <= {{memory_q0[11:8]}};
        tmp_1_reg_2074 <= memory_q0[32'd31];
        tmp_2_reg_2087 <= {{memory_q0[30:21]}};
        tmp_3_reg_2092 <= memory_q0[32'd20];
        tmp_5_reg_2097 <= {{memory_q0[19:12]}};
        tmp_6_reg_2102 <= {{memory_q0[11:7]}};
        tmp_7_reg_2107 <= {{memory_q0[31:25]}};
        tmp_8_reg_2112 <= {{memory_q0[31:12]}};
        tmp_reg_2069 <= memory_q0[32'd7];
        tmp_s_reg_2064 <= {{memory_q0[30:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_3_reg_2321 <= zext_ln173_fu_1636_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_4_reg_2316 <= zext_ln175_fu_1631_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_5_reg_2311 <= zext_ln177_fu_1626_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_6_reg_2306 <= zext_ln179_fu_1621_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_7_reg_2301 <= zext_ln184_fu_1616_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_8_reg_2296 <= zext_ln186_fu_1611_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        old_pc_reg_2024 <= g_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd1) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd1) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_1 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd10) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd10) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_10 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd11) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd11) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_11 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd12) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd12) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_12 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd13) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd13) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_13 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd14) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd14) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_14 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd15) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd15) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_15 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd16) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd16) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_16 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd17) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd17) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_17 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd18) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd18) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_18 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd19) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd19) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_19 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd2) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd2) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_2 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd20) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd20) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_20 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd21) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd21) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_21 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd22) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd22) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_22 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd23) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd23) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_23 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd24) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd24) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_24 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd25) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd25) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_25 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd26) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd26) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_26 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd27) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd27) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_27 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd28) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd28) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_28 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd29) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd29) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_29 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd3) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd3) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_3 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd30) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd30) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_30 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd31) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd31) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_31 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd4) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd4) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_4 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd5) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd5) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_5 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd6) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd6) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_6 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd7) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd7) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_7 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd8) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd8) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_8 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd9) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (rd_reg_2055 == 5'd9) & (op_code_reg_2040 == 7'd3))))) begin
        p_ZL6g_xreg_9 <= ap_phi_mux_p_0_0_0470_phi_fu_600_p38;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        result_1_reg_2143 <= result_1_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln113_reg_2217 <= select_ln113_fu_1404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2040 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln166_reg_2289 <= select_ln166_fu_1586_p3;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_555_p38 = g_pc_new_7_reg_466;
    end else if ((((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd1)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd1)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) 
    & (select_ln113_reg_2217 == 3'd3)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd0)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state4) & (select_ln113_reg_2217 == 3'd2)))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_555_p38 = result_1_reg_2143;
    end else begin
        ap_phi_mux_g_pc_new_8_phi_fu_555_p38 = g_pc_new_8_reg_552;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((op_code_reg_2040 == 7'd35)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_650_p6 = result_1_reg_2143;
        end else if ((1'b1 == ap_condition_425)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_650_p6 = g_pc_new_7_reg_466;
        end else if ((1'b1 == ap_condition_422)) begin
            ap_phi_mux_g_pc_new_9_phi_fu_650_p6 = ap_phi_mux_g_pc_new_8_phi_fu_555_p38;
        end else begin
            ap_phi_mux_g_pc_new_9_phi_fu_650_p6 = 'bx;
        end
    end else begin
        ap_phi_mux_g_pc_new_9_phi_fu_650_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_402)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = result_15_reg_527;
        end else if ((1'b1 == ap_condition_398)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln120_fu_1726_p1;
        end else if ((1'b1 == ap_condition_395)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln122_fu_1717_p1;
        end else if ((1'b1 == ap_condition_392)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln124_fu_1712_p1;
        end else if ((1'b1 == ap_condition_389)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln126_fu_1707_p1;
        end else if ((1'b1 == ap_condition_386)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln131_fu_1702_p1;
        end else if ((1'b1 == ap_condition_383)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = sext_ln133_fu_1693_p1;
        end else if ((1'b1 == ap_condition_380)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln141_1_fu_1688_p1;
        end else if ((1'b1 == ap_condition_377)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln143_1_fu_1679_p1;
        end else if ((1'b1 == ap_condition_373)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln145_1_fu_1674_p1;
        end else if ((1'b1 == ap_condition_370)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln147_1_fu_1669_p1;
        end else if ((1'b1 == ap_condition_366)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln152_1_fu_1664_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = zext_ln154_1_fu_1655_p1;
        end else if (((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3))) begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = memory_q0;
        end else begin
            ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = p_0_0_0470_reg_596;
        end
    end else begin
        ap_phi_mux_p_0_0_0470_phi_fu_600_p38 = p_0_0_0470_reg_596;
    end
end

always @ (*) begin
    if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_3_reg_2321;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_4_reg_2316;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_5_reg_2311;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_6_reg_2306;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_7_reg_2301;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = memory_addr_8_reg_2296;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln173_fu_1636_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln175_fu_1631_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln177_fu_1626_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln179_fu_1621_p1;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln184_fu_1616_p1;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln186_fu_1611_p1;
    end else if (((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln190_fu_1606_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0))) begin
        memory_address0 = zext_ln120_fu_1484_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd1))) begin
        memory_address0 = zext_ln122_fu_1479_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2))) begin
        memory_address0 = zext_ln124_fu_1474_p1;
    end else if (((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd3))) begin
        memory_address0 = zext_ln126_fu_1469_p1;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0))) begin
        memory_address0 = zext_ln131_fu_1464_p1;
    end else if (((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2))) begin
        memory_address0 = zext_ln133_fu_1459_p1;
    end else if (((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln137_fu_1454_p1;
    end else if (((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0))) begin
        memory_address0 = zext_ln141_fu_1449_p1;
    end else if (((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd1))) begin
        memory_address0 = zext_ln143_fu_1444_p1;
    end else if (((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2))) begin
        memory_address0 = zext_ln145_fu_1439_p1;
    end else if (((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd3))) begin
        memory_address0 = zext_ln147_fu_1434_p1;
    end else if (((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0))) begin
        memory_address0 = zext_ln152_fu_1429_p1;
    end else if (((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2))) begin
        memory_address0 = zext_ln154_fu_1424_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln28_fu_772_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 
    == 3'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd1)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state3)) 
    | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_fu_1586_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd1)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd3)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0)) | ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd0)) | ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 
    == 7'd3) & (1'b1 == ap_CS_fsm_state3) & (select_ln113_fu_1404_p3 == 3'd2)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((op_code_reg_2040 == 7'd35)) begin
        if ((1'b1 == ap_condition_1435)) begin
            memory_d0 = tmp_13_fu_1814_p5;
        end else if ((1'b1 == ap_condition_1431)) begin
            memory_d0 = tmp_14_fu_1798_p5;
        end else if ((1'b1 == ap_condition_1427)) begin
            memory_d0 = tmp_15_fu_1782_p5;
        end else if ((1'b1 == ap_condition_1423)) begin
            memory_d0 = tmp_16_fu_1766_p5;
        end else if ((1'b1 == ap_condition_1419)) begin
            memory_d0 = tmp_17_fu_1750_p5;
        end else if ((1'b1 == ap_condition_1415)) begin
            memory_d0 = tmp_18_fu_1734_p5;
        end else if (((funct3_reg_2045 == 3'd2) & (1'b1 == ap_CS_fsm_state3))) begin
            memory_d0 = source2_reg_2128;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2045 == 3'd2) & (op_code_reg_2040 == 7'd35) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd35) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln112_fu_1320_p2 = ($signed(zext_ln112_fu_1314_p1) + $signed(sext_ln112_fu_1317_p1));

assign add_ln165_fu_1502_p2 = ($signed(zext_ln165_fu_1495_p1) + $signed(sext_ln165_fu_1498_p1));

assign add_ln59_fu_1309_p2 = ($signed(old_pc_reg_2024) + $signed(sext_ln42_fu_1232_p1));

assign add_ln64_fu_1304_p2 = ($signed(source1_reg_2117) + $signed(sext_ln41_fu_1219_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_1415 = ((funct3_reg_2045 == 3'd1) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1419 = ((funct3_reg_2045 == 3'd1) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1423 = ((funct3_reg_2045 == 3'd0) & (select_ln166_reg_2289 == 3'd3) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1427 = ((funct3_reg_2045 == 3'd0) & (select_ln166_reg_2289 == 3'd2) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1431 = ((funct3_reg_2045 == 3'd0) & (select_ln166_reg_2289 == 3'd1) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1435 = ((funct3_reg_2045 == 3'd0) & (select_ln166_reg_2289 == 3'd0) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_362 = ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd2));
end

always @ (*) begin
    ap_condition_366 = ((funct3_reg_2045 == 3'd5) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd0));
end

always @ (*) begin
    ap_condition_370 = ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd3));
end

always @ (*) begin
    ap_condition_373 = ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd2));
end

always @ (*) begin
    ap_condition_377 = ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd1));
end

always @ (*) begin
    ap_condition_380 = ((funct3_reg_2045 == 3'd4) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd0));
end

always @ (*) begin
    ap_condition_383 = ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd2));
end

always @ (*) begin
    ap_condition_386 = ((funct3_reg_2045 == 3'd1) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd0));
end

always @ (*) begin
    ap_condition_389 = ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd3));
end

always @ (*) begin
    ap_condition_392 = ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd2));
end

always @ (*) begin
    ap_condition_395 = ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd1));
end

always @ (*) begin
    ap_condition_398 = ((funct3_reg_2045 == 3'd0) & (op_code_reg_2040 == 7'd3) & (select_ln113_reg_2217 == 3'd0));
end

always @ (*) begin
    ap_condition_402 = (~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1));
end

always @ (*) begin
    ap_condition_422 = ((~(op_code_reg_2040 == 7'd35) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd1)) | (~(op_code_reg_2040 == 7'd35) & (op_code_reg_2040 == 7'd3)));
end

always @ (*) begin
    ap_condition_425 = (~(op_code_reg_2040 == 7'd35) & ~(op_code_reg_2040 == 7'd3) & (ap_phi_mux_write_back_1_phi_fu_496_p20 == 1'd0));
end

assign ap_phi_mux_write_back_1_phi_fu_496_p20 = write_back_1_reg_491;

assign call_ret_execute_arithm_fu_660_imm_U_val = {{tmp_8_reg_2112}, {12'd0}};

assign grp_fu_674_p2 = ((source1_reg_2117 < source2_reg_2128) ? 1'b1 : 1'b0);

assign grp_fu_678_p2 = ($signed(old_pc_reg_2024) + $signed(sext_ln40_fu_1214_p1));

assign grp_fu_682_p2 = (($signed(source1_reg_2117) < $signed(source2_reg_2128)) ? 1'b1 : 1'b0);

assign grp_fu_686_p2 = ((source1_reg_2117 == source2_reg_2128) ? 1'b1 : 1'b0);

assign grp_fu_690_p4 = {{memory_q0[31:16]}};

assign grp_fu_700_p4 = {{memory_q0[31:24]}};

assign grp_fu_710_p4 = {{memory_q0[23:16]}};

assign grp_fu_720_p4 = {{memory_q0[15:8]}};

assign icmp_ln114_fu_1412_p2 = ((pos_1_fu_1366_p3 > 32'd102399) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_1594_p2 = ((pos_fu_1548_p3 > 32'd102399) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_754_p2 = ((g_pc > 32'd409599) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_738_p2 = ((trunc_ln26_fu_734_p1 != 2'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1204_p6 = {{{{{tmp_1_reg_2074}, {tmp_reg_2069}}, {tmp_s_reg_2064}}, {tmp7_reg_2059}}, {1'd0}};

assign imm_J_fu_1222_p6 = {{{{{tmp_1_reg_2074}, {tmp_5_reg_2097}}, {tmp_3_reg_2092}}, {tmp_2_reg_2087}}, {1'd0}};

assign lshr_ln_fu_744_p4 = {{g_pc[18:2]}};

assign o_error = g_error;

assign op_code_fu_777_p1 = memory_q0[6:0];

assign or_ln26_fu_760_p2 = (icmp_ln26_fu_738_p2 | icmp_ln26_1_fu_754_p2);

assign p_and_t3_fu_1564_p3 = {{1'd0}, {trunc_ln166_1_fu_1560_p1}};

assign p_and_t_fu_1382_p3 = {{1'd0}, {trunc_ln113_1_fu_1378_p1}};

assign pos_1_fu_1366_p3 = ((tmp_11_fu_1326_p3[0:0] == 1'b1) ? sub_ln112_1_fu_1350_p2 : trunc_ln112_2_fu_1356_p4);

assign pos_fu_1548_p3 = ((tmp_9_fu_1508_p3[0:0] == 1'b1) ? sub_ln165_1_fu_1532_p2 : trunc_ln165_2_fu_1538_p4);

assign result_13_fu_1660_p1 = memory_q0[15:0];

assign result_1_fu_1199_p2 = (old_pc_reg_2024 + 32'd4);

assign result_3_fu_1722_p1 = memory_q0[7:0];

assign result_7_fu_1698_p1 = memory_q0[15:0];

assign result_9_fu_1684_p1 = memory_q0[7:0];

assign select_ln113_fu_1404_p3 = ((tmp_11_fu_1326_p3[0:0] == 1'b1) ? sub_ln113_fu_1390_p2 : tmp_12_fu_1396_p3);

assign select_ln166_fu_1586_p3 = ((tmp_9_fu_1508_p3[0:0] == 1'b1) ? sub_ln166_fu_1572_p2 : tmp_10_fu_1578_p3);

assign select_ln71_fu_1290_p3 = ((grp_fu_686_p2[0:0] == 1'b1) ? grp_fu_678_p2 : result_1_fu_1199_p2);

assign select_ln76_fu_1282_p3 = ((grp_fu_686_p2[0:0] == 1'b1) ? result_1_fu_1199_p2 : grp_fu_678_p2);

assign select_ln81_fu_1274_p3 = ((grp_fu_682_p2[0:0] == 1'b1) ? grp_fu_678_p2 : result_1_fu_1199_p2);

assign select_ln86_fu_1266_p3 = ((grp_fu_682_p2[0:0] == 1'b1) ? result_1_fu_1199_p2 : grp_fu_678_p2);

assign select_ln91_fu_1258_p3 = ((grp_fu_674_p2[0:0] == 1'b1) ? grp_fu_678_p2 : result_1_fu_1199_p2);

assign select_ln96_fu_1250_p3 = ((grp_fu_674_p2[0:0] == 1'b1) ? result_1_fu_1199_p2 : grp_fu_678_p2);

assign sext_ln112_fu_1317_p1 = $signed(imm_I_reg_2080);

assign sext_ln120_fu_1726_p1 = $signed(result_3_fu_1722_p1);

assign sext_ln122_fu_1717_p1 = $signed(grp_fu_720_p4);

assign sext_ln124_fu_1712_p1 = $signed(grp_fu_710_p4);

assign sext_ln126_fu_1707_p1 = $signed(grp_fu_700_p4);

assign sext_ln131_fu_1702_p1 = $signed(result_7_fu_1698_p1);

assign sext_ln133_fu_1693_p1 = $signed(grp_fu_690_p4);

assign sext_ln165_fu_1498_p1 = $signed(tmp_4_fu_1236_p3);

assign sext_ln40_fu_1214_p1 = $signed(imm_B_fu_1204_p6);

assign sext_ln41_fu_1219_p1 = $signed(imm_I_reg_2080);

assign sext_ln42_fu_1232_p1 = $signed(imm_J_fu_1222_p6);

assign source1_fu_1059_p33 = {{memory_q0[19:15]}};

assign source2_fu_1129_p33 = {{memory_q0[24:20]}};

assign sub_ln112_1_fu_1350_p2 = (32'd0 - trunc_ln112_1_fu_1340_p4);

assign sub_ln112_fu_1334_p2 = (34'd0 - add_ln112_fu_1320_p2);

assign sub_ln113_fu_1390_p2 = (3'd0 - p_and_t_fu_1382_p3);

assign sub_ln165_1_fu_1532_p2 = (32'd0 - trunc_ln165_1_fu_1522_p4);

assign sub_ln165_fu_1516_p2 = (34'd0 - add_ln165_fu_1502_p2);

assign sub_ln166_fu_1572_p2 = (3'd0 - p_and_t3_fu_1564_p3);

assign tmp_10_fu_1578_p3 = {{1'd0}, {trunc_ln166_fu_1556_p1}};

assign tmp_11_fu_1326_p3 = add_ln112_fu_1320_p2[32'd33];

assign tmp_12_fu_1396_p3 = {{1'd0}, {trunc_ln113_fu_1374_p1}};

assign tmp_13_fu_1814_p5 = {{memory_q0[31:8]}, {trunc_ln173_fu_1811_p1}};

assign tmp_14_fu_1798_p5 = {{memory_q0[31:16]}, {trunc_ln175_fu_1795_p1}, {memory_q0[7:0]}};

assign tmp_15_fu_1782_p5 = {{memory_q0[31:24]}, {trunc_ln177_fu_1779_p1}, {memory_q0[15:0]}};

assign tmp_16_fu_1766_p5 = {{trunc_ln179_fu_1763_p1}, {memory_q0[23:0]}};

assign tmp_17_fu_1750_p5 = {{memory_q0[31:16]}, {trunc_ln184_fu_1747_p1}};

assign tmp_18_fu_1734_p5 = {{trunc_ln186_fu_1731_p1}, {memory_q0[15:0]}};

assign tmp_4_fu_1236_p3 = {{tmp_7_reg_2107}, {tmp_6_reg_2102}};

assign tmp_9_fu_1508_p3 = add_ln165_fu_1502_p2[32'd33];

assign trunc_ln112_1_fu_1340_p4 = {{sub_ln112_fu_1334_p2[33:2]}};

assign trunc_ln112_2_fu_1356_p4 = {{add_ln112_fu_1320_p2[33:2]}};

assign trunc_ln113_1_fu_1378_p1 = sub_ln112_fu_1334_p2[1:0];

assign trunc_ln113_fu_1374_p1 = add_ln112_fu_1320_p2[1:0];

assign trunc_ln165_1_fu_1522_p4 = {{sub_ln165_fu_1516_p2[33:2]}};

assign trunc_ln165_2_fu_1538_p4 = {{add_ln165_fu_1502_p2[33:2]}};

assign trunc_ln166_1_fu_1560_p1 = sub_ln165_fu_1516_p2[1:0];

assign trunc_ln166_fu_1556_p1 = add_ln165_fu_1502_p2[1:0];

assign trunc_ln173_fu_1811_p1 = source2_reg_2128[7:0];

assign trunc_ln175_fu_1795_p1 = source2_reg_2128[7:0];

assign trunc_ln177_fu_1779_p1 = source2_reg_2128[7:0];

assign trunc_ln179_fu_1763_p1 = source2_reg_2128[7:0];

assign trunc_ln184_fu_1747_p1 = source2_reg_2128[15:0];

assign trunc_ln186_fu_1731_p1 = source2_reg_2128[15:0];

assign trunc_ln26_fu_734_p1 = g_pc[1:0];

assign zext_ln112_fu_1314_p1 = source1_reg_2117;

assign zext_ln120_fu_1484_p1 = pos_1_fu_1366_p3;

assign zext_ln122_fu_1479_p1 = pos_1_fu_1366_p3;

assign zext_ln124_fu_1474_p1 = pos_1_fu_1366_p3;

assign zext_ln126_fu_1469_p1 = pos_1_fu_1366_p3;

assign zext_ln131_fu_1464_p1 = pos_1_fu_1366_p3;

assign zext_ln133_fu_1459_p1 = pos_1_fu_1366_p3;

assign zext_ln137_fu_1454_p1 = pos_1_fu_1366_p3;

assign zext_ln141_1_fu_1688_p1 = result_9_fu_1684_p1;

assign zext_ln141_fu_1449_p1 = pos_1_fu_1366_p3;

assign zext_ln143_1_fu_1679_p1 = grp_fu_720_p4;

assign zext_ln143_fu_1444_p1 = pos_1_fu_1366_p3;

assign zext_ln145_1_fu_1674_p1 = grp_fu_710_p4;

assign zext_ln145_fu_1439_p1 = pos_1_fu_1366_p3;

assign zext_ln147_1_fu_1669_p1 = grp_fu_700_p4;

assign zext_ln147_fu_1434_p1 = pos_1_fu_1366_p3;

assign zext_ln152_1_fu_1664_p1 = result_13_fu_1660_p1;

assign zext_ln152_fu_1429_p1 = pos_1_fu_1366_p3;

assign zext_ln154_1_fu_1655_p1 = grp_fu_690_p4;

assign zext_ln154_fu_1424_p1 = pos_1_fu_1366_p3;

assign zext_ln165_fu_1495_p1 = source1_reg_2117;

assign zext_ln173_fu_1636_p1 = pos_fu_1548_p3;

assign zext_ln175_fu_1631_p1 = pos_fu_1548_p3;

assign zext_ln177_fu_1626_p1 = pos_fu_1548_p3;

assign zext_ln179_fu_1621_p1 = pos_fu_1548_p3;

assign zext_ln184_fu_1616_p1 = pos_fu_1548_p3;

assign zext_ln186_fu_1611_p1 = pos_fu_1548_p3;

assign zext_ln190_fu_1606_p1 = pos_fu_1548_p3;

assign zext_ln28_fu_772_p1 = lshr_ln_fu_744_p4;

endmodule //processor
