// Seed: 2887556378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd25,
    parameter id_15 = 32'd96,
    parameter id_6  = 32'd67,
    parameter id_7  = 32'd77
) (
    input tri0 id_0,
    input tri0 _id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4#(
        .id_9  (-1),
        .id_10 (1),
        .id_11 (1),
        .id_12 (1),
        .id_13 (~1),
        .id_14 (-1),
        ._id_15(1)
    ),
    input supply0 id_5,
    input wor _id_6,
    input wor _id_7
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire [id_1 : {  id_15  -  id_7  {  id_6  }  }] id_17, id_18, id_19, id_20, id_21;
endmodule
