{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@71:81@HdlStmAssign", "  wire            up_ready_mi_s;\n\n  // disable if not selected\n\n  assign up_rdata_out = up_rdata_int;\n  assign up_ready_out = up_ready_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_int <= 16'd0;\n      up_ready_int <= 1'b0;\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@81:91", "  wire            up_ready_s;\n\n  // drp access\n\n  assign up_cm_rdata = up_rdata_int;\n  assign up_cm_ready = up_ready_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_enb_int <= 1'd0;\n      up_addr_int <= 12'd0;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@103:113", "    end else begin\n      up_ready_mi <= up_ready_mi_s;\n    end\n  end\n\n  assign up_rdata_mi_s = up_rdata_m | up_rdata_i;\n  assign up_ready_mi_s = up_ready_m & up_ready_i;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_i <= 16'd0;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@70:80", "  wire    [15:0]  up_rdata_mi_s;\n  wire            up_ready_mi_s;\n\n  // disable if not selected\n\n  assign up_rdata_out = up_rdata_int;\n  assign up_ready_out = up_ready_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_int <= 16'd0;\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@80:90", "  wire    [15:0]  up_rdata_s;\n  wire            up_ready_s;\n\n  // drp access\n\n  assign up_cm_rdata = up_rdata_int;\n  assign up_cm_ready = up_ready_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_enb_int <= 1'd0;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_mdrp.v@104:114", "      up_ready_mi <= up_ready_mi_s;\n    end\n  end\n\n  assign up_rdata_mi_s = up_rdata_m | up_rdata_i;\n  assign up_ready_mi_s = up_ready_m & up_ready_i;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata_i <= 16'd0;\n      up_ready_i <= 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[76, "  assign up_enb_out = (up_sel == 8'hff || up_sel == XCVR_ID) ? up_enb : 1'b0;\n"]]}}