<<<<<<< HEAD
# Reading C:/altera/91/modelsim_ase/tcl/vsim/pref.tcl 
# do mux4_estruturado_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {mux4_estruturado.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity mux4_estruturado
# -- Compiling architecture structure of mux4_estruturado
# 
# vcom -93 -work work {C:/Users/vinic/Dropbox/3 Periodo/Circuitos Lógicos/Preparação4/mux4_estruturado2/testbench_mux4.vhd}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Compiling entity testbench_mux4
# -- Compiling architecture sim of testbench_mux4
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=mux4_estruturado_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc" testbench_mux4
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /dut=mux4_estruturado_vhd.sdo -t 1ps testbench_mux4 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.testbench_mux4(sim)
# SDF 6.5b Compiler 2009.10 Oct  1 2009
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.mux4_estruturado(structure)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading instances from mux4_estruturado_vhd.sdo
# Loading timing data from mux4_estruturado_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mux4  File: C:/Users/vinic/Dropbox/3 Periodo/Circuitos Lógicos/Preparação4/mux4_estruturado2/testbench_mux4.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
# ** Failure: Just kidding --9tests completed successfully.
#    Time: 175 ns  Iteration: 1  Process: /testbench_mux4/line__72 File: C:/Users/vinic/Dropbox/3 Periodo/Circuitos Lógicos/Preparação4/mux4_estruturado2/testbench_mux4.vhd
# Break in Process line__72 at C:/Users/vinic/Dropbox/3 Periodo/Circuitos Lógicos/Preparação4/mux4_estruturado2/testbench_mux4.vhd line 88
# Simulation Breakpoint: Break in Process line__72 at C:/Users/vinic/Dropbox/3 Periodo/Circuitos Lógicos/Preparação4/mux4_estruturado2/testbench_mux4.vhd line 88
# MACRO ./mux4_estruturado_run_msim_gate_vhdl.do PAUSED at line 17
=======
# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do mux4_estruturado_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {mux4_estruturado.vho}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity mux4_estruturado
# -- Compiling architecture structure of mux4_estruturado
# 
# vcom -93 -work work {D:/Relatório 4/mux4_estruturado2/testbench_mux4.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_mux4
# -- Compiling architecture sim of testbench_mux4
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=mux4_estruturado_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc" testbench_mux4
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /dut=mux4_estruturado_vhd.sdo -t 1ps testbench_mux4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_mux4(sim)
# SDF 10.0c Compiler 2011.09 Sep 21 2011
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.mux4_estruturado(structure)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading instances from mux4_estruturado_vhd.sdo
# Loading timing data from mux4_estruturado_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mux4 File: D:/Relatório 4/mux4_estruturado2/testbench_mux4.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding --9tests completed successfully.
#    Time: 175 ns  Iteration: 1  Process: /testbench_mux4/line__72 File: D:/Relatório 4/mux4_estruturado2/testbench_mux4.vhd
# Break in Process line__72 at D:/Relatório 4/mux4_estruturado2/testbench_mux4.vhd line 88
# Simulation Breakpoint: Break in Process line__72 at D:/Relatório 4/mux4_estruturado2/testbench_mux4.vhd line 88
# MACRO ./mux4_estruturado_run_msim_gate_vhdl.do PAUSED at line 17
add list  \
sim:/testbench_mux4/d0
add list  \
sim:/testbench_mux4/d1
add list  \
sim:/testbench_mux4/d2
add list  \
sim:/testbench_mux4/d3
add list  \
sim:/testbench_mux4/y
add list  \
sim:/testbench_mux4/s
add list  \
sim:/testbench_mux4/yexpected
>>>>>>> 995b63df5e9ee88801d316310e5ccdcb269c0878
