 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  19.68	  vpr	  76.45 MiB	  	  -1	  -1	  1.45	  28984	  2	  0.16	  -1	  -1	  37980	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  78280	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  34.0 MiB	  1.35	  8849	  198082	  67184	  119454	  11444	  75.3 MiB	  1.79	  0.04	  4.80792	  -4243.71	  -4.80792	  4.80792	  1.63	  0.00870389	  0.00461308	  0.703437	  0.604119	  -1	  -1	  -1	  -1	  36	  15033	  19	  4.25198e+07	  9.94461e+06	  1.97160e+06	  2514.80	  6.34	  1.90417	  1.70095	  76483	  392267	  -1	  13833	  11	  2783	  3231	  1168390	  491984	  4.55307	  4.55307	  -4398.36	  -4.55307	  -466.587	  -1.54711	  2.42825e+06	  3097.26	  0.39	  1.86	  0.56	  -1	  -1	  0.39	  0.267476	  0.251398	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  20.34	  vpr	  77.52 MiB	  	  -1	  -1	  1.49	  28984	  2	  0.20	  -1	  -1	  37984	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  79380	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  34.2 MiB	  1.54	  8849	  198082	  67184	  119454	  11444	  76.4 MiB	  2.11	  0.02	  4.80792	  -4243.71	  -4.80792	  4.80792	  1.51	  0.00461706	  0.00404474	  0.791724	  0.674222	  -1	  -1	  -1	  -1	  36	  15258	  14	  4.25198e+07	  9.94461e+06	  2.00618e+06	  2558.90	  6.49	  2.36289	  2.0979	  76483	  403003	  -1	  13939	  13	  2709	  3133	  674153	  202598	  4.81225	  4.81225	  -4723.12	  -4.81225	  -250.572	  -1.43396	  2.47848e+06	  3161.33	  0.34	  1.65	  0.66	  -1	  -1	  0.34	  0.297615	  0.278799	  15	  950	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  28.06	  vpr	  77.30 MiB	  	  -1	  -1	  1.58	  28720	  2	  0.18	  -1	  -1	  37988	  -1	  -1	  32	  311	  15	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  79156	  311	  156	  1015	  1158	  1	  965	  514	  28	  28	  784	  memory	  auto	  34.2 MiB	  1.16	  8782	  198082	  65449	  120482	  12151	  77.3 MiB	  1.29	  0.02	  4.45743	  -3656.2	  -4.45743	  4.45743	  1.56	  0.00447749	  0.00395012	  0.571819	  0.476174	  -1	  -1	  -1	  -1	  38	  15815	  18	  4.25198e+07	  9.94461e+06	  2.05729e+06	  2624.09	  9.94	  2.33141	  2.07681	  78047	  421435	  -1	  15008	  13	  2682	  3130	  5101174	  4499436	  5.48364	  5.48364	  -4384.35	  -5.48364	  -1455.35	  -3.25194	  2.60365e+06	  3320.98	  0.32	  7.21	  0.58	  -1	  -1	  0.32	  0.313572	  0.299025	  15	  950	 
