$date
	Tue Feb  4 19:28:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " isZero $end
$var reg 2 # ALU_Op [1:0] $end
$var reg 8 $ inA [7:0] $end
$var reg 8 % inB [7:0] $end
$scope module uut $end
$var wire 2 & ALU_Op [1:0] $end
$var wire 8 ' inA [7:0] $end
$var wire 8 ( inB [7:0] $end
$var reg 1 " isZero $end
$var reg 8 ) out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b10100 (
b1010 '
b0 &
b10100 %
b1010 $
b0 #
x"
bx !
$end
#10
0"
b111100 !
b111100 )
b11110 %
b11110 (
b11110 $
b11110 '
b1 #
b1 &
#20
b10001000 !
b10001000 )
b10101010 %
b10101010 (
b11001100 $
b11001100 '
b10 #
b10 &
#30
b1100110 !
b1100110 )
b11 #
b11 &
#40
