[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntraBuffer|IntraBuffer>io_BankIO_DataOut",
    "sources":[
      "~IntraBuffer|IntraBuffer>io_BankIO_Enable",
      "~IntraBuffer|IntraBuffer>io_BankIO_ReadWrite",
      "~IntraBuffer|IntraBuffer>io_BankIO_DataAddr"
    ]
  }
]