Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 15:02:25 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #1                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.231 |                                                                                                                       10.108 |
| Logic Delay               | 0.096(18%)          | 3.026(25%)                                                                                                                                  | 2.642(27%)                                                                                                                   |
| Net Delay                 | 0.468(82%)          | 9.205(75%)                                                                                                                                  | 7.466(73%)                                                                                                                   |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.103 |                                                                                                                       -0.094 |
| Slack                     |              11.829 |                                                                                                                                       0.157 |                                                                                                                        2.289 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                          138 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_12.sector_ret_773/C                                                                                                |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_12.sector_ret_773/D                                                                                                               | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #2                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                  12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.214 |                                                                                                                   9.485 |
| Logic Delay               | 0.096(18%)          | 3.059(26%)                                                                                                                                  | 2.614(28%)                                                                                                              |
| Net Delay                 | 0.468(82%)          | 9.155(74%)                                                                                                                                  | 6.871(72%)                                                                                                              |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.112 |                                                                                                                  -0.082 |
| Slack                     |              11.829 |                                                                                                                                       0.165 |                                                                                                                   2.924 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                     127 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                     |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_11.roi_ret_347/C                                                                                              |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_11.roi_ret_347/D                                                                                                                  | sr_p.sr_1[243]/D                                                                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #3                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                            12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.197 |                                                                                                                            10.296 |
| Logic Delay               | 0.096(18%)          | 3.090(26%)                                                                                                                                  | 2.679(27%)                                                                                                                        |
| Net Delay                 | 0.468(82%)          | 9.107(74%)                                                                                                                                  | 7.617(73%)                                                                                                                        |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.104 |                                                                                                                            -0.093 |
| Slack                     |              11.829 |                                                                                                                                       0.190 |                                                                                                                             2.102 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                               141 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                                16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2746/C                                                                                                    |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2746/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                                  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #4                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.182 |                                                                                                                       10.204 |
| Logic Delay               | 0.096(18%)          | 2.940(25%)                                                                                                                                  | 2.738(27%)                                                                                                                   |
| Net Delay                 | 0.468(82%)          | 9.242(75%)                                                                                                                                  | 7.466(73%)                                                                                                                   |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.111 |                                                                                                                       -0.074 |
| Slack                     |              11.829 |                                                                                                                                       0.198 |                                                                                                                        2.213 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                          142 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2767/C                                                                                               |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2767/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #5                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.160 |                                                                                                                       10.316 |
| Logic Delay               | 0.096(18%)          | 2.902(24%)                                                                                                                                  | 2.577(25%)                                                                                                                   |
| Net Delay                 | 0.468(82%)          | 9.258(76%)                                                                                                                                  | 7.739(75%)                                                                                                                   |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.111 |                                                                                                                       -0.074 |
| Slack                     |              11.829 |                                                                                                                                       0.220 |                                                                                                                        2.101 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                          137 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_12.sector_ret_770/C                                                                                                |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_12.sector_ret_770/D                                                                                                               | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #6                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                            12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.156 |                                                                                                                            10.368 |
| Logic Delay               | 0.096(18%)          | 2.902(24%)                                                                                                                                  | 2.742(27%)                                                                                                                        |
| Net Delay                 | 0.468(82%)          | 9.254(76%)                                                                                                                                  | 7.626(73%)                                                                                                                        |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.111 |                                                                                                                            -0.074 |
| Slack                     |              11.829 |                                                                                                                                       0.224 |                                                                                                                             2.049 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                               140 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                                16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2742/C                                                                                                    |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2742/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                                  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #7                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                  12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.156 |                                                                                                                   9.829 |
| Logic Delay               | 0.096(18%)          | 2.952(25%)                                                                                                                                  | 2.437(25%)                                                                                                              |
| Net Delay                 | 0.468(82%)          | 9.204(75%)                                                                                                                                  | 7.392(75%)                                                                                                              |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.108 |                                                                                                                  -0.087 |
| Slack                     |              11.829 |                                                                                                                                       0.227 |                                                                                                                   2.575 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                     130 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                     |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2755/C                                                                                          |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2755/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                        |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #8                                                                     |  WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |              12.500 |
| Path Delay                |               0.287 |                                                                                                                                           12.110 |               1.620 |
| Logic Delay               | 0.099(35%)          | 2.974(25%)                                                                                                                                       | 0.096(6%)           |
| Net Delay                 | 0.188(65%)          | 9.136(75%)                                                                                                                                       | 1.524(94%)          |
| Clock Skew                |              -0.027 |                                                                                                                                           -0.128 |              -0.084 |
| Slack                     |              12.178 |                                                                                                                                            0.253 |              10.788 |
| Timing Exception          |                     |                                                                                                                                                  |                     |
| Bounding Box Size         | 0% x 0%             | 7% x 2%                                                                                                                                          | 3% x 0%             |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                           | (0, 0)              |
| Cumulative Fanout         |                   1 |                                                                                                                                              190 |                   1 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                   0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed        |
| Logic Levels              |                   0 |                                                                                                                                               27 |                   0 |
| Routes                    |                   1 |                                                                                                                                               27 |                   1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                 |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                 |
| DSP Block                 | None                | None                                                                                                                                             | None                |
| BRAM                      | None                | None                                                                                                                                             | None                |
| IO Crossings              |                   0 |                                                                                                                                                0 |                   3 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                   0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                   0 |
| High Fanout               |                   1 |                                                                                                                                               24 |                   1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                   0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[85]/C     | muon_cand_5.pt[1]/C                                                                                                                              | sr_p.sr_1_7.pt[0]/C |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1_7.pt[0]/D                                                                                                                              | sr_p.sr_1[116]/D    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #9                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.125 |                                                                                                                       10.283 |
| Logic Delay               | 0.096(18%)          | 2.940(25%)                                                                                                                                  | 2.705(27%)                                                                                                                   |
| Net Delay                 | 0.468(82%)          | 9.185(75%)                                                                                                                                  | 7.578(73%)                                                                                                                   |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.111 |                                                                                                                       -0.073 |
| Slack                     |              11.829 |                                                                                                                                       0.255 |                                                                                                                        2.135 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                          142 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2766/C                                                                                               |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2766/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #10                                                                  |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |               0.564 |                                                                                                                                      12.063 |                                                                                                                        9.798 |
| Logic Delay               | 0.096(18%)          | 2.984(25%)                                                                                                                                  | 2.484(26%)                                                                                                                   |
| Net Delay                 | 0.468(82%)          | 9.079(75%)                                                                                                                                  | 7.314(74%)                                                                                                                   |
| Clock Skew                |              -0.098 |                                                                                                                                      -0.105 |                                                                                                                       -0.092 |
| Slack                     |              11.829 |                                                                                                                                       0.323 |                                                                                                                        2.601 |
| Timing Exception          |                     |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 0%             | 7% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                         199 |                                                                                                                          153 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                          27 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[37]/C     | muon_cand_2.pt[1]/C                                                                                                                         | sr_p.sr_1_15.sector_ret_2790/C                                                                                               |
| End Point Pin             | muon_cand_2.pt[1]/D | sr_p.sr_1_15.sector_ret_2790/D                                                                                                              | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 3 | 4 | 5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 505 | 4 | 4 | 8 | 1 | 20 | 14 | 6 | 14 |  9 |  7 | 17 | 14 | 11 |  6 | 10 | 16 |  1 | 15 |  5 | 17 | 22 | 37 | 68 | 98 | 59 | 12 |
+-----------------+-------------+-----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.78 |           3.89 |            8890 | 0(0.0%) | 105(1.8%) | 195(3.3%) | 586(10.0%) | 1438(24.5%) | 3550(60.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq80retfan16_rev_1 | 0.78 |           4.46 |            6411 | 0(0.0%) | 104(1.8%) | 195(3.4%) |  501(8.7%) | 1438(24.8%) | 3550(61.3%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       102% | (CLEM_X69Y498,CLEM_X69Y498)     | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |  43% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       106% | (CLEL_R_X62Y504,CLEM_X64Y507)   | wrapper(100%) |            0% |       5.61719 | 95%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       100% | (CLEM_X65Y499,CLEL_R_X66Y502)   | wrapper(100%) |            0% |       4.72656 | 82%          | 0%         |  48% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        91% | (CLEL_R_X60Y517,CLEL_R_X60Y517) | wrapper(100%) |            0% |         5.625 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.028% | (CLEM_X65Y523,CLEM_X66Y528) | wrapper(100%) |            0% |       5.34028 | 97%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.043% | (CLEM_X60Y504,CLEM_X63Y507) | wrapper(100%) |            0% |       5.51875 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                1 |           0.010% | (CLEM_X64Y528,CLEM_X66Y530) | wrapper(100%) |            0% |       4.64583 | 93%          | 0%         |  21% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.003% | (CLEM_X60Y509,CLEM_X60Y509) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.182% | (CLEM_X58Y506,CLEM_X67Y529) | wrapper(100%) |            0% |       4.37361 | 77%          | 0%         |  13% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                1 |           0.009% | (CLEM_X65Y522,CLEM_X67Y526) | wrapper(100%) |            0% |         4.855 | 91%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.153% | (CLEM_X57Y499,CLEM_X64Y514) | wrapper(100%) |            0% |       4.14453 | 72%          | 0%         |   4% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.100% | (CLEM_X64Y520,CLEM_X67Y531) | wrapper(100%) |            0% |        4.1441 | 79%          | 0%         |  23% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        85% | (CLEM_X61Y505,CLEM_X61Y505) | wrapper(100%) |            0% |         6.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X67Y497 | 395             | 417          | 40%                  | wrapper(100%) | N                   |
| CLEL_R_X67Y498 | 395             | 416          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X67Y499 | 395             | 415          | 39%                  | wrapper(100%) | N                   |
| CLEM_X66Y501   | 389             | 413          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y511 | 395             | 402          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X67Y497   | 393             | 417          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y498 | 391             | 416          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X67Y500 | 395             | 414          | 36%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y500 | 391             | 414          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X67Y498   | 393             | 416          | 36%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y505 | 379             | 409          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X63Y505   | 377             | 409          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y497 | 374             | 417          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X65Y505   | 384             | 409          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y505   | 380             | 409          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y506   | 377             | 408          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y498 | 374             | 416          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y497 | 379             | 417          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y506 | 379             | 408          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X63Y497   | 377             | 417          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


