# Lab 1
This lab aims to design a 3:2 priority encoder (Part 1) and a 7:3 priority encoder (Part 2) by implementing the logic for the outputs using the inputs.
