// Seed: 85035356
module module_0 (
    input logic id_0,
    input reg id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  reg id_5 = id_5;
  generate
    initial begin
      id_5 <= id_3 === id_1;
      id_2 <= id_1;
    end
  endgenerate
endmodule
