#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 30 16:41:36 2020
# Process ID: 5880
# Current directory: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_hdmi_acr_ctrl_0_synth_1
# Command line: vivado -log exdes_hdmi_acr_ctrl_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source exdes_hdmi_acr_ctrl_0.tcl
# Log file: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_hdmi_acr_ctrl_0_synth_1/exdes_hdmi_acr_ctrl_0.vds
# Journal file: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_hdmi_acr_ctrl_0_synth_1/vivado.jou
#-----------------------------------------------------------
source exdes_hdmi_acr_ctrl_0.tcl -notrace
Command: synth_design -top exdes_hdmi_acr_ctrl_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'exdes_hdmi_acr_ctrl_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6287
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2743.309 ; gain = 12.902 ; free physical = 3880 ; free virtual = 7740
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exdes_hdmi_acr_ctrl_0' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/synth/exdes_hdmi_acr_ctrl_0.v:58]
INFO: [Synth 8-638] synthesizing module 'hdmi_acr_ctrl' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl.vhd:60]
INFO: [Synth 8-3491] module 'hdmi_acr_ctrl_top' declared at '/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_top.sv:35' bound to instance 'hdmi_acr_ctrl_top_inst' of component 'hdmi_acr_ctrl_top' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl.vhd:125]
INFO: [Synth 8-6157] synthesizing module 'hdmi_acr_ctrl_top' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'hdmi_acr_ctrl_axi' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_axi.sv:36]
	Parameter pVERSION_NR bound to: -559038737 - type: integer 
	Parameter cAXI4_RESP_OKAY bound to: 2'b00 
	Parameter cAXI4_RESP_SLVERR bound to: 2'b10 
	Parameter cADDR_VER bound to: 0 - type: integer 
	Parameter cADDR_CTRL bound to: 4 - type: integer 
	Parameter cADDR_CTSVAL bound to: 8 - type: integer 
	Parameter cADDR_NVAL bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hdmi_acr_ctrl_axi' (1#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_axi.sv:36]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_AWADDR' does not match port width (8) of module 'hdmi_acr_ctrl_axi' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_top.sv:128]
WARNING: [Synth 8-689] width (32) of port connection 'S_AXI_ARADDR' does not match port width (8) of module 'hdmi_acr_ctrl_axi' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_top.sv:141]
INFO: [Synth 8-6157] synthesizing module 'hdmi_acr_lib_pulse_clkcross' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_lib.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_acr_lib_pulse_clkcross' (2#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_lib.sv:30]
INFO: [Synth 8-6157] synthesizing module 'hdmi_acr_lib_data_clkcross' [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_lib.sv:62]
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hdmi_acr_lib_data_clkcross' (3#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_lib.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_acr_ctrl_top' (4#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl_top.sv:35]
INFO: [Synth 8-256] done synthesizing module 'hdmi_acr_ctrl' (5#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/imports/hdmi_acr_ctrl.vhd:60]
INFO: [Synth 8-6155] done synthesizing module 'exdes_hdmi_acr_ctrl_0' (6#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/synth/exdes_hdmi_acr_ctrl_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2788.215 ; gain = 57.809 ; free physical = 4399 ; free virtual = 8260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.059 ; gain = 76.652 ; free physical = 4792 ; free virtual = 8653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.059 ; gain = 76.652 ; free physical = 4792 ; free virtual = 8653
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.059 ; gain = 0.000 ; free physical = 4778 ; free virtual = 8638
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.965 ; gain = 0.000 ; free physical = 4231 ; free virtual = 8092
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2979.777 ; gain = 23.812 ; free physical = 4226 ; free virtual = 8087
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2979.777 ; gain = 249.371 ; free physical = 3638 ; free virtual = 7501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2979.777 ; gain = 249.371 ; free physical = 3628 ; free virtual = 7492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2979.777 ; gain = 249.371 ; free physical = 3622 ; free virtual = 7486
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stmWrite_reg' in module 'hdmi_acr_ctrl_axi'
INFO: [Synth 8-802] inferred FSM for state register 'stmRead_reg' in module 'hdmi_acr_ctrl_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             sWriteReset |                               00 | 00000000000000000000000000000000
              sWriteAddr |                               01 | 00000000000000000000000000000001
              sWriteData |                               10 | 00000000000000000000000000000010
              sWriteResp |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stmWrite_reg' using encoding 'sequential' in module 'hdmi_acr_ctrl_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              sReadReset |                               00 | 00000000000000000000000000000000
               sReadAddr |                               01 | 00000000000000000000000000000001
             sDecodeAddr |                               10 | 00000000000000000000000000000010
               sReadData |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stmRead_reg' using encoding 'sequential' in module 'hdmi_acr_ctrl_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2979.777 ; gain = 249.371 ; free physical = 2939 ; free virtual = 6803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2979.777 ; gain = 249.371 ; free physical = 3207 ; free virtual = 7074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 3381.309 ; gain = 650.902 ; free physical = 172 ; free virtual = 3380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 3382.309 ; gain = 651.902 ; free physical = 171 ; free virtual = 3379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:38 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 178 ; free virtual = 3374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 169 ; free virtual = 3221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 169 ; free virtual = 3221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 167 ; free virtual = 3219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 166 ; free virtual = 3218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 159 ; free virtual = 3212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 159 ; free virtual = 3212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    14|
|2     |LUT1   |    42|
|3     |LUT2   |    57|
|4     |LUT3   |    26|
|5     |LUT4   |    44|
|6     |LUT5   |    29|
|7     |LUT6   |    37|
|8     |FDCE   |   179|
|9     |FDPE   |    28|
|10    |FDRE   |   302|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.355 ; gain = 679.949 ; free physical = 158 ; free virtual = 3212
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:37 . Memory (MB): peak = 3410.355 ; gain = 507.230 ; free physical = 249 ; free virtual = 3286
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3410.363 ; gain = 679.949 ; free physical = 249 ; free virtual = 3286
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3422.324 ; gain = 0.000 ; free physical = 687 ; free virtual = 3726
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3470.215 ; gain = 0.000 ; free physical = 2159 ; free virtual = 5203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:02:08 . Memory (MB): peak = 3470.215 ; gain = 1293.211 ; free physical = 2292 ; free virtual = 5335
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_hdmi_acr_ctrl_0_synth_1/exdes_hdmi_acr_ctrl_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_hdmi_acr_ctrl_0_synth_1/exdes_hdmi_acr_ctrl_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exdes_hdmi_acr_ctrl_0_utilization_synth.rpt -pb exdes_hdmi_acr_ctrl_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 16:44:08 2020...
