// Seed: 107979953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1] \id_6 ;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5
    , id_22,
    input wor id_6,
    output tri1 id_7,
    input wire id_8,
    output tri id_9,
    output tri id_10
    , id_23,
    input wand id_11,
    inout wire id_12
    , id_24,
    input tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    output tri id_16,
    input supply1 id_17,
    input uwire id_18,
    input wor id_19,
    input wor id_20
);
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22,
      id_24,
      id_23
  );
endmodule
