$date
	Sat Dec 06 17:35:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplexer_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in0 [31:0] $end
$var reg 32 # in1 [31:0] $end
$var reg 1 $ sel $end
$scope module MUX $end
$var wire 32 % A1 [31:0] $end
$var wire 32 & B1 [31:0] $end
$var wire 1 $ sel $end
$var wire 32 ' mux_out [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$scope module signextender_tb $end
$var wire 32 ( instr_out [31:0] $end
$var reg 3 ) ext_type [2:0] $end
$var reg 32 * instr_in [31:0] $end
$scope module SE $end
$var wire 25 + in [31:7] $end
$var wire 3 , sel_ext [2:0] $end
$var reg 32 - out [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 -
b0 ,
b1010000000000001 +
b10100000000000010010011 *
b0 )
b101 (
b10101010101010101010101010101010 '
b1010101010101010101010101010101 &
b10101010101010101010101010101010 %
0$
b1010101010101010101010101010101 #
b10101010101010101010101010101010 "
b10101010101010101010101010101010 !
$end
#10000
b11111111111111111111111111111111 (
b11111111111111111111111111111111 -
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
b1111111111110000000000001 +
b11111111111100000000000010010011 *
1$
#20000
