// Seed: 1342039114
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  assign module_1.type_2 = 0;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output uwire id_2,
    id_15,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input tri id_13
);
  initial
    if (-1)
      `define pp_16 0
  id_17(
      id_5, -1, id_15
  );
  assign id_2 = id_1;
  wire id_18;
  module_0 modCall_1 (id_18);
endmodule
