$date
	Wed Nov 30 04:59:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var wire 208 ! stringvar [208:1] $end
$var reg 32 " PC_prv [31:0] $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var integer 32 % f [31:0] $end
$var integer 32 & i [31:0] $end
$scope module cpu0 $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 32 ' wRegData [31:0] $end
$var wire 32 ( signExtend [31:0] $end
$var wire 32 ) rdB [31:0] $end
$var wire 32 * rdA [31:0] $end
$var wire 6 + opcode [5:0] $end
$var wire 5 , instr_rt [4:0] $end
$var wire 5 - instr_rs [4:0] $end
$var wire 5 . instr_rd [4:0] $end
$var wire 32 / instr [31:0] $end
$var wire 16 0 imm [15:0] $end
$var wire 6 1 func [5:0] $end
$var wire 1 2 Zero $end
$var wire 5 3 RegWriteAddr [4:0] $end
$var wire 1 4 RegWrite $end
$var wire 1 5 RegDst $end
$var wire 1 6 PCWrite $end
$var wire 1 7 MemWrite $end
$var wire 1 8 MemToReg $end
$var wire 1 9 MemRead $end
$var wire 1 : IFID_Write $end
$var wire 1 ; IDEX_Control $end
$var wire 2 < ForwardB [1:0] $end
$var wire 2 = ForwardA [1:0] $end
$var wire 32 > EX_RegB [31:0] $end
$var wire 32 ? DMemOut [31:0] $end
$var wire 1 @ Branch $end
$var wire 2 A ALUcntrl [1:0] $end
$var wire 1 B ALUSrc $end
$var wire 32 C ALUOut [31:0] $end
$var wire 4 D ALUOp [3:0] $end
$var wire 32 E ALUInB [31:0] $end
$var wire 32 F ALUInA [31:0] $end
$var reg 32 G EXMEM_ALUOut [31:0] $end
$var reg 1 H EXMEM_Branch $end
$var reg 1 I EXMEM_MemRead $end
$var reg 1 J EXMEM_MemToReg $end
$var reg 1 K EXMEM_MemWrite $end
$var reg 32 L EXMEM_MemWriteData [31:0] $end
$var reg 1 M EXMEM_RegWrite $end
$var reg 5 N EXMEM_RegWriteAddr [4:0] $end
$var reg 1 O EXMEM_Zero $end
$var reg 1 P IDEX_ALUSrc $end
$var reg 2 Q IDEX_ALUcntrl [1:0] $end
$var reg 1 R IDEX_Branch $end
$var reg 1 S IDEX_MemRead $end
$var reg 1 T IDEX_MemToReg $end
$var reg 1 U IDEX_MemWrite $end
$var reg 1 V IDEX_RegDst $end
$var reg 1 W IDEX_RegWrite $end
$var reg 5 X IDEX_instr_rd [4:0] $end
$var reg 5 Y IDEX_instr_rs [4:0] $end
$var reg 5 Z IDEX_instr_rt [4:0] $end
$var reg 32 [ IDEX_rdA [31:0] $end
$var reg 32 \ IDEX_rdB [31:0] $end
$var reg 32 ] IDEX_signExtend [31:0] $end
$var reg 32 ^ IFID_PCplus4 [31:0] $end
$var reg 32 _ IFID_instr [31:0] $end
$var reg 32 ` MEMWB_ALUOut [31:0] $end
$var reg 32 a MEMWB_DMemOut [31:0] $end
$var reg 1 b MEMWB_MemToReg $end
$var reg 1 c MEMWB_RegWrite $end
$var reg 5 d MEMWB_RegWriteAddr [4:0] $end
$var reg 32 e PC [31:0] $end
$scope module control_alu $end
$var wire 2 f ALUcntrl [1:0] $end
$var wire 6 g func [5:0] $end
$var reg 4 h ALUOp [3:0] $end
$upscope $end
$scope module control_main $end
$var wire 6 i opcode [5:0] $end
$var reg 1 B ALUSrc $end
$var reg 2 j ALUcntrl [1:0] $end
$var reg 1 @ Branch $end
$var reg 1 9 MemRead $end
$var reg 1 8 MemToReg $end
$var reg 1 7 MemWrite $end
$var reg 1 5 RegDst $end
$var reg 1 4 RegWrite $end
$upscope $end
$scope module cpu_DMem $end
$var wire 32 k addr [31:0] $end
$var wire 1 # clock $end
$var wire 32 l din [31:0] $end
$var wire 1 I ren $end
$var wire 1 $ reset $end
$var wire 1 K wen $end
$var wire 32 m dout [31:0] $end
$upscope $end
$scope module cpu_IMem $end
$var wire 32 n addr [31:0] $end
$var wire 1 # clock $end
$var wire 32 o din [31:0] $end
$var wire 1 p ren $end
$var wire 1 $ reset $end
$var wire 1 q wen $end
$var wire 32 r dout [31:0] $end
$upscope $end
$scope module cpu_alu $end
$var wire 32 s inA [31:0] $end
$var wire 32 t inB [31:0] $end
$var wire 4 u op [3:0] $end
$var wire 1 2 zero $end
$var wire 32 v out [31:0] $end
$upscope $end
$scope module cpu_regs $end
$var wire 1 # clock $end
$var wire 5 w raA [4:0] $end
$var wire 5 x raB [4:0] $end
$var wire 32 y rdA [31:0] $end
$var wire 32 z rdB [31:0] $end
$var wire 1 $ reset $end
$var wire 5 { wa [4:0] $end
$var wire 32 | wd [31:0] $end
$var wire 1 c wen $end
$var integer 32 } i [31:0] $end
$upscope $end
$scope module forward $end
$var wire 1 M EX_MEM_RegWrite $end
$var wire 5 ~ EX_MEM_RegisterRd [4:0] $end
$var wire 5 !" ID_EX_RegisterRs [4:0] $end
$var wire 5 "" ID_EX_RegisterRt [4:0] $end
$var wire 1 c MEM_WB_RegWrite $end
$var wire 5 #" MEM_WB_RegisterRd [4:0] $end
$var reg 2 $" ForwardA [1:0] $end
$var reg 2 %" ForwardB [1:0] $end
$upscope $end
$scope module hazards $end
$var wire 1 S ID_EX_MemRead $end
$var wire 5 &" ID_EX_RegisterRt [4:0] $end
$var wire 5 '" IF_ID_RegisterRs [4:0] $end
$var wire 5 (" IF_ID_RegisterRt [4:0] $end
$var reg 1 ; IDEX_Control $end
$var reg 1 : IFID_Write $end
$var reg 1 6 PCWrite $end
$upscope $end
$upscope $end
$scope module pipe0 $end
$var wire 32 )" PC [31:0] $end
$var wire 1 # clock $end
$var wire 32 *" instr0 [31:0] $end
$var wire 32 +" instr1 [31:0] $end
$var wire 40 ," stringvar4 [39:0] $end
$var wire 40 -" stringvar3 [39:0] $end
$var wire 40 ." stringvar2 [39:0] $end
$var wire 40 /" stringvar1 [39:0] $end
$var wire 40 0" stringvar0 [39:0] $end
$var wire 208 1" stringvar [208:1] $end
$var reg 32 2" PC_prv [31:0] $end
$var reg 32 3" instr2 [31:0] $end
$var reg 32 4" instr3 [31:0] $end
$var reg 32 5" instr4 [31:0] $end
$scope module instr2str_0 $end
$var wire 32 6" instr [31:0] $end
$var reg 40 7" stringvar [39:0] $end
$upscope $end
$scope module instr2str_1 $end
$var wire 32 8" instr [31:0] $end
$var reg 40 9" stringvar [39:0] $end
$upscope $end
$scope module instr2str_2 $end
$var wire 32 :" instr [31:0] $end
$var reg 40 ;" stringvar [39:0] $end
$upscope $end
$scope module instr2str_3 $end
$var wire 32 <" instr [31:0] $end
$var reg 40 =" stringvar [39:0] $end
$upscope $end
$scope module instr2str_4 $end
$var wire 32 >" instr [31:0] $end
$var reg 40 ?" stringvar [39:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 @" \data[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 A" \data[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 B" \data[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 C" \data[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 D" \data[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 E" \data[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 F" \data[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 G" \data[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 H" \data[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 I" \data[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 J" \data[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 K" \data[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 L" \data[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 M" \data[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 N" \data[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 O" \data[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 P" \data[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 Q" \data[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 R" \data[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 S" \data[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 T" \data[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 U" \data[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 V" \data[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 W" \data[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 X" \data[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 Y" \data[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 Z" \data[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 [" \data[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 \" \data[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ]" \data[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 ^" \data[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 _" \data[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 `" \data[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 a" \data[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 b" \data[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 c" \data[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 d" \data[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 e" \data[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 f" \data[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 g" \data[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 h" \data[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 i" \data[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 j" \data[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 k" \data[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 l" \data[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 m" \data[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 n" \data[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 o" \data[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 p" \data[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 q" \data[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 r" \data[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 s" \data[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 t" \data[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 u" \data[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 v" \data[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 w" \data[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 x" \data[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 y" \data[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 z" \data[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 {" \data[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 |" \data[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 }" \data[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ~" \data[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 !# \data[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 "# \data[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ## \data[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 $# \data[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 %# \data[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 &# \data[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 '# \data[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 (# \data[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 )# \data[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 *# \data[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 +# \data[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ,# \data[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 -# \data[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 .# \data[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 /# \data[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 0# \data[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 1# \data[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 2# \data[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 3# \data[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 4# \data[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 5# \data[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 6# \data[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 7# \data[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 8# \data[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 9# \data[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 :# \data[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ;# \data[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 <# \data[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 =# \data[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 ># \data[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_regs $end
$var reg 32 ?# \data[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_IMem $end
$var reg 32 @# \data[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpu0 $end
$scope module cpu_DMem $end
$var reg 32 A# \data[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A#
bx @#
b11111 ?#
bx >#
bx =#
b11110 <#
bx ;#
bx :#
b11101 9#
bx 8#
bx 7#
b11100 6#
bx 5#
bx 4#
b11011 3#
bx 2#
bx 1#
b11010 0#
bx /#
bx .#
b11001 -#
bx ,#
bx +#
b11000 *#
bx )#
bx (#
b10111 '#
bx &#
bx %#
b10110 $#
bx ##
bx "#
b10101 !#
bx ~"
bx }"
b10100 |"
bx {"
bx z"
b10011 y"
bx x"
bx w"
b10010 v"
bx u"
bx t"
b10001 s"
bx r"
b100010110101101111111110011100 q"
b10000 p"
bx o"
b11101101001011000000000100 n"
b1111 m"
bx l"
b101010001100000000 k"
b1110 j"
bx i"
b10001101010000100000000000001000 h"
b1101 g"
bx f"
b100010011110100000101010 e"
b1100 d"
bx c"
b100000100100100000100000 b"
b1011 a"
bx `"
b100010000010000000100101 _"
b1010 ^"
bx ]"
b10011010010000000100100 \"
b1001 ["
bx Z"
b10001101010000100000000000001000 Y"
b1000 X"
bx W"
b10101101010111000000000000001000 V"
b111 U"
bx T"
b10001101010011100000000000000100 S"
b110 R"
bx Q"
b10000100101001100000100100 P"
b101 O"
bx N"
b1111011010111000000100101 M"
b100 L"
bx K"
b1001001000100100000100010 J"
b11 I"
bx H"
b10001101010011010000000000000100 G"
b10 F"
bx E"
b10101101010111110000000000000100 D"
b1 C"
bx B"
b1000100000100000000100000 A"
b0 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
b1011010010110100101101 9"
b0 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1"
bx 0"
b1011010010110100101101 /"
bx ."
bx -"
bx ,"
b0 +"
bx *"
b11111111111111111111111111111111 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b100000 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b10 u
b0 t
b0 s
bx r
0q
1p
b0 o
b111111111111111111111111111111 n
bx m
b0 l
b0 k
b10 j
b0 i
b10 h
b0 g
b0 f
b11111111111111111111111111111111 e
b0 d
0c
0b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
0W
0V
0U
0T
0S
0R
b0 Q
0P
0O
b0 N
0M
b0 L
0K
0J
0I
0H
b0 G
b0 F
b0 E
b10 D
b0 C
0B
b10 A
0@
bx ?
b0 >
b0 =
b0 <
1;
1:
09
08
07
16
15
14
b0 3
12
b0 1
b0 0
bx /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b100000 &
b10000000000000000000000000000011 %
0$
0#
bx "
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
$end
#5000
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000010110100101101001011010000000000101101001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000010110100101101001011010000000000101101001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1"
b1011010010110100101101 ."
b1011010010110100101101 ;"
b11111111111111111111111111111111 2"
b0 3"
b0 :"
1#
#10000
b11111111111111111111111111111111 "
b11111 ?#
b11110 <#
b11101 9#
b11100 6#
b11011 3#
b11010 0#
b11001 -#
b11000 *#
b10111 '#
b10110 $#
b10101 !#
b10100 |"
b10011 y"
b10010 v"
b10001 s"
b10000 p"
b1111 m"
b1110 j"
b1101 g"
b1100 d"
b1011 a"
b1010 ^"
b1001 ["
b1000 X"
b111 U"
b110 R"
b101 O"
b100 L"
b11 I"
b10 F"
b1 C"
b0 @"
b100000 }
0#
#15000
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000101101001011010010110100000000001011010010110100101101001011010000000000000000001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000101101001011010010110100000000001011010010110100101101001011010000000000000000001011010010110100101101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1"
b1011010010110100101101 -"
b1011010010110100101101 ="
b0 4"
b0 <"
1#
#20000
b11111 ?#
b11110 <#
b11101 9#
b11100 6#
b11011 3#
b11010 0#
b11001 -#
b11000 *#
b10111 '#
b10110 $#
b10101 !#
b10100 |"
b10011 y"
b10010 v"
b10001 s"
b10000 p"
b1111 m"
b1110 j"
b1101 g"
b1100 d"
b1011 a"
b1010 ^"
b1001 ["
b1000 X"
b111 U"
b110 R"
b101 O"
b100 L"
b11 I"
b10 F"
b1 C"
b0 @"
b100000 }
0#
#25000
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000001011010010110100101101000000000010110100101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 !
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000001011010010110100101101000000000010110100101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 1"
b1011010010110100101101 ,"
b1011010010110100101101 ?"
b0 5"
b0 >"
1#
#30000
b11111 ?#
b11110 <#
b11101 9#
b11100 6#
b11011 3#
b11010 0#
b11001 -#
b11000 *#
b10111 '#
b10110 $#
b10101 !#
b10100 |"
b10011 y"
b10010 v"
b10001 s"
b10000 p"
b1111 m"
b1110 j"
b1101 g"
b1100 d"
b1011 a"
b1010 ^"
b1001 ["
b1000 X"
b111 U"
b110 R"
b101 O"
b100 L"
b11 I"
b10 F"
b1 C"
b0 @"
b100000 }
0#
#35000
1#
#40000
b11111 ?#
b11110 <#
b11101 9#
b11100 6#
b11011 3#
b11010 0#
b11001 -#
b11000 *#
b10111 '#
b10110 $#
b10101 !#
b10100 |"
b10011 y"
b10010 v"
b10001 s"
b10000 p"
b1111 m"
b1110 j"
b1101 g"
b1100 d"
b1011 a"
b1010 ^"
b1001 ["
b1000 X"
b111 U"
b110 R"
b101 O"
b100 L"
b11 I"
b10 F"
b1 C"
b0 @"
b100000 }
0#
#42500
1$
#45000
b10000010100010001000100 0"
b10000010100010001000100 7"
b1000100000100000000100000 /
b1000100000100000000100000 r
b1000100000100000000100000 *"
b1000100000100000000100000 6"
bx A
bx j
x8
x7
x@
xB
x5
x4
b0 D
b0 h
b0 u
bx +
bx i
bx 1
bx *
bx y
bx -
bx w
bx '"
bx )
bx z
bx ,
bx x
bx ("
bx .
bx (
bx 0
b0 n
b100000101000100010001000000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 !
b100000101000100010001000000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 1"
bx a
1O
1W
b10 Q
b10 f
1V
bx _
bx +"
bx 8"
b11 ^
b0 e
b0 )"
1#
#50000
b0 "
0#
#55000
b101001101010111 0"
b101001101010111 7"
x2
bx C
bx v
b10101101010111110000000000000100 /
b10101101010111110000000000000100 r
b10101101010111110000000000000100 *"
b10101101010111110000000000000100 6"
b10 A
b10 j
08
07
0@
0B
15
14
bx E
bx t
b1 n
b0 +
b0 i
b100000 1
b1000 *
b1000 y
b1000 -
b1000 w
b1000 '"
b10000 )
b10000 z
b10000 ,
b10000 x
b10000 ("
b1000 .
b100000000100000 (
b100000000100000 0
b1010011010101110000000000000000010000010100010001000100000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 !
b1010011010101110000000000000000010000010100010001000100000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 1"
b10000010100010001000100 /"
b10000010100010001000100 9"
bx 3
bx g
bx >
bx F
bx s
b0 2"
bx 3"
bx :"
b100 e
b100 )"
b1000100000100000000100000 _
b1000100000100000000100000 +"
b1000100000100000000100000 8"
b100 ^
xW
xT
xU
xR
xP
bx Q
bx f
xV
bx Z
bx ""
bx &"
bx Y
bx !"
bx X
bx ]
bx \
bx [
1M
1#
#60000
b100 "
0#
#65000
02
b11000 C
b11000 v
b100110001010111 0"
b100110001010111 7"
b10001101010011010000000000000100 /
b10001101010011010000000000000100 r
b10001101010011010000000000000100 *"
b10001101010011010000000000000100 6"
b0 A
b0 j
x8
17
1B
x5
04
b10000010100010001000100 ."
b10000010100010001000100 ;"
b10 D
b10 h
b10 u
b1000 3
b10000 E
b10000 t
b100000 g
b10000 >
b1000 F
b1000 s
b101011 +
b101011 i
b100 1
b1010 *
b1010 y
b1010 -
b1010 w
b1010 '"
b11111 )
b11111 z
b11111 ,
b11111 x
b11111 ("
b0 .
b100 (
b100 0
b1001100010101110000000000000000000000000101001101010111000000000000000001000001010001000100010000000000000000000010110100101101001011010000000000000000001011010010110100101101 !
b1001100010101110000000000000000000000000101001101010111000000000000000001000001010001000100010000000000000000000010110100101101001011010000000000000000001011010010110100101101 1"
b101001101010111 /"
b101001101010111 9"
b10 n
b100 2"
b1000100000100000000100000 3"
b1000100000100000000100000 :"
bx 4"
bx <"
1c
xM
xJ
xK
xH
xO
bx L
bx l
bx N
bx ~
bx G
bx k
1W
0T
0U
0R
0P
b10 Q
b10 f
1V
b10000 Z
b10000 ""
b10000 &"
b1000 Y
b1000 !"
b1000 X
b100000000100000 ]
b10000 \
b1000 [
b10101101010111110000000000000100 _
b10101101010111110000000000000100 +"
b10101101010111110000000000000100 8"
b1000 ^
b1000 e
b1000 )"
1#
#70000
b1000 "
0#
#75000
b10100110101010101000010 0"
b10100110101010101000010 7"
b1110 C
b1110 v
b1001001000100100000100010 /
b1001001000100100000100010 r
b1001001000100100000100010 *"
b1001001000100100000100010 6"
18
19
07
05
14
b100 E
b100 t
b101001101010111 ."
b101001101010111 ;"
b10000010100010001000100 -"
b10000010100010001000100 ="
b11 n
b100011 +
b100011 i
b1101 )
b1101 z
b1101 ,
b1101 x
b1101 ("
b101001101010101010000100000000000000000000000000100110001010111000000000000000000000000010100110101011100000000000000000100000101000100010001000000000000000000001011010010110100101101 !
b101001101010101010000100000000000000000000000000100110001010111000000000000000000000000010100110101011100000000000000000100000101000100010001000000000000000000001011010010110100101101 1"
b100110001010111 /"
b100110001010111 9"
bx 3
b100 g
b11111 >
b1010 F
b1010 s
bx '
bx |
b1000 2"
b10101101010111110000000000000100 3"
b10101101010111110000000000000100 :"
b1000100000100000000100000 4"
b1000100000100000000100000 <"
bx 5"
bx >"
b1100 e
b1100 )"
b10001101010011010000000000000100 _
b10001101010011010000000000000100 +"
b10001101010011010000000000000100 8"
b1100 ^
0W
xT
1U
1P
b0 Q
b0 f
xV
b11111 Z
b11111 ""
b11111 &"
b1010 Y
b1010 !"
b0 X
b100 ]
b11111 \
b1010 [
1M
0J
0K
0H
0O
b10000 L
b10000 l
b1000 N
b1000 ~
b11000 G
b11000 k
xc
xb
bx d
bx {
bx #"
bx `
1#
#80000
b1100 "
0#
#85000
b100111101010010 0"
b100111101010010 7"
b1111011010111000000100101 /
b1111011010111000000100101 r
b1111011010111000000100101 *"
b1111011010111000000100101 6"
b10 A
b10 j
08
09
0B
15
b100110001010111 ."
b100110001010111 ;"
b101001101010111 -"
b101001101010111 ="
b10000010100010001000100 ,"
b10000010100010001000100 ?"
b11000 '
b11000 |
b1101 3
b1101 >
b0 +
b0 i
b100010 1
b1001 *
b1001 y
b1001 -
b1001 w
b1001 '"
b100 )
b100 z
b100 ,
b100 x
b100 ("
b1001 .
b100100000100010 (
b100100000100010 0
b1001111010100100000000000000000010100110101010101000010000000000000000000000000010011000101011100000000000000000000000001010011010101110000000000000000010000010100010001000100 !
b1001111010100100000000000000000010100110101010101000010000000000000000000000000010011000101011100000000000000000000000001010011010101110000000000000000010000010100010001000100 1"
b10100110101010101000010 /"
b10100110101010101000010 9"
b100 n
b1100 2"
b10001101010011010000000000000100 3"
b10001101010011010000000000000100 :"
b10101101010111110000000000000100 4"
b10101101010111110000000000000100 <"
b1000100000100000000100000 5"
b1000100000100000000100000 >"
1c
0b
b1000 d
b1000 {
b1000 #"
b11000 `
0M
xJ
1K
b11111 L
b11111 l
bx N
bx ~
b1110 G
b1110 k
1W
1T
0U
1S
0V
b1101 Z
b1101 ""
b1101 &"
b1101 \
b1001001000100100000100010 _
b1001001000100100000100010 +"
b1001001000100100000100010 8"
b10000 ^
b10000 e
b10000 )"
1#
#90000
b10000 "
b11000 X"
b11111 l"
0#
#95000
b10000010100111001000100 0"
b10000010100111001000100 7"
02
b101 C
b101 v
b10000100101001100000100100 /
b10000100101001100000100100 r
b10000100101001100000100100 *"
b10000100101001100000100100 6"
b11111 ?
b11111 m
b10100110101010101000010 ."
b10100110101010101000010 ;"
b100110001010111 -"
b100110001010111 ="
b101001101010111 ,"
b101001101010111 ?"
b101 n
b100101 1
b1111 *
b1111 y
b1111 -
b1111 w
b1111 '"
b1101 )
b1101 z
b1101 ,
b1101 x
b1101 ("
b1110 .
b111000000100101 (
b111000000100101 0
b100000101001110010001000000000000000000000000000100111101010010000000000000000001010011010101010100001000000000000000000000000001001100010101110000000000000000000000000101001101010111 !
b100000101001110010001000000000000000000000000000100111101010010000000000000000001010011010101010100001000000000000000000000000001001100010101110000000000000000000000000101001101010111 1"
b100111101010010 /"
b100111101010010 9"
b110 D
b110 h
b110 u
b1001 3
b100 E
b100 t
b100010 g
b100 >
b1001 F
b1001 s
bx '
bx |
b10000 2"
b1001001000100100000100010 3"
b1001001000100100000100010 :"
b10001101010011010000000000000100 4"
b10001101010011010000000000000100 <"
b10101101010111110000000000000100 5"
b10101101010111110000000000000100 >"
b10100 e
b10100 )"
b1111011010111000000100101 _
b1111011010111000000100101 +"
b1111011010111000000100101 8"
b10100 ^
0T
0S
0P
b10 Q
b10 f
1V
b100 Z
b100 ""
b100 &"
b1001 Y
b1001 !"
b1001 X
b100100000100010 ]
b100 \
b1001 [
1M
1J
0K
1I
b1101 L
b1101 l
b1101 N
b1101 ~
0c
xb
bx d
bx {
bx #"
b1110 `
1#
#100000
b10100 "
0#
#105000
b1 <
b1 %"
b11111 C
b11111 v
b100110001010111 0"
b100110001010111 7"
b10001101010011100000000000000100 /
b10001101010011100000000000000100 r
b10001101010011100000000000000100 *"
b10001101010011100000000000000100 6"
bx ?
bx m
b1 D
b1 h
b1 u
b11111 E
b11111 t
b100111101010010 ."
b100111101010010 ;"
b10100110101010101000010 -"
b10100110101010101000010 ="
b100110001010111 ,"
b100110001010111 ?"
b11111 '
b11111 |
b1110 3
b100101 g
b11111 >
b1111 F
b1111 s
b100100 1
b10000 *
b10000 y
b10000 -
b10000 w
b10000 '"
b10010 )
b10010 z
b10010 ,
b10010 x
b10010 ("
b10011 .
b11111111111111111001100000100100 (
b1001100000100100 0
b1001100010101110000000000000000010000010100111001000100000000000000000000000000010011110101001000000000000000000101001101010101010000100000000000000000000000000100110001010111 !
b1001100010101110000000000000000010000010100111001000100000000000000000000000000010011110101001000000000000000000101001101010101010000100000000000000000000000000100110001010111 1"
b10000010100111001000100 /"
b10000010100111001000100 9"
b110 n
b10100 2"
b1111011010111000000100101 3"
b1111011010111000000100101 :"
b1001001000100100000100010 4"
b1001001000100100000100010 <"
b10001101010011010000000000000100 5"
b10001101010011010000000000000100 >"
1c
1b
b1101 d
b1101 {
b1101 #"
b11111 a
0J
0I
b100 L
b100 l
b1001 N
b1001 ~
b101 G
b101 k
b1101 Z
b1101 ""
b1101 &"
b1111 Y
b1111 !"
b1110 X
b111000000100101 ]
b1101 \
b1111 [
b10000100101001100000100100 _
b10000100101001100000100100 +"
b10000100101001100000100100 8"
b11000 ^
b11000 e
b11000 )"
1#
#110000
b11000 "
b11111 g"
0#
#115000
b0 <
b0 %"
02
b101001101010111 0"
b101001101010111 7"
b10010 E
b10010 t
b10101101010111000000000000001000 /
b10101101010111000000000000001000 r
b10101101010111000000000000001000 *"
b10101101010111000000000000001000 6"
b10000 C
b10000 v
b10010 >
b0 A
b0 j
18
19
1B
05
b0 D
b0 h
b0 u
b10000010100111001000100 ."
b10000010100111001000100 ;"
b100111101010010 -"
b100111101010010 ="
b10100110101010101000010 ,"
b10100110101010101000010 ?"
b111 n
b100011 +
b100011 i
b100 1
b1010 *
b1010 y
b1010 -
b1010 w
b1010 '"
b1110 )
b1110 z
b1110 ,
b1110 x
b1110 ("
b0 .
b100 (
b100 0
b1010011010101110000000000000000000000000100110001010111000000000000000001000001010011100100010000000000000000000000000001001111010100100000000000000000010100110101010101000010 !
b1010011010101110000000000000000000000000100110001010111000000000000000001000001010011100100010000000000000000000000000001001111010100100000000000000000010100110101010101000010 1"
b100110001010111 /"
b100110001010111 9"
b10011 3
b100100 g
b10000 F
b10000 s
b101 '
b101 |
b11000 2"
b10000100101001100000100100 3"
b10000100101001100000100100 :"
b1111011010111000000100101 4"
b1111011010111000000100101 <"
b1001001000100100000100010 5"
b1001001000100100000100010 >"
b11100 e
b11100 )"
b10001101010011100000000000000100 _
b10001101010011100000000000000100 +"
b10001101010011100000000000000100 8"
b11100 ^
b10010 Z
b10010 ""
b10010 &"
b10000 Y
b10000 !"
b10011 X
b11111111111111111001100000100100 ]
b10010 \
b10000 [
b1101 L
b1101 l
b1110 N
b1110 ~
b11111 G
b11111 k
0b
b1001 d
b1001 {
b1001 #"
b101 `
bx a
1#
#120000
b11100 "
b101 ["
0#
#125000
b1 <
b1 %"
b100110001010111 0"
b100110001010111 7"
b10001101010000100000000000001000 /
b10001101010000100000000000001000 r
b10001101010000100000000000001000 *"
b10001101010000100000000000001000 6"
02
b1110 C
b1110 v
b100 E
b100 t
x8
09
17
x5
04
b100110001010111 ."
b100110001010111 ;"
b10000010100111001000100 -"
b10000010100111001000100 ="
b100111101010010 ,"
b100111101010010 ?"
b11111 '
b11111 |
b10 D
b10 h
b10 u
b1110 3
b100 g
b11111 >
b1010 F
b1010 s
b101011 +
b101011 i
b1000 1
b11100 )
b11100 z
b11100 ,
b11100 x
b11100 ("
b1000 (
b1000 0
b1001100010101110000000000000000000000000101001101010111000000000000000000000000010011000101011100000000000000000100000101001110010001000000000000000000000000000100111101010010 !
b1001100010101110000000000000000000000000101001101010111000000000000000000000000010011000101011100000000000000000100000101001110010001000000000000000000000000000100111101010010 1"
b101001101010111 /"
b101001101010111 9"
b1000 n
b11100 2"
b10001101010011100000000000000100 3"
b10001101010011100000000000000100 :"
b10000100101001100000100100 4"
b10000100101001100000100100 <"
b1111011010111000000100101 5"
b1111011010111000000100101 >"
b1110 d
b1110 {
b1110 #"
b11111 `
b10010 L
b10010 l
b10011 N
b10011 ~
b10000 G
b10000 k
1T
1S
1P
b0 Q
b0 f
0V
b1110 Z
b1110 ""
b1110 &"
b1010 Y
b1010 !"
b0 X
b100 ]
b1110 \
b1010 [
b10101101010111000000000000001000 _
b10101101010111000000000000001000 +"
b10101101010111000000000000001000 8"
b100000 ^
b100000 e
b100000 )"
1#
#130000
b100000 "
b11111 j"
0#
#135000
b0 <
b0 %"
b10000010100111001000100 0"
b10000010100111001000100 7"
b10010 C
b10010 v
b10011010010000000100100 /
b10011010010000000100100 r
b10011010010000000100100 *"
b10011010010000000100100 6"
b11111 ?
b11111 m
b11100 >
18
19
07
05
14
b101001101010111 ."
b101001101010111 ;"
b100110001010111 -"
b100110001010111 ="
b10000010100111001000100 ,"
b10000010100111001000100 ?"
b1001 n
b100011 +
b100011 i
b10 )
b10 z
b10 ,
b10 x
b10 ("
b100000101001110010001000000000000000000000000000100110001010111000000000000000000000000010100110101011100000000000000000000000001001100010101110000000000000000010000010100111001000100 !
b100000101001110010001000000000000000000000000000100110001010111000000000000000000000000010100110101011100000000000000000000000001001100010101110000000000000000010000010100111001000100 1"
b100110001010111 /"
b100110001010111 9"
bx00 3
b1000 E
b1000 t
b1000 g
b10000 '
b10000 |
b100000 2"
b10101101010111000000000000001000 3"
b10101101010111000000000000001000 :"
b10001101010011100000000000000100 4"
b10001101010011100000000000000100 <"
b10000100101001100000100100 5"
b10000100101001100000100100 >"
b100100 e
b100100 )"
b10001101010000100000000000001000 _
b10001101010000100000000000001000 +"
b10001101010000100000000000001000 8"
b100100 ^
0W
xT
1U
0S
xV
b11100 Z
b11100 ""
b11100 &"
b1000 ]
b11100 \
1J
1I
b1110 L
b1110 l
b1110 N
b1110 ~
b1110 G
b1110 k
b10011 d
b10011 {
b10011 #"
b10000 `
1#
#140000
b100100 "
b10000 y"
0#
#145000
0;
0:
06
b100111101010010 0"
b100111101010010 7"
b100010000010000000100101 /
b100010000010000000100101 r
b100010000010000000100101 *"
b100010000010000000100101 6"
bx ?
bx m
b10 A
b10 j
08
09
0B
15
b100110001010111 ."
b100110001010111 ;"
b101001101010111 -"
b101001101010111 ="
b100110001010111 ,"
b100110001010111 ?"
b11111 '
b11111 |
b10 3
b10 >
b0 +
b0 i
b100100 1
b10 *
b10 y
b10 -
b10 w
b10 '"
b11111 )
b11111 z
b1101 ,
b1101 x
b1101 ("
b100 .
b10000000100100 (
b10000000100100 0
b1001111010100100000000000000000010000010100111001000100000000000000000000000000010011000101011100000000000000000000000001010011010101110000000000000000000000000100110001010111 !
b1001111010100100000000000000000010000010100111001000100000000000000000000000000010011000101011100000000000000000000000001010011010101110000000000000000000000000100110001010111 1"
b10000010100111001000100 /"
b10000010100111001000100 9"
b1010 n
b100100 2"
b10001101010000100000000000001000 3"
b10001101010000100000000000001000 :"
b10101101010111000000000000001000 4"
b10101101010111000000000000001000 <"
b10001101010011100000000000000100 5"
b10001101010011100000000000000100 >"
1b
b1110 d
b1110 {
b1110 #"
b1110 `
b11111 a
0M
xJ
1K
0I
b11100 L
b11100 l
bx00 N
bx00 ~
b10010 G
b10010 k
1W
1T
0U
1S
0V
b10 Z
b10 ""
b10 &"
b10 \
b10011010010000000100100 _
b10011010010000000100100 +"
b10011010010000000100100 8"
b101000 ^
b101000 e
b101000 )"
1#
#150000
b101000 "
b11111 j"
b11100 x"
0#
#155000
1;
1:
16
12
b0 C
b0 v
b11100 ?
b11100 m
b10000010100111001000100 ."
b10000010100111001000100 ;"
b100110001010111 -"
b100110001010111 ="
b1001111010100100000000000000000010000010100111001000100000000000010110100101101001011010010110100000000000000000000000001001100010101110000000000000000000000000101001101010111 !
b1001111010100100000000000000000010000010100111001000100000000000010110100101101001011010010110100000000000000000000000001001100010101110000000000000000000000000101001101010111 1"
b101001101010111 ,"
b101001101010111 ?"
b0 3
b0 E
b0 t
b0 g
b0 >
b0 F
b0 s
bx '
bx |
b101000 2"
b10011010010000000100100 3"
b10011010010000000100100 :"
b10001101010000100000000000001000 4"
b10001101010000100000000000001000 <"
b10101101010111000000000000001000 5"
b10101101010111000000000000001000 >"
0W
0T
0S
0P
b0 Z
b0 ""
b0 &"
b0 Y
b0 !"
b0 ]
b0 \
b0 [
1M
1J
0K
1I
b10 L
b10 l
b10 N
b10 ~
0c
xb
bx00 d
bx00 {
bx00 #"
b10010 `
bx a
1#
#160000
0#
#165000
b1 =
b1 $"
02
b11100 C
b11100 v
b10000010100010001000100 0"
b10000010100010001000100 7"
b100000100100100000100000 /
b100000100100100000100000 r
b100000100100100000100000 *"
b100000100100100000100000 6"
bx ?
bx m
b11111 E
b11111 t
b10000010100111001000100 -"
b10000010100111001000100 ="
b100110001010111 ,"
b100110001010111 ?"
b11100 '
b11100 |
b0 D
b0 h
b0 u
b100 3
b100100 g
b11111 >
b11100 F
b11100 s
b100101 1
b100 *
b100 y
b100 -
b100 w
b100 '"
b11000 )
b11000 z
b1000 ,
b1000 x
b1000 ("
b10000000100101 (
b10000000100101 0
b100111101010010 /"
b100111101010010 9"
b1011 n
b100000101000100010001000000000000000000000000000100111101010010000000000000000001000001010011100100010000000000000000000100000101001110010001000000000000000000000000000100110001010111 !
b100000101000100010001000000000000000000000000000100111101010010000000000000000001000001010011100100010000000000000000000100000101001110010001000000000000000000000000000100110001010111 1"
b10011010010000000100100 4"
b10011010010000000100100 <"
b10001101010000100000000000001000 5"
b10001101010000100000000000001000 >"
1c
1b
b10 d
b10 {
b10 #"
b11100 a
0M
0J
0I
1O
b0 L
b0 l
b0 N
b0 ~
b0 G
b0 k
1W
b10 Q
b10 f
1V
b1101 Z
b1101 ""
b1101 &"
b10 Y
b10 !"
b100 X
b10000000100100 ]
b11111 \
b10 [
b100010000010000000100101 _
b100010000010000000100101 +"
b100010000010000000100101 8"
b101100 ^
b101100 e
b101100 )"
1#
#170000
b101100 "
b11100 F"
0#
#175000
b10 =
b10 $"
b10100110100110001010100 0"
b10100110100110001010100 7"
b100010011110100000101010 /
b100010011110100000101010 r
b100010011110100000101010 *"
b100010011110100000101010 6"
b11100 C
b11100 v
b11100 F
b11100 s
b1 D
b1 h
b1 u
b11000 E
b11000 t
b100111101010010 ."
b100111101010010 ;"
b10000010100111001000100 ,"
b10000010100111001000100 ?"
b1100 n
b100000 1
b11100 )
b11100 z
b10 ,
b10 x
b10 ("
b1001 .
b100100000100000 (
b100100000100000 0
b101001101001100010101000000000000000000010000010100010001000100000000000000000000000000010011110101001000000000000000000100000101001110010001000000000000000000010000010100111001000100 !
b101001101001100010101000000000000000000010000010100010001000100000000000000000000000000010011110101001000000000000000000100000101001110010001000000000000000000010000010100111001000100 1"
b10000010100010001000100 /"
b10000010100010001000100 9"
b100101 g
b11000 >
b0 '
b0 |
b101100 2"
b100010000010000000100101 3"
b100010000010000000100101 :"
b10011010010000000100100 5"
b10011010010000000100100 >"
b110000 e
b110000 )"
b100000100100100000100000 _
b100000100100100000100000 +"
b100000100100100000100000 8"
b110000 ^
b1000 Z
b1000 ""
b1000 &"
b100 Y
b100 !"
b10000000100101 ]
b11000 \
b100 [
1M
0O
b11111 L
b11111 l
b100 N
b100 ~
b11100 G
b11100 k
0c
0b
b0 d
b0 {
b0 #"
b0 `
bx a
1#
#180000
b110000 "
0#
#185000
b1 =
b1 $"
b111000 C
b111000 v
b100110001010111 0"
b100110001010111 7"
b10001101010000100000000000001000 /
b10001101010000100000000000001000 r
b10001101010000100000000000001000 *"
b10001101010000100000000000001000 6"
b10 D
b10 h
b10 u
b11100 E
b11100 t
b10000010100010001000100 ."
b10000010100010001000100 ;"
b100111101010010 -"
b100111101010010 ="
b11100 '
b11100 |
b1001 3
b100000 g
b11100 >
b101010 1
b101 )
b101 z
b1001 ,
b1001 x
b1001 ("
b11101 .
b11111111111111111110100000101010 (
b1110100000101010 0
b1001100010101110000000000000000010100110100110001010100000000000000000001000001010001000100010000000000000000000000000001001111010100100000000000000000010000010100111001000100 !
b1001100010101110000000000000000010100110100110001010100000000000000000001000001010001000100010000000000000000000000000001001111010100100000000000000000010000010100111001000100 1"
b10100110100110001010100 /"
b10100110100110001010100 9"
b1101 n
b110000 2"
b100000100100100000100000 3"
b100000100100100000100000 :"
b100010000010000000100101 4"
b100010000010000000100101 <"
1c
b100 d
b100 {
b100 #"
b11100 `
b11000 L
b11000 l
b10 Z
b10 ""
b10 &"
b1001 X
b100100000100000 ]
b11100 \
b100010011110100000101010 _
b100010011110100000101010 +"
b100010011110100000101010 8"
b110100 ^
b110100 e
b110100 )"
1#
#190000
b110100 "
b11100 L"
b11100 *
b11100 y
0#
#195000
b10 <
b10 %"
b1 =
b1 $"
02
b1 C
b1 v
b10100110100110001001100 0"
b10100110100110001001100 7"
b101010001100000000 /
b101010001100000000 r
b101010001100000000 *"
b101010001100000000 6"
b0 A
b0 j
18
19
1B
05
b111 D
b111 h
b111 u
b111000 E
b111000 t
b10100110100110001010100 ."
b10100110100110001010100 ;"
b10000010100010001000100 -"
b10000010100010001000100 ="
b100111101010010 ,"
b100111101010010 ?"
b1110 n
b100011 +
b100011 i
b1000 1
b1010 *
b1010 y
b1010 -
b1010 w
b1010 '"
b11100 )
b11100 z
b10 ,
b10 x
b10 ("
b0 .
b1000 (
b1000 0
b101001101001100010011000000000000000000000000000100110001010111000000000000000001010011010011000101010000000000000000000100000101000100010001000000000000000000000000000100111101010010 !
b101001101001100010011000000000000000000000000000100110001010111000000000000000001010011010011000101010000000000000000000100000101000100010001000000000000000000000000000100111101010010 1"
b100110001010111 /"
b100110001010111 9"
b11101 3
b101010 g
b111000 >
b110100 2"
b100010011110100000101010 3"
b100010011110100000101010 :"
b100000100100100000100000 4"
b100000100100100000100000 <"
b100010000010000000100101 5"
b100010000010000000100101 >"
b111000 e
b111000 )"
b10001101010000100000000000001000 _
b10001101010000100000000000001000 +"
b10001101010000100000000000001000 8"
b111000 ^
b1001 Z
b1001 ""
b1001 &"
b11101 X
b11111111111111111110100000101010 ]
b101 \
b11100 [
b11100 L
b11100 l
b1001 N
b1001 ~
b111000 G
b111000 k
1#
#200000
b111000 "
b11100 L"
0#
#205000
0;
0:
06
b0 =
b0 $"
b0 <
b0 %"
b10010 C
b10010 v
b1010011010011000100110001010110 0"
b1010011010011000100110001010110 7"
b1010 F
b1010 s
b11101101001011000000000100 /
b11101101001011000000000100 r
b11101101001011000000000100 *"
b11101101001011000000000100 6"
b11100 >
b1000 E
b1000 t
b10 A
b10 j
08
09
0B
15
b100110001010111 ."
b100110001010111 ;"
b10100110100110001010100 -"
b10100110100110001010100 ="
b10000010100010001000100 ,"
b10000010100010001000100 ?"
b111000 '
b111000 |
b10 D
b10 h
b10 u
b10 3
b1000 g
b0 +
b0 i
b0 1
b0 *
b0 y
b0 -
b0 w
b0 '"
b10100 .
b11111111111111111010001100000000 (
b1010001100000000 0
b10100110100110001001100010101100000000000000000010100110100110001001100000000000000000000000000010011000101011100000000000000000101001101001100010101000000000000000000010000010100010001000100 !
b10100110100110001001100010101100000000000000000010100110100110001001100000000000000000000000000010011000101011100000000000000000101001101001100010101000000000000000000010000010100010001000100 1"
b10100110100110001001100 /"
b10100110100110001001100 9"
b1111 n
b111000 2"
b10001101010000100000000000001000 3"
b10001101010000100000000000001000 :"
b100010011110100000101010 4"
b100010011110100000101010 <"
b100000100100100000100000 5"
b100000100100100000100000 >"
b1001 d
b1001 {
b1001 #"
b111000 `
b101 L
b101 l
b11101 N
b11101 ~
b1 G
b1 k
1T
1S
1P
b0 Q
b0 f
0V
b10 Z
b10 ""
b10 &"
b1010 Y
b1010 !"
b0 X
b1000 ]
b11100 \
b1010 [
b101010001100000000 _
b101010001100000000 +"
b101010001100000000 8"
b111100 ^
b111100 e
b111100 )"
1#
#210000
b111100 "
b111000 ["
0#
#215000
1;
1:
16
12
b0 C
b0 v
b11100 ?
b11100 m
b10100110100110001001100 ."
b10100110100110001001100 ;"
b100110001010111 -"
b100110001010111 ="
b10100110100110001001100010101100000000000000000010100110100110001001100000000000010110100101101001011010010110100000000000000000000000001001100010101110000000000000000010100110100110001010100 !
b10100110100110001001100010101100000000000000000010100110100110001001100000000000010110100101101001011010010110100000000000000000000000001001100010101110000000000000000010100110100110001010100 1"
b10100110100110001010100 ,"
b10100110100110001010100 ?"
b0 3
b0 E
b0 t
b0 g
b0 >
b0 F
b0 s
b1 '
b1 |
b111100 2"
b101010001100000000 3"
b101010001100000000 :"
b10001101010000100000000000001000 4"
b10001101010000100000000000001000 <"
b100010011110100000101010 5"
b100010011110100000101010 >"
0W
0T
0S
0P
b0 Z
b0 ""
b0 &"
b0 Y
b0 !"
b0 ]
b0 \
b0 [
1J
1I
b11100 L
b11100 l
b10 N
b10 ~
b10010 G
b10010 k
b11101 d
b11101 {
b11101 #"
b1 `
1#
#220000
b1 9#
0#
#225000
b1 <
b1 %"
b1000001010001000100010001001001 0"
b1000001010001000100010001001001 7"
b100010110101101111111110011100 /
b100010110101101111111110011100 r
b100010110101101111111110011100 *"
b100010110101101111111110011100 6"
bx ?
bx m
b11100 E
b11100 t
b10100110100110001001100 -"
b10100110100110001001100 ="
b100110001010111 ,"
b100110001010111 ?"
b11100 '
b11100 |
b0 D
b0 h
b0 u
b10100 3
b11100 >
b100 1
b1 *
b1 y
b11101 -
b11101 w
b11101 '"
b10100 )
b10100 z
b10100 ,
b10100 x
b10100 ("
b10110 .
b11111111111111111011000000000100 (
b1011000000000100 0
b1010011010011000100110001010110 /"
b1010011010011000100110001010110 9"
b10000 n
b10000010100010001000100010010010000000001010011010011000100110001010110000000000000000001010011010011000100110000000000000000000101001101001100010011000000000000000000000000000100110001010111 !
b10000010100010001000100010010010000000001010011010011000100110001010110000000000000000001010011010011000100110000000000000000000101001101001100010011000000000000000000000000000100110001010111 1"
b101010001100000000 4"
b101010001100000000 <"
b10001101010000100000000000001000 5"
b10001101010000100000000000001000 >"
1b
b10 d
b10 {
b10 #"
b10010 `
b11100 a
0M
0J
0I
1O
b0 L
b0 l
b0 N
b0 ~
b0 G
b0 k
1W
b10 Q
b10 f
1V
b10 Z
b10 ""
b10 &"
b10100 X
b11111111111111111010001100000000 ]
b11100 \
b11101101001011000000000100 _
b11101101001011000000000100 +"
b11101101001011000000000100 8"
b1000000 ^
b1000000 e
b1000000 )"
1#
#230000
b1000000 "
b11100 F"
0#
#235000
b10 <
b10 %"
b1011010010110100101101 0"
b1011010010110100101101 7"
b0 E
b0 t
bx /
bx r
bx *"
bx 6"
b0 >
b0 A
b0 j
1B
05
b1010011010011000100110001010110 ."
b1010011010011000100110001010110 ;"
b10100110100110001001100 ,"
b10100110100110001001100 ?"
b10001 n
b1000 +
b1000 i
b11100 1
b10110 *
b10110 y
b10110 -
b10110 w
b10110 '"
b10110 )
b10110 z
b10110 ,
b10110 x
b10110 ("
b11111 .
b11111111111111111111111110011100 (
b1111111110011100 0
b10110100101101001011010000000001000001010001000100010001001001000000000101001101001100010011000101011000000000000000000101001101001100010011000000000000000000010100110100110001001100 !
b10110100101101001011010000000001000001010001000100010001001001000000000101001101001100010011000101011000000000000000000101001101001100010011000000000000000000010100110100110001001100 1"
b1000001010001000100010001001001 /"
b1000001010001000100010001001001 9"
b10110 3
b100 g
b1 F
b1 s
b0 '
b0 |
b1000000 2"
b11101101001011000000000100 3"
b11101101001011000000000100 :"
b101010001100000000 5"
b101010001100000000 >"
b1000100 e
b1000100 )"
b100010110101101111111110011100 _
b100010110101101111111110011100 +"
b100010110101101111111110011100 8"
b1000100 ^
b10100 Z
b10100 ""
b10100 &"
b11101 Y
b11101 !"
b10110 X
b11111111111111111011000000000100 ]
b10100 \
b1 [
1M
b11100 L
b11100 l
b10100 N
b10100 ~
0c
0b
b0 d
b0 {
b0 #"
b0 `
bx a
1#
#240000
b1000100 "
0#
#245000
b10 =
b10 $"
b10 <
b10 %"
b11111111111111111111111110011100 E
b11111111111111111111111110011100 t
02
b11111111111111111111111110011100 C
b11111111111111111111111110011100 v
bx A
bx j
x8
x7
x@
xB
x5
x4
b1000001010001000100010001001001 ."
b1000001010001000100010001001001 ;"
b1010011010011000100110001010110 -"
b1010011010011000100110001010110 ="
b10 D
b10 h
b10 u
b10110 3
b11100 g
b0 F
b0 s
bx +
bx i
bx 1
bx *
bx y
bx -
bx w
bx '"
bx )
bx z
bx ,
bx x
bx ("
bx .
bx (
bx 0
b10110100101101001011010000000000000000001011010010110100101101000000000100000101000100010001000100100100000000010100110100110001001100010101100000000000000000010100110100110001001100 !
b10110100101101001011010000000000000000001011010010110100101101000000000100000101000100010001000100100100000000010100110100110001001100010101100000000000000000010100110100110001001100 1"
b1011010010110100101101 /"
b1011010010110100101101 9"
b10010 n
b1000100 2"
b100010110101101111111110011100 3"
b100010110101101111111110011100 :"
b11101101001011000000000100 4"
b11101101001011000000000100 <"
1c
b10100 d
b10100 {
b10100 #"
b10100 L
b10100 l
b10110 N
b10110 ~
1P
b0 Q
b0 f
0V
b10110 Z
b10110 ""
b10110 &"
b10110 Y
b10110 !"
b11111 X
b11111111111111111111111110011100 ]
b10110 \
b10110 [
bx _
bx +"
bx 8"
b1001000 ^
b1001000 e
b1001000 )"
1#
#250000
b1001000 "
b0 |"
0#
#255000
b0 =
b0 $"
b0 <
b0 %"
x2
bx C
bx v
bx F
bx s
bx >
b1011010010110100101101 ."
b1011010010110100101101 ;"
b1000001010001000100010001001001 -"
b1000001010001000100010001001001 ="
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000010000010100010001000100010010010000000001010011010011000100110001010110 !
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000010000010100010001000100010010010000000001010011010011000100110001010110 1"
b1010011010011000100110001010110 ,"
b1010011010011000100110001010110 ?"
b10011 n
b0 D
b0 h
b0 u
bx 3
bx E
bx t
bx g
b1001000 2"
bx 3"
bx :"
b100010110101101111111110011100 4"
b100010110101101111111110011100 <"
b11101101001011000000000100 5"
b11101101001011000000000100 >"
b1001100 e
b1001100 )"
b1001100 ^
xW
xT
xU
xR
xP
bx Q
bx f
xV
bx Z
bx ""
bx &"
bx Y
bx !"
bx X
bx ]
bx \
bx [
0O
b10110 L
b10110 l
b11111111111111111111111110011100 G
b11111111111111111111111110011100 k
b10110 d
b10110 {
b10110 #"
1#
#260000
b1001100 "
b0 $#
0#
#265000
b1011010010110100101101 -"
b1011010010110100101101 ="
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000001000001010001000100010001001001 !
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000001000001010001000100010001001001 1"
b1000001010001000100010001001001 ,"
b1000001010001000100010001001001 ?"
b11111111111111111111111110011100 '
b11111111111111111111111110011100 |
b10100 n
b1001100 2"
bx 4"
bx <"
b100010110101101111111110011100 5"
b100010110101101111111110011100 >"
b11111111111111111111111110011100 `
xM
xJ
xK
xH
xO
bx L
bx l
bx N
bx ~
bx G
bx k
b1010000 ^
b1010000 e
b1010000 )"
1#
#270000
b1010000 "
b11111111111111111111111110011100 $#
0#
#275000
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 !
b10110100101101001011010000000000000000001011010010110100101101000000000000000000101101001011010010110100000000000000000010110100101101001011010000000000000000001011010010110100101101 1"
b1011010010110100101101 ,"
b1011010010110100101101 ?"
b10101 n
bx '
bx |
b1010000 2"
bx 5"
bx >"
b1010100 e
b1010100 )"
b1010100 ^
xc
xb
bx d
bx {
bx #"
bx `
1#
#280000
b1010100 "
0#
#285000
b10110 n
b1010100 2"
b1011000 ^
b1011000 e
b1011000 )"
1#
#290000
b1011000 "
0#
#295000
b10111 n
b1011000 2"
b1011100 e
b1011100 )"
b1011100 ^
1#
#300000
b1011100 "
0#
#305000
b11000 n
b1011100 2"
b1100000 ^
b1100000 e
b1100000 )"
1#
#310000
b1100000 "
0#
#315000
b11001 n
b1100000 2"
b1100100 e
b1100100 )"
b1100100 ^
1#
#320000
b1100100 "
0#
#325000
b11010 n
b1100100 2"
b1101000 ^
b1101000 e
b1101000 )"
1#
#330000
b1101000 "
0#
#335000
b11011 n
b1101000 2"
b1101100 e
b1101100 )"
b1101100 ^
1#
#340000
b1101100 "
0#
#345000
b11100 n
b1101100 2"
b1110000 ^
b1110000 e
b1110000 )"
1#
#350000
b1110000 "
0#
#355000
b11101 n
b1110000 2"
b1110100 e
b1110100 )"
b1110100 ^
1#
#360000
b1110100 "
0#
#365000
b11110 n
b1110100 2"
b1111000 ^
b1111000 e
b1111000 )"
1#
#370000
b1111000 "
0#
#375000
b11111 n
b1111000 2"
b1111100 e
b1111100 )"
b1111100 ^
1#
#380000
b1111100 "
0#
#385000
b100000 n
b1111100 2"
b10000000 ^
b10000000 e
b10000000 )"
1#
#390000
b10000000 "
0#
#395000
b100001 n
b10000000 2"
b10000100 e
b10000100 )"
b10000100 ^
1#
#400000
b10000100 "
0#
#405000
b100010 n
b10000100 2"
b10001000 ^
b10001000 e
b10001000 )"
1#
#410000
b10001000 "
0#
#415000
b100011 n
b10001000 2"
b10001100 e
b10001100 )"
b10001100 ^
1#
#420000
b10001100 "
0#
#425000
b100100 n
b10001100 2"
b10010000 ^
b10010000 e
b10010000 )"
1#
#430000
b10010000 "
0#
#435000
b100101 n
b10010000 2"
b10010100 e
b10010100 )"
b10010100 ^
1#
#440000
b10010100 "
0#
#442500
