Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 00:17:04 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk1/slowclk_reg/Q (HIGH)

 There are 807 register/latch pins with no clock driven by root clock pin: clk20/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk20k/slowclk_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: clk361/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk4/slowclk_reg/Q (HIGH)

 There are 476 register/latch pins with no clock driven by root clock pin: clk625m/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriver/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriverDebug/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2839 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.332        0.000                      0                  545        0.246        0.000                      0                  545        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.332        0.000                      0                  545        0.246        0.000                      0                  545        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.828ns (19.823%)  route 3.349ns (80.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.247    clk1/clear
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.430    14.771    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[28]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.429    14.579    clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.828ns (19.823%)  route 3.349ns (80.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.247    clk1/clear
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.430    14.771    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[29]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.429    14.579    clk1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.828ns (19.823%)  route 3.349ns (80.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.247    clk1/clear
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.430    14.771    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[30]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.429    14.579    clk1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.828ns (19.823%)  route 3.349ns (80.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          1.097     9.247    clk1/clear
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.430    14.771    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[31]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X49Y69         FDRE (Setup_fdre_C_R)       -0.429    14.579    clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk625m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.120%)  route 3.287ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.625     5.146    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  clk625m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  clk625m/count_reg[11]/Q
                         net (fo=2, routed)           1.400     7.002    clk625m/count_reg[11]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  clk625m/count[0]_i_7__6/O
                         net (fo=1, routed)           0.639     7.766    clk625m/count[0]_i_7__6_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.890 r  clk625m/count[0]_i_4__5/O
                         net (fo=2, routed)           0.307     8.197    clk625m/count[0]_i_4__5_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124     8.321 r  clk625m/count[0]_i_1__7/O
                         net (fo=32, routed)          0.940     9.261    clk625m/count[0]_i_1__7_n_0
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.504    14.845    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[28]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    clk625m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk625m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.120%)  route 3.287ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.625     5.146    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  clk625m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  clk625m/count_reg[11]/Q
                         net (fo=2, routed)           1.400     7.002    clk625m/count_reg[11]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  clk625m/count[0]_i_7__6/O
                         net (fo=1, routed)           0.639     7.766    clk625m/count[0]_i_7__6_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.890 r  clk625m/count[0]_i_4__5/O
                         net (fo=2, routed)           0.307     8.197    clk625m/count[0]_i_4__5_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124     8.321 r  clk625m/count[0]_i_1__7/O
                         net (fo=32, routed)          0.940     9.261    clk625m/count[0]_i_1__7_n_0
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.504    14.845    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[29]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    clk625m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk625m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.120%)  route 3.287ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.625     5.146    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  clk625m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  clk625m/count_reg[11]/Q
                         net (fo=2, routed)           1.400     7.002    clk625m/count_reg[11]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  clk625m/count[0]_i_7__6/O
                         net (fo=1, routed)           0.639     7.766    clk625m/count[0]_i_7__6_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.890 r  clk625m/count[0]_i_4__5/O
                         net (fo=2, routed)           0.307     8.197    clk625m/count[0]_i_4__5_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124     8.321 r  clk625m/count[0]_i_1__7/O
                         net (fo=32, routed)          0.940     9.261    clk625m/count[0]_i_1__7_n_0
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.504    14.845    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[30]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    clk625m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk625m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.120%)  route 3.287ns (79.880%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.625     5.146    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  clk625m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  clk625m/count_reg[11]/Q
                         net (fo=2, routed)           1.400     7.002    clk625m/count_reg[11]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.126 r  clk625m/count[0]_i_7__6/O
                         net (fo=1, routed)           0.639     7.766    clk625m/count[0]_i_7__6_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I0_O)        0.124     7.890 r  clk625m/count[0]_i_4__5/O
                         net (fo=2, routed)           0.307     8.197    clk625m/count[0]_i_4__5_n_0
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.124     8.321 r  clk625m/count[0]_i_1__7/O
                         net (fo=32, routed)          0.940     9.261    clk625m/count[0]_i_1__7_n_0
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.504    14.845    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  clk625m/count_reg[31]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.429    14.653    clk625m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.502%)  route 3.211ns (79.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          0.959     9.108    clk1/clear
    SLICE_X49Y68         FDRE                                         r  clk1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.431    14.772    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  clk1/count_reg[24]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X49Y68         FDRE (Setup_fdre_C_R)       -0.429    14.580    clk1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 clk1/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.502%)  route 3.211ns (79.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.549     5.070    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  clk1/count_reg[21]/Q
                         net (fo=3, routed)           0.886     6.412    clk1/count_reg[21]
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.536 r  clk1/count[0]_i_9__3/O
                         net (fo=1, routed)           0.650     7.186    clk1/count[0]_i_9__3_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.310 r  clk1/count[0]_i_4__3/O
                         net (fo=1, routed)           0.715     8.026    clk1/count[0]_i_4__3_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.150 r  clk1/count[0]_i_1__5/O
                         net (fo=32, routed)          0.959     9.108    clk1/clear
    SLICE_X49Y68         FDRE                                         r  clk1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.431    14.772    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  clk1/count_reg[25]/C
                         clock pessimism              0.272    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X49Y68         FDRE (Setup_fdre_C_R)       -0.429    14.580    clk1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk625m/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk625m/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.820%)  route 0.166ns (47.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.593     1.476    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  clk625m/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk625m/count_reg[0]/Q
                         net (fo=3, routed)           0.166     1.783    clk625m/count_reg[0]
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  clk625m/slowclk_i_1__5/O
                         net (fo=1, routed)           0.000     1.828    clk625m/slowclk_i_1__5_n_0
    SLICE_X1Y58          FDRE                                         r  clk625m/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.862     1.990    clk625m/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  clk625m/slowclk_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.091     1.582    clk625m/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clk1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.964%)  route 0.172ns (48.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.444    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  clk1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk1/count_reg[1]/Q
                         net (fo=3, routed)           0.172     1.757    clk1/count_reg[1]
    SLICE_X48Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  clk1/slowclk_i_1__3/O
                         net (fo=1, routed)           0.000     1.802    clk1/slowclk_i_1__3_n_0
    SLICE_X48Y63         FDRE                                         r  clk1/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.828     1.956    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  clk1/slowclk_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.091     1.549    clk1/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk20/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.560     1.443    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  clk20/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk20/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.701    clk20/count_reg[31]
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk20/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    clk20/count_reg[28]_i_1__1_n_4
    SLICE_X51Y64         FDRE                                         r  clk20/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.829     1.957    clk20/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  clk20/count_reg[31]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.105     1.548    clk20/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ledDriver/clk600/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriver/clk600/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.590     1.473    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  ledDriver/clk600/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ledDriver/clk600/count_reg[27]/Q
                         net (fo=2, routed)           0.117     1.731    ledDriver/clk600/count_reg[27]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  ledDriver/clk600/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    ledDriver/clk600/count_reg[24]_i_1_n_4
    SLICE_X63Y62         FDRE                                         r  ledDriver/clk600/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.859     1.987    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  ledDriver/clk600/count_reg[27]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.578    ledDriver/clk600/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.556     1.439    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk1/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.697    clk1/count_reg[31]
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clk1/count_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.805    clk1/count_reg[28]_i_1__3_n_4
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.823     1.951    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  clk1/count_reg[31]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.105     1.544    clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk4/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.557     1.440    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  clk4/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk4/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.698    clk4/count_reg[31]
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk4/count_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.806    clk4/count_reg[28]_i_1__4_n_4
    SLICE_X53Y68         FDRE                                         r  clk4/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.953    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  clk4/count_reg[31]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.105     1.545    clk4/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  clk1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk1/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.701    clk1/count_reg[19]
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk1/count_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.809    clk1/count_reg[16]_i_1__3_n_4
    SLICE_X49Y66         FDRE                                         r  clk1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.954    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  clk1/count_reg[19]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.105     1.547    clk1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk1/count_reg[23]/Q
                         net (fo=3, routed)           0.118     1.700    clk1/count_reg[23]
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clk1/count_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.808    clk1/count_reg[20]_i_1__3_n_4
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.953    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  clk1/count_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.105     1.546    clk1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ledDriver/clk600/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriver/clk600/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.591     1.474    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  ledDriver/clk600/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ledDriver/clk600/count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.733    ledDriver/clk600/count_reg[23]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  ledDriver/clk600/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    ledDriver/clk600/count_reg[20]_i_1_n_4
    SLICE_X63Y61         FDRE                                         r  ledDriver/clk600/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.861     1.989    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  ledDriver/clk600/count_reg[23]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105     1.579    ledDriver/clk600/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ledDriver/clk600/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledDriver/clk600/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.589     1.472    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  ledDriver/clk600/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ledDriver/clk600/count_reg[31]/Q
                         net (fo=2, routed)           0.118     1.731    ledDriver/clk600/count_reg[31]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  ledDriver/clk600/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    ledDriver/clk600/count_reg[28]_i_1_n_4
    SLICE_X63Y63         FDRE                                         r  ledDriver/clk600/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.858     1.986    ledDriver/clk600/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  ledDriver/clk600/count_reg[31]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    ledDriver/clk600/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y62   clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y64   clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y64   clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y65   clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   clk1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   clk1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    clk625m/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    clk625m/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    clk625m/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    clk625m/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    clk625m/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    clk625m/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    clk625m/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62    clk625m/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    clk625m/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    clk625m/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   clk1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64   clk1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y64   clk1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   clk1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y69   clk1/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y69   clk1/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   clk1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y69   clk1/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y69   clk1/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y62   clk1/count_reg[3]/C



