// Seed: 3321287214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_13 :
  assert property (@(id_11) 1 - id_8)
    @(posedge 1 or posedge id_6 | 1)
      if (id_1);
      else;
  assign id_2 = 1;
  wire id_14;
  assign module_1.id_3 = 0;
  uwire id_15, id_16, id_17;
  initial id_11 = id_17;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  task id_2;
    if (-1) id_3 = id_2;
    $display(1'b0);
    output id_4;
  endtask
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  assign id_3 = 1;
endmodule
