// Seed: 1405159418
module module_0 (
    input  wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri0 id_4
);
  wire id_6, id_7;
  module_2 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  assign module_1.type_0 = 0;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    id_7,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5
);
  wire id_8;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_0.type_3 = 0;
endmodule
