Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Oct 03 08:50:10 2019
| Host             : Computer-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.844  |
| Dynamic (W)              | 1.683  |
| Device Static (W)        | 0.160  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.7   |
| Junction Temperature (C) | 46.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        7 |       --- |             --- |
| Slice Logic              |     0.007 |     8906 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2619 |     53200 |            4.92 |
|   Register               |    <0.001 |     4960 |    106400 |            4.66 |
|   CARRY4                 |    <0.001 |      122 |     13300 |            0.92 |
|   F7/F8 Muxes            |    <0.001 |      140 |     53200 |            0.26 |
|   LUT as Shift Register  |    <0.001 |      140 |     17400 |            0.80 |
|   Others                 |     0.000 |      459 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
| Signals                  |     0.011 |     6671 |       --- |             --- |
| Block RAM                |     0.006 |        8 |       140 |            5.71 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.000 |       14 |       200 |            7.00 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.844 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.066 |       0.049 |      0.016 |
| Vccaux    |       1.800 |     0.080 |       0.059 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.725 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| I                      | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| axi_dynclk_0_PXL_CLK_O | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             6.7 |
| mmcm_fbclk_out         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                         |     1.683 |
|   design_1_i                                                                             |     1.683 |
|     axi_dynclk_0                                                                         |     0.110 |
|       U0                                                                                 |     0.110 |
|         Inst_mmcme2_drp                                                                  |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                          |     0.002 |
|     axi_mem_intercon                                                                     |     0.001 |
|       s00_couplers                                                                       |     0.001 |
|         auto_pc                                                                          |     0.001 |
|           inst                                                                           |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                 |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                        |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                  |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.rfwft                                                  |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                        |    <0.001 |
|                               gdm.dm                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                         |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|     axi_vdma_0                                                                           |     0.016 |
|       U0                                                                                 |     0.016 |
|         AXI_LITE_REG_INTERFACE_I                                                         |     0.003 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                  |     0.003 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                         |     0.002 |
|           I_CMDSTS                                                                       |    <0.001 |
|           I_SM                                                                           |    <0.001 |
|           I_STS_MNGR                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                |    <0.001 |
|           VIDEO_REG_I                                                                    |     0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                              |     0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                     |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                    |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                            |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                         |    <0.001 |
|               inst_fifo_gen                                                              |    <0.001 |
|                 gconvfifo.rf                                                             |    <0.001 |
|                   gbi.bi                                                                 |    <0.001 |
|                     g7ser_birst.rstbt                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                      |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                         |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                |     0.001 |
|           I_DMA_REGISTER                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                    |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                 |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                              |     0.007 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                  |     0.004 |
|               I_DATA_FIFO                                                                |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                      |     0.003 |
|                     inst_fifo_gen                                                        |     0.003 |
|                       gconvfifo.rf                                                       |     0.003 |
|                         grf.rf                                                           |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                             gr1.rfwft                                                    |    <0.001 |
|                             grss.gdc.dc                                                  |    <0.001 |
|                               gsym_dc.dc                                                 |    <0.001 |
|                             grss.rsts                                                    |    <0.001 |
|                             rpntr                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                             gwss.wsts                                                    |    <0.001 |
|                             wpntr                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                          |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                     |     0.003 |
|                               inst_blk_mem_gen                                           |     0.003 |
|                                 gnativebmg.native_blk_mem_gen                            |     0.003 |
|                                   valid.cstr                                             |     0.003 |
|                                     ramloop[0].ram.r                                     |     0.003 |
|                                       prim_noinit.ram                                    |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_CMD_STATUS                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|               I_CMD_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_MSTR_PCC                                                                   |     0.002 |
|             I_RD_DATA_CNTL                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                            |    <0.001 |
|             I_RESET                                                                      |    <0.001 |
|         I_RST_MODULE                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                         |    <0.001 |
|     axis_subset_converter_0                                                              |     0.000 |
|     processing_system7_0                                                                 |     1.529 |
|       inst                                                                               |     1.529 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                                  |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                                  |     0.000 |
|     processing_system7_0_axi_periph                                                      |     0.006 |
|       s00_couplers                                                                       |     0.005 |
|         auto_pc                                                                          |     0.005 |
|           inst                                                                           |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                         |     0.005 |
|               RD.ar_channel_0                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               RD.r_channel_0                                                             |     0.001 |
|                 rd_data_fifo_0                                                           |    <0.001 |
|                 transaction_fifo_0                                                       |    <0.001 |
|               SI_REG                                                                     |     0.002 |
|                 ar_pipe                                                                  |    <0.001 |
|                 aw_pipe                                                                  |    <0.001 |
|                 b_pipe                                                                   |    <0.001 |
|                 r_pipe                                                                   |    <0.001 |
|               WR.aw_channel_0                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               WR.b_channel_0                                                             |    <0.001 |
|                 bid_fifo_0                                                               |    <0.001 |
|                 bresp_fifo_0                                                             |    <0.001 |
|       xbar                                                                               |    <0.001 |
|         inst                                                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                       |    <0.001 |
|             addr_arbiter_inst                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                 |    <0.001 |
|             reg_slice_r                                                                  |    <0.001 |
|             splitter_ar                                                                  |    <0.001 |
|             splitter_aw                                                                  |    <0.001 |
|     rst_processing_system7_0_150M                                                        |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     rst_processing_system7_0_50M                                                         |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     v_axi4s_vid_out_0                                                                    |     0.006 |
|       inst                                                                               |     0.006 |
|         COUPLER_INST                                                                     |     0.006 |
|           FIFO_INST                                                                      |     0.006 |
|             inst_fifo_gen                                                                |     0.006 |
|               gconvfifo.rf                                                               |     0.006 |
|                 grf.rf                                                                   |     0.006 |
|                   gntv_or_sync_fifo.gcx.clkx                                             |     0.001 |
|                     gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                     gr1.grdc2.rdc                                                        |    <0.001 |
|                     gr1.rfwft                                                            |    <0.001 |
|                     gras.rsts                                                            |    <0.001 |
|                       c0                                                                 |    <0.001 |
|                       c1                                                                 |    <0.001 |
|                     rpntr                                                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                     gwas.wsts                                                            |    <0.001 |
|                       c1                                                                 |    <0.001 |
|                       c2                                                                 |    <0.001 |
|                     wpntr                                                                |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                  |     0.003 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                             |     0.003 |
|                       inst_blk_mem_gen                                                   |     0.003 |
|                         gnativebmg.native_blk_mem_gen                                    |     0.003 |
|                           valid.cstr                                                     |     0.003 |
|                             ramloop[0].ram.r                                             |     0.001 |
|                               prim_noinit.ram                                            |     0.001 |
|                             ramloop[1].ram.r                                             |     0.001 |
|                               prim_noinit.ram                                            |     0.001 |
|                             ramloop[2].ram.r                                             |     0.001 |
|                               prim_noinit.ram                                            |     0.001 |
|                   rstblk                                                                 |    <0.001 |
|         FORMATTER_INST                                                                   |    <0.001 |
|         SYNC_INST                                                                        |    <0.001 |
|     v_tc_0                                                                               |     0.015 |
|       U0                                                                                 |     0.015 |
|         U_TC_TOP                                                                         |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                         |     0.001 |
|         U_VIDEO_CTRL                                                                     |     0.014 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|               I_DECODER                                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                  |     0.004 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                             |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                              |     0.003 |
+------------------------------------------------------------------------------------------+-----------+


