 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_fsm
Version: L-2016.03-SP5-2
Date   : Tue Apr 25 14:14:21 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[0]/Q (DFFPOSX1)                0.44       0.44 f
  U20/Y (INVX2)                            0.23       0.67 r
  U65/Y (NOR2X1)                           0.39       1.06 f
  U16/Y (INVX2)                            0.23       1.29 r
  U56/Y (NOR2X1)                           0.21       1.50 f
  U5/Y (INVX2)                             0.10       1.60 r
  U48/Y (OAI21X1)                          0.07       1.67 f
  state_reg[2]/D (DFFPOSX1)                0.00       1.67 f
  data arrival time                                   1.67

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  state_reg[2]/CLK (DFFPOSX1)              0.00     100.00 r
  library setup time                      -0.30      99.70
  data required time                                 99.70
  -----------------------------------------------------------
  data required time                                 99.70
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                        98.03


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pcen (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[0]/Q (DFFPOSX1)                0.44       0.44 f
  U20/Y (INVX2)                            0.23       0.67 r
  U65/Y (NOR2X1)                           0.39       1.06 f
  U16/Y (INVX2)                            0.23       1.29 r
  U32/Y (NOR2X1)                           0.17       1.46 f
  U30/Y (AOI21X1)                          0.13       1.59 r
  U29/Y (OAI21X1)                          0.05       1.64 f
  pcen (out)                               0.00       1.64 f
  data arrival time                                   1.64

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                        23.36


1
