US  	US  	 PRP	O
20070002610  	20070002610  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11174234  	11174234  	 CD	O
20050701  	20050701  	 CD	O
11  	11  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
G  	G  	 NNP	O
11  	11  	 NNP	O
C  	C  	 NNP	O
11  	11  	 CD	O
36  	36  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
365175000  	365175000  	 CD	O
Reverse-bias  	Reverse-bias  	 JJ	B-NP
method  	method  	 NN	I-NP
for  	for  	 IN	I-NP
writing  	writing  	 VBG	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
Knall  	Knall  	 NNP	I-NP
N.  	N.  	 NNP	I-NP
Johan  	Johan  	 NNPS	I-NP
Sunnyvale  	Sunnyvale  	 NNP	O
CA  	CA  	 NNP	O
US  	US  	 NNP	O
3230  	3230  	 CD	O
SCOTT  	SCOTT  	 NNP	B-NP
BOULEVARD  	BOULEVARD  	 NNP	I-NP
SANTA  	SANTA  	 NNP	I-NP
CLARA  	CLARA  	 NNP	I-NP
CA  	CA  	 NNP	I-NP
95054  	95054  	 CD	O
US  	US  	 NNP	O
Santa  	Santa  	 NNP	B-NP
Clara  	Clara  	 NNP	I-NP
CA  	CA  	 NNP	I-NP
US  	US  	 NNP	O
A  	A  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
having  	having  	 VBG	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
phase  	phase  	 NN	O
change  	change  	 NN	O
material  	material  	 NN	O
or  	or  	 CC	O
antifuse  	antifuse  	 NN	B-NP
is  	is  	 VBZ	O
reliably  	reliably  	 RB	O
programmed  	programmed  	 VBN	O
by  	by  	 IN	O
maintaining  	maintaining  	 VBG	O
all  	all  	 DT	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
unselected  	unselected  	 VB	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
at  	at  	 IN	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NN	O
and  	and  	 CC	O
applying  	applying  	 VBG	B-NP
voltages  	voltages  	 NN	I-NP
to  	to  	 TO	O
place  	place  	 VB	O
the  	the  	 DT	O
diode  	diode  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
a  	a  	 DT	O
reverse  	reverse  	 JJ	B-NP
biased  	biased  	 JJ	I-NP
state  	state  	 NN	I-NP
and  	and  	 CC	O
sufficient  	sufficient  	 JJ	O
to  	to  	 TO	O
program  	program  	 VB	O
the  	the  	 DT	O
phase  	phase  	 NN	O
change  	change  	 NN	O
material  	material  	 NN	O
or  	or  	 CC	O
antifuse 	antifuse 	 NN	B-NP
.  	.  	 .	O
Thus  	Thus  	 RB	O
leakage  	leakage  	 VBN	O
through  	through  	 IN	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
is  	is  	 VBZ	O
low  	low  	 JJ	O
so  	so  	 IN	O
power  	power  	 NN	B-NP
wasted  	wasted  	 NN	I-NP
is  	is  	 VBZ	O
small 	small 	 JJ	O
,  	,  	 ,	O
and  	and  	 CC	O
assurance  	assurance  	 NN	O
is  	is  	 VBZ	O
high  	high  	 JJ	O
that  	that  	 IN	O
no  	no  	 DT	O
unselected  	unselected  	 JJ	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
disturbed 	disturbed 	 VBN	O
.  	.  	 .	O
Concurrently  	Concurrently  	 NNP	O
filed  	filed  	 VBD	O
commonly  	commonly  	 RB	O
assigned  	assigned  	 VBN	O
patent  	patent  	 NN	O
application  	application  	 NN	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NN	O
______  	______  	 VBZ	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
HIGH  	HIGH  	 NNP	O
K  	K  	 NNP	B-NP
ANTIFUSE  	ANTIFUSE  	 NNP	I-NP
FOR  	FOR  	 IN	O
REVERSE  	REVERSE  	 NNP	O
BIAS  	BIAS  	 NNP	O
PROGRAMMING 	PROGRAMMING 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
invented  	invented  	 VBN	O
by  	by  	 IN	O
James  	James  	 NNP	B-NP
M.  	M.  	 NNP	I-NP
Cleeves  	Cleeves  	 NNP	I-NP
( 	( 	 -LRB-	O
MA-154 	MA-154 	 NNP	B-NP
)  	)  	 -RRB-	O
describes  	describes  	 VBZ	O
a  	a  	 DT	O
high-dielectric  	high-dielectric  	 JJ	B-NP
constant  	constant  	 JJ	O
antifuse  	antifuse  	 NN	B-NP
that  	that  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Concurrently  	Concurrently  	 NNP	O
filed  	filed  	 VBD	O
commonly  	commonly  	 RB	O
assigned  	assigned  	 VBN	O
patent  	patent  	 NN	O
application  	application  	 NN	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NN	O
______  	______  	 VBZ	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
MEMORY  	MEMORY  	 NNP	B-NP
WITH  	WITH  	 NNP	O
HIGH  	HIGH  	 NNP	O
DIELECTRIC  	DIELECTRIC  	 NNP	B-NP
CONSTANT  	CONSTANT  	 NNP	I-NP
ANTIFUSES  	ANTIFUSES  	 NNP	I-NP
AND  	AND  	 CC	O
METHOD  	METHOD  	 NNP	O
FOR  	FOR  	 IN	O
USING  	USING  	 NNP	O
AT  	AT  	 NNP	O
LOW  	LOW  	 NNP	O
VOLTAGE 	VOLTAGE 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
( 	( 	 -LRB-	O
MA-155 	MA-155 	 NNP	B-NP
)  	)  	 -RRB-	O
describes  	describes  	 VBZ	O
a  	a  	 DT	O
structure  	structure  	 NN	O
and  	and  	 CC	O
method  	method  	 NN	O
for  	for  	 IN	O
achieving  	achieving  	 VBG	O
low  	low  	 JJ	O
voltage  	voltage  	 JJ	B-NP
programming 	programming 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
subject  	subject  	 JJ	B-NP
matter  	matter  	 NN	I-NP
of  	of  	 IN	O
these  	these  	 DT	O
applications  	applications  	 NNS	B-NP
is  	is  	 VBZ	O
incorporated  	incorporated  	 VBN	O
herein  	herein  	 VBN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
to  	to  	 TO	O
programming  	programming  	 VB	O
a  	a  	 DT	O
nonvolatile  	nonvolatile  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 NN	O
in  	in  	 IN	O
series  	series  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
or  	or  	 CC	O
other  	other  	 JJ	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
element 	element 	 NN	I-NP
.  	.  	 .	O
Large  	Large  	 JJ	B-NP
integrated  	integrated  	 JJ	I-NP
circuit  	circuit  	 NN	I-NP
memory  	memory  	 NN	I-NP
arrays  	arrays  	 NNS	I-NP
may  	may  	 MD	O
comprise  	comprise  	 VB	O
a  	a  	 DT	O
large  	large  	 JJ	O
number  	number  	 NN	O
of  	of  	 IN	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
an  	an  	 DT	O
array 	array 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
array  	array  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
flat  	flat  	 JJ	O
rectangular  	rectangular  	 NN	O
or  	or  	 CC	O
it  	it  	 PRP	O
may  	may  	 MD	O
be  	be  	 VB	O
3-dimensional 	3-dimensional 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
which  	which  	 WDT	O
multiple  	multiple  	 JJ	O
layers  	layers  	 NNS	O
of  	of  	 IN	O
rectangular  	rectangular  	 JJ	B-NP
arrays  	arrays  	 NN	I-NP
of  	of  	 IN	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
vertical  	vertical  	 JJ	B-NP
stack 	stack 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
may  	may  	 MD	O
each  	each  	 DT	O
comprise  	comprise  	 VBP	O
a  	a  	 DT	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	B-NP
material  	material  	 NN	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
or  	or  	 CC	O
chalcogenide 	chalcogenide 	 NN	B-NP
,  	,  	 ,	O
which  	which  	 WDT	O
may  	may  	 MD	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	B-NP
state 	state 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
case  	case  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
antifuse 	antifuse 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
is  	is  	 VBZ	O
one-time  	one-time  	 JJ	O
programmable  	programmable  	 NN	O
and  	and  	 CC	O
once  	once  	 RB	O
the  	the  	 DT	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	B-NP
state  	state  	 NN	I-NP
is  	is  	 VBZ	O
entered 	entered 	 VBN	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
not  	not  	 RB	O
reversed 	reversed 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
case  	case  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
chalcogenide 	chalcogenide 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
state  	state  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
returned  	returned  	 VBN	O
to  	to  	 TO	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	O
( 	( 	 -LRB-	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
may  	may  	 MD	O
be  	be  	 VB	O
un-programmed 	un-programmed 	 JJ	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
For  	For  	 IN	O
more  	more  	 RBR	O
selective  	selective  	 JJ	B-NP
programming 	programming 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
commonly  	commonly  	 RB	O
also  	also  	 RB	O
comprises  	comprises  	 VBZ	O
a  	a  	 DT	O
diode  	diode  	 NN	O
for  	for  	 IN	O
better  	better  	 JJR	O
controlled  	controlled  	 JJ	O
selection  	selection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
to  	to  	 TO	O
be  	be  	 VB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
program  	program  	 VB	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
,  	,  	 ,	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
typically  	typically  	 RB	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
word  	word  	 NN	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
that  	that  	 IN	O
contact  	contact  	 NN	B-NP
opposite  	opposite  	 NN	I-NP
ends  	ends  	 VBZ	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
,  	,  	 ,	O
causing  	causing  	 VBG	O
current  	current  	 JJ	O
to  	to  	 TO	O
pass  	pass  	 VB	O
through  	through  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
for  	for  	 IN	O
programming 	programming 	 NN	O
.  	.  	 .	O
When  	When  	 WRB	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
including  	including  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 NN	O
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
through  	through  	 IN	O
word  	word  	 NN	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
known  	known  	 VBN	O
to  	to  	 TO	O
apply  	apply  	 VB	O
a  	a  	 DT	O
programming  	programming  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
forward  	forward  	 JJ	O
direction  	direction  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
diode 	diode 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
to  	to  	 TO	O
apply  	apply  	 VB	O
compensating  	compensating  	 JJ	O
voltages  	voltages  	 NN	O
to  	to  	 TO	O
word  	word  	 NN	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
contacting  	contacting  	 VBG	B-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
not  	not  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
See  	See  	 VB	O
Kleveland 	Kleveland 	 NNP	B-NP
,  	,  	 ,	O
et  	et  	 FW	O
al. 	al. 	 FW	O
,  	,  	 ,	O
U.S.  	U.S.  	 NNP	O
Pat 	Pat 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NN	O
6,816,410  	6,816,410  	 VBZ	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
METHOD  	METHOD  	 NNP	O
FOR  	FOR  	 IN	O
PROGRAMMING  	PROGRAMMING  	 NNP	O
A  	A  	 NNP	O
THREE-DIMENSIONAL  	THREE-DIMENSIONAL  	 NNP	B-NP
MEMORY  	MEMORY  	 NNP	I-NP
ARRAY  	ARRAY  	 NNP	I-NP
INCORPORATING  	INCORPORATING  	 NNP	O
SERIAL  	SERIAL  	 NNP	O
CHAIN  	CHAIN  	 NNP	B-NP
DIODE  	DIODE  	 NNP	I-NP
STACK 	STACK 	 NNP	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
issued  	issued  	 VBN	O
Nov.  	Nov.  	 NNP	O
9 	9 	 CD	O
,  	,  	 ,	O
2004  	2004  	 CD	O
and  	and  	 CC	O
owned  	owned  	 VBN	O
by  	by  	 IN	O
Matrix  	Matrix  	 NNP	B-NP
Semiconductor 	Semiconductor 	 NNP	I-NP
,  	,  	 ,	O
Inc 	Inc 	 NNP	O
.  	.  	 .	O
Also  	Also  	 RB	O
see  	see  	 VB	O
Kleveland  	Kleveland  	 NNP	B-NP
and  	and  	 CC	O
Knall  	Knall  	 NNP	O
U.S.  	U.S.  	 NNP	O
Pat 	Pat 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NN	O
6,784,517  	6,784,517  	 VBZ	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
THREE-DIMENSIONAL  	THREE-DIMENSIONAL  	 NNP	B-NP
MEMORY  	MEMORY  	 NNP	I-NP
ARRAY  	ARRAY  	 NNP	I-NP
INCORPORATING  	INCORPORATING  	 NNP	O
SERIAL  	SERIAL  	 NNP	O
CHAIN  	CHAIN  	 NNP	B-NP
DIODE  	DIODE  	 NNP	I-NP
STACK 	STACK 	 NNP	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
( 	( 	 -LRB-	O
Knall  	Knall  	 NNP	O
is  	is  	 VBZ	O
the  	the  	 DT	O
inventor  	inventor  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
commonly  	commonly  	 RB	O
assigned  	assigned  	 VBN	O
to  	to  	 TO	O
Matrix  	Matrix  	 NNP	B-NP
Semiconductor 	Semiconductor 	 NNP	I-NP
,  	,  	 ,	O
Inc 	Inc 	 NNP	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
desirable  	desirable  	 JJ	O
to  	to  	 TO	O
improve  	improve  	 VB	O
the  	the  	 DT	O
reliability  	reliability  	 NN	O
of  	of  	 IN	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
programming  	programming  	 NN	I-NP
and  	and  	 CC	O
to  	to  	 TO	O
reduce  	reduce  	 VB	O
power  	power  	 NN	B-NP
consumption  	consumption  	 NN	I-NP
as  	as  	 IN	O
compared  	compared  	 VBN	O
to  	to  	 TO	O
such  	such  	 JJ	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
methods 	methods 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
appended  	appended  	 JJ	O
claims 	claims 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
nothing  	nothing  	 NN	O
in  	in  	 IN	O
this  	this  	 DT	O
section  	section  	 NN	O
should  	should  	 MD	O
be  	be  	 VB	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
limitation  	limitation  	 NN	O
on  	on  	 IN	O
those  	those  	 DT	O
claims 	claims 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
general 	general 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
directed  	directed  	 VBN	O
to  	to  	 TO	O
methods  	methods  	 NNS	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
of  	of  	 IN	O
nonvolatile  	nonvolatile  	 JJ	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
element  	element  	 NN	I-NP
in  	in  	 IN	O
series  	series  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
diode 	diode 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
takes  	takes  	 VBZ	O
advantage  	advantage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
asymmetrical  	asymmetrical  	 JJ	B-NP
nature  	nature  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
applies  	applies  	 VBZ	O
biasing  	biasing  	 JJ	O
voltages  	voltages  	 NN	O
that  	that  	 IN	O
minimize  	minimize  	 JJ	O
leakage  	leakage  	 JJ	O
current  	current  	 JJ	O
through  	through  	 IN	O
unselected  	unselected  	 JJ	O
cells 	cells 	 NNS	O
.  	.  	 .	O
According  	According  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
with  	with  	 IN	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
having  	having  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
structure  	structure  	 NN	O
for  	for  	 IN	O
which  	which  	 WDT	O
resistance  	resistance  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
changed 	changed 	 VBN	O
,  	,  	 ,	O
a  	a  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
group  	group  	 NN	O
of  	of  	 IN	O
cells  	cells  	 NNS	O
is  	is  	 VBZ	O
programmed  	programmed  	 VBN	O
by  	by  	 IN	O
applying  	applying  	 VBG	B-NP
voltages  	voltages  	 NN	I-NP
to  	to  	 TO	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
resulting  	resulting  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
programming  	programming  	 NN	O
current  	current  	 JJ	O
through  	through  	 IN	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
easiest  	easiest  	 JJS	O
current  	current  	 JJ	O
flow  	flow  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
diode 	diode 	 NN	O
.  	.  	 .	O
Intermediate  	Intermediate  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
not  	not  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
cells 	cells 	 NNS	O
.  	.  	 .	O
Because  	Because  	 IN	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
biased  	biased  	 JJ	I-NP
direction 	direction 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NN	O
can  	can  	 MD	O
now  	now  	 RB	O
be  	be  	 VB	O
chosen  	chosen  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
close  	close  	 RB	O
to  	to  	 TO	O
each  	each  	 DT	O
other  	other  	 JJ	O
or  	or  	 CC	O
the  	the  	 DT	O
same 	same 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NN	O
can  	can  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
chosen  	chosen  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
close  	close  	 RB	O
to  	to  	 TO	O
the  	the  	 DT	O
midpoint  	midpoint  	 NN	B-NP
between  	between  	 IN	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltages  	voltages  	 VBZ	I-NP
applied  	applied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell 	cell 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
results  	results  	 NNS	O
in  	in  	 IN	O
reduced  	reduced  	 JJ	O
voltage  	voltage  	 JJ	B-NP
differences  	differences  	 NNS	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
and  	and  	 CC	O
its  	its  	 PRP$	O
neighbors  	neighbors  	 NNS	O
compared  	compared  	 VBN	O
to  	to  	 TO	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
methods  	methods  	 NNS	I-NP
described  	described  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
referenced  	referenced  	 JJ	B-NP
patents 	patents 	 NNS	I-NP
.  	.  	 .	O
Therefore  	Therefore  	 RB	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
less  	less  	 RBR	O
likely  	likely  	 JJ	O
that  	that  	 IN	O
erroneous  	erroneous  	 JJ	B-NP
programming  	programming  	 NN	I-NP
will  	will  	 MD	O
occur 	occur 	 VB	O
.  	.  	 .	O
In  	In  	 IN	O
addition 	addition 	 NN	B-NP
,  	,  	 ,	O
during  	during  	 IN	O
the  	the  	 DT	O
reverse-write  	reverse-write  	 JJ	O
method  	method  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
no  	no  	 DT	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
will  	will  	 MD	O
experience  	experience  	 VB	O
a  	a  	 DT	O
forward  	forward  	 JJ	O
bias  	bias  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
on  	on  	 IN	O
their  	their  	 PRP$	O
diodes 	diodes 	 NN	O
.  	.  	 .	O
Hence  	Hence  	 RB	O
injection  	injection  	 VBN	O
of  	of  	 IN	O
holes  	holes  	 NNS	O
( 	( 	 -LRB-	O
or  	or  	 CC	O
minority  	minority  	 NN	B-NP
carriers 	carriers 	 NNS	I-NP
)  	)  	 -RRB-	O
from  	from  	 IN	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
into  	into  	 IN	O
unselected  	unselected  	 JJ	O
neighbors  	neighbors  	 NNS	O
does  	does  	 VBZ	O
not  	not  	 RB	O
occur 	occur 	 VB	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	B-NP
configuration  	configuration  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
since  	since  	 IN	O
the  	the  	 DT	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
close  	close  	 RB	O
to  	to  	 TO	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
bias  	bias  	 NN	O
across  	across  	 IN	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
will  	will  	 MD	O
be  	be  	 VB	O
close  	close  	 RB	O
to  	to  	 TO	O
zero 	zero 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
leads  	leads  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
significant  	significant  	 JJ	O
reduction  	reduction  	 NN	O
in  	in  	 IN	O
power  	power  	 NN	B-NP
consumption  	consumption  	 NN	I-NP
during  	during  	 IN	O
programming 	programming 	 NN	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
reverse  	reverse  	 RB	O
biasing  	biasing  	 VB	O
the  	the  	 DT	O
diodes  	diodes  	 NN	O
of  	of  	 IN	O
selected  	selected  	 JJ	O
cells  	cells  	 NNS	O
alleviates  	alleviates  	 VBP	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
requirement  	requirement  	 NN	I-NP
that  	that  	 WDT	O
antifuses  	antifuses  	 RB	O
be  	be  	 VB	O
leaky  	leaky  	 VBN	O
to  	to  	 TO	O
prevent  	prevent  	 VB	O
the  	the  	 DT	O
high  	high  	 JJ	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
from  	from  	 IN	O
programming  	programming  	 NN	B-NP
unselected  	unselected  	 NN	I-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
thus  	thus  	 RB	O
leaves  	leaves  	 VBZ	O
greater  	greater  	 JJR	O
freedom  	freedom  	 NN	O
when  	when  	 WRB	O
designing  	designing  	 VBG	O
the  	the  	 DT	O
antifuses  	antifuses  	 NN	B-NP
and  	and  	 CC	O
diodes  	diodes  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
array 	array 	 NN	I-NP
.  	.  	 .	O
Another  	Another  	 DT	O
advantage  	advantage  	 NN	O
to  	to  	 TO	O
putting  	putting  	 VBG	O
the  	the  	 DT	O
unselected  	unselected  	 JJ	O
word  	word  	 NN	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
at  	at  	 IN	O
an  	an  	 DT	O
intermediate  	intermediate  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
that  	that  	 IN	O
switching  	switching  	 VBG	O
between  	between  	 IN	O
one  	one  	 CD	O
write  	write  	 JJ	O
operation  	operation  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
next  	next  	 JJ	O
is  	is  	 VBZ	O
faster  	faster  	 RBR	O
because  	because  	 IN	O
the  	the  	 DT	O
lines  	lines  	 NNS	O
encounter  	encounter  	 VBP	O
less  	less  	 RBR	O
voltage  	voltage  	 JJ	B-NP
swing 	swing 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
invention  	invention  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
3-dimensional  	3-dimensional  	 CD	O
memories  	memories  	 NNS	O
formed  	formed  	 VBN	O
as  	as  	 IN	O
both  	both  	 DT	O
rail  	rail  	 NN	O
and  	and  	 CC	O
pillar  	pillar  	 JJ	B-NP
memory  	memory  	 NN	I-NP
structures 	structures 	 NNS	I-NP
.  	.  	 .	O
( 	( 	 -LRB-	O
Rail  	Rail  	 NN	O
structures  	structures  	 NNS	O
are  	are  	 VBP	O
memories  	memories  	 NNS	O
in  	in  	 IN	O
which  	which  	 WDT	O
all  	all  	 RB	O
the  	the  	 DT	O
layers  	layers  	 NNS	O
constituting  	constituting  	 VBP	O
the  	the  	 DT	O
diode  	diode  	 JJ	B-NP
anode 	anode 	 NN	I-NP
,  	,  	 ,	O
diode  	diode  	 JJ	O
cathode  	cathode  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
antifuse  	antifuse  	 NNS	B-NP
are  	are  	 VBP	O
patterned  	patterned  	 VBN	O
to  	to  	 TO	O
extend  	extend  	 VB	O
along  	along  	 RP	O
the  	the  	 DT	O
conductors  	conductors  	 JJ	O
constituting  	constituting  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
or  	or  	 CC	O
bit  	bit  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
are  	are  	 VBP	O
located  	located  	 VBN	O
where  	where  	 WRB	O
a  	a  	 DT	O
stack  	stack  	 NN	O
of  	of  	 IN	O
layers  	layers  	 NNS	O
that  	that  	 WDT	O
includes  	includes  	 VBZ	O
the  	the  	 DT	O
anode  	anode  	 NN	B-NP
crosses  	crosses  	 VBZ	O
a  	a  	 DT	O
stack  	stack  	 NN	O
of  	of  	 IN	O
layers  	layers  	 NNS	O
that  	that  	 WDT	O
includes  	includes  	 VBZ	O
the  	the  	 DT	O
cathode 	cathode 	 NN	O
.  	.  	 .	O
Pillar  	Pillar  	 JJ	O
structures  	structures  	 NNS	O
are  	are  	 VBP	O
memories  	memories  	 NNS	O
in  	in  	 IN	O
which  	which  	 WDT	O
some  	some  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
layers  	layers  	 NNS	O
that  	that  	 WDT	O
form  	form  	 VBP	O
the  	the  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
antifuse  	antifuse  	 NNS	B-NP
or  	or  	 CC	O
other  	other  	 JJ	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
reside  	reside  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
pillar  	pillar  	 NN	O
vertically  	vertically  	 RB	O
disposed  	disposed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
between  	between  	 IN	O
row  	row  	 NN	O
and  	and  	 CC	O
column  	column  	 NN	O
conductors 	conductors 	 NN	O
. 	. 	 .	O
)  	)  	 -RRB-	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
showing  	showing  	 VBG	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
programming  	programming  	 NN	I-NP
voltages 	voltages 	 NN	I-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 CD	O
2  	2  	 CD	O
and  	and  	 CC	O
3  	3  	 CD	O
show  	show  	 NN	B-NP
detail  	detail  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
layout  	layout  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
3-dimensional  	3-dimensional  	 JJ	O
memory  	memory  	 NN	O
array  	array  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
voltages  	voltages  	 VBZ	I-NP
applied  	applied  	 VBN	O
to  	to  	 TO	O
unselected  	unselected  	 VB	O
and  	and  	 CC	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
can  	can  	 MD	O
inadvertently  	inadvertently  	 VB	O
program  	program  	 NN	O
adjacent  	adjacent  	 JJ	B-NP
memory  	memory  	 NN	I-NP
cells 	cells 	 NNS	I-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 CD	O
4  	4  	 CD	O
and  	and  	 CC	O
5  	5  	 CD	O
show  	show  	 NN	B-NP
detail  	detail  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
layout  	layout  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
3-dimensional  	3-dimensional  	 JJ	O
memory  	memory  	 NN	O
array  	array  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
voltages  	voltages  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
unselected  	unselected  	 VB	O
and  	and  	 CC	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention  	invention  	 NNS	O
do  	do  	 VBP	O
not  	not  	 RB	O
disturb  	disturb  	 VB	O
adjacent  	adjacent  	 JJ	B-NP
memory  	memory  	 NN	I-NP
cells 	cells 	 NNS	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
with  	with  	 IN	O
programming  	programming  	 NN	B-NP
voltages  	voltages  	 VBZ	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
shows  	shows  	 NNS	O
characteristic  	characteristic  	 JJ	B-NP
curves  	curves  	 NN	I-NP
of  	of  	 IN	O
diodes  	diodes  	 JJ	O
appropriate  	appropriate  	 JJ	O
for  	for  	 IN	O
use  	use  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
representative  	representative  	 JJ	B-NP
array  	array  	 NN	I-NP
having  	having  	 VBG	O
several  	several  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
Commercial  	Commercial  	 JJ	B-NP
memory  	memory  	 NN	I-NP
arrays  	arrays  	 VBZ	O
typically  	typically  	 RB	O
have  	have  	 VB	O
many  	many  	 JJ	O
more  	more  	 JJR	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
than  	than  	 IN	O
are  	are  	 VBP	O
shown 	shown 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
array 	array 	 NN	O
,  	,  	 ,	O
each  	each  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
comprises  	comprises  	 VBZ	O
a  	a  	 DT	O
diode  	diode  	 NN	O
in  	in  	 IN	O
series  	series  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
antifuse 	antifuse 	 NN	B-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
example  	example  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	I-NP
word  	word  	 NN	I-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2  	BL2  	 NN	I-NP
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
( 	( 	 -LRB-	O
written 	written 	 VBN	O
) 	) 	 -RRB-	O
.  	.  	 .	O
To  	To  	 TO	O
accomplish  	accomplish  	 VB	O
the  	the  	 DT	O
programming 	programming 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
9  	9  	 CD	O
volts  	volts  	 NNS	O
was  	was  	 VBD	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
0  	0  	 CD	O
volts  	volts  	 NNS	O
was  	was  	 VBD	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
.  	.  	 .	O
To  	To  	 TO	O
prevent  	prevent  	 VB	O
programming  	programming  	 NN	O
of  	of  	 IN	O
other  	other  	 JJ	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
remaining  	remaining  	 VBG	B-NP
word  	word  	 NN	I-NP
lines  	lines  	 NNS	I-NP
each  	each  	 DT	O
received  	received  	 VBN	B-NP
voltages  	voltages  	 VBN	I-NP
of  	of  	 IN	O
0.5  	0.5  	 CD	O
volts  	volts  	 NNS	O
and  	and  	 CC	O
remaining  	remaining  	 VBG	B-NP
bit  	bit  	 NN	I-NP
lines  	lines  	 NNS	I-NP
each  	each  	 DT	O
received  	received  	 VBN	B-NP
voltages  	voltages  	 VBN	I-NP
of  	of  	 IN	O
8.5  	8.5  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
This  	This  	 DT	O
resulted  	resulted  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
forward  	forward  	 JJ	O
bias  	bias  	 NN	O
of  	of  	 IN	O
9  	9  	 CD	O
volts  	volts  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell 	cell 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
was  	was  	 VBD	O
sufficient  	sufficient  	 JJ	O
to  	to  	 TO	O
cause  	cause  	 VB	O
high  	high  	 JJ	O
current  	current  	 JJ	O
flow  	flow  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
cell 	cell 	 NN	O
,  	,  	 ,	O
rupturing  	rupturing  	 VBG	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
and  	and  	 CC	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell 	cell 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
also  	also  	 RB	O
resulted  	resulted  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
forward  	forward  	 JJ	O
bias  	bias  	 NN	O
of  	of  	 IN	O
+0.5  	+0.5  	 CD	O
volts  	volts  	 NN	O
to  	to  	 TO	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
to  	to  	 TO	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
a  	a  	 DT	O
forward  	forward  	 JJ	O
bias  	bias  	 NN	O
of  	of  	 IN	O
+0.5V  	+0.5V  	 NNP	O
only  	only  	 RB	O
a  	a  	 DT	O
small  	small  	 JJ	O
current  	current  	 JJ	O
passed  	passed  	 VBN	O
through  	through  	 IN	O
the  	the  	 DT	O
half  	half  	 NN	O
selected  	selected  	 VBN	O
cells 	cells 	 NNS	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
most  	most  	 JJS	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
within  	within  	 IN	O
an  	an  	 DT	O
array  	array  	 NN	O
are  	are  	 VBP	O
unselected 	unselected 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
applied  	applied  	 JJ	O
voltages  	voltages  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
caused  	caused  	 VBD	O
the  	the  	 DT	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
to  	to  	 TO	O
all  	all  	 RB	O
receive  	receive  	 VB	O
a  	a  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
of  	of  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
; 	; 	 :	O
8.0  	8.0  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
In  	In  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
avoid  	avoid  	 VB	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
breakdown 	breakdown 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
diodes  	diodes  	 NN	O
had  	had  	 VBD	O
to  	to  	 TO	O
be  	be  	 VB	O
manufactured  	manufactured  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
they  	they  	 PRP	O
could  	could  	 MD	O
tolerate  	tolerate  	 VB	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
of  	of  	 IN	O
8  	8  	 CD	O
volts 	volts 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
antifuses  	antifuses  	 NN	B-NP
had  	had  	 VBD	O
to  	to  	 TO	O
be  	be  	 VB	O
manufactured  	manufactured  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
somewhat  	somewhat  	 RB	O
leaky  	leaky  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
most  	most  	 JJS	O
of  	of  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	B-NP
drop  	drop  	 NN	I-NP
was  	was  	 VBD	O
across  	across  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
not  	not  	 RB	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
to  	to  	 TO	O
assure  	assure  	 VB	O
that  	that  	 IN	O
this  	this  	 DT	O
relatively  	relatively  	 RB	O
high  	high  	 JJ	O
voltage  	voltage  	 NN	O
did  	did  	 VBD	O
not  	not  	 RB	O
cause  	cause  	 VB	O
programming  	programming  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
in  	in  	 IN	O
unselected  	unselected  	 JJ	O
cells 	cells 	 NNS	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
during  	during  	 IN	O
programming 	programming 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
leakage  	leakage  	 NN	I-NP
through  	through  	 IN	O
the  	the  	 DT	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
caused  	caused  	 VBD	B-NP
power  	power  	 NN	I-NP
drain 	drain 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
large  	large  	 JJ	O
array  	array  	 NN	O
having  	having  	 VBG	O
many  	many  	 JJ	O
unselected  	unselected  	 JJ	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
this  	this  	 DT	O
power  	power  	 NN	B-NP
drain  	drain  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
considerable 	considerable 	 JJ	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
two-dimensional  	two-dimensional  	 JJ	B-NP
array  	array  	 NN	I-NP
of  	of  	 IN	O
1000 	1000 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
xd7 	xd7 	 CD	B-NP
; 	; 	 :	O
1000  	1000  	 CD	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
there  	there  	 EX	O
are  	are  	 VBP	O
one  	one  	 CD	O
million  	million  	 CD	O
memory  	memory  	 NN	B-NP
cells 	cells 	 NNS	I-NP
.  	.  	 .	O
If  	If  	 IN	O
only  	only  	 RB	O
one  	one  	 CD	O
row  	row  	 NN	O
and  	and  	 CC	O
one  	one  	 CD	O
bit  	bit  	 NN	O
line  	line  	 NN	O
are  	are  	 VBP	O
selected 	selected 	 VBN	O
,  	,  	 ,	O
there  	there  	 EX	O
are  	are  	 VBP	O
999 	999 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
xd7 	xd7 	 CD	B-NP
; 	; 	 :	O
999  	999  	 CD	O
unselected  	unselected  	 CD	O
cells  	cells  	 NNS	O
all  	all  	 DT	O
receiving  	receiving  	 VBG	O
an  	an  	 DT	O
8-volt  	8-volt  	 JJ	O
bias 	bias 	 NN	O
,  	,  	 ,	O
producing  	producing  	 VBG	O
considerable  	considerable  	 JJ	O
power  	power  	 NN	B-NP
drain  	drain  	 NN	I-NP
through  	through  	 IN	O
the  	the  	 DT	O
array 	array 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
always  	always  	 RB	O
desirable  	desirable  	 JJ	O
to  	to  	 TO	O
minimize  	minimize  	 VB	O
power  	power  	 NN	B-NP
drain 	drain 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
particularly  	particularly  	 RB	O
important  	important  	 JJ	O
to  	to  	 TO	O
minimize  	minimize  	 VB	O
power  	power  	 NN	B-NP
drain  	drain  	 NN	I-NP
in  	in  	 IN	O
battery  	battery  	 NN	B-NP
operated  	operated  	 VBD	I-NP
applications 	applications 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
diodes  	diodes  	 NN	O
used  	used  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
had  	had  	 VBD	O
to  	to  	 TO	O
have  	have  	 VB	O
a  	a  	 DT	O
reverse-biased  	reverse-biased  	 JJ	O
conductivity  	conductivity  	 NN	B-NP
that  	that  	 WDT	O
is  	is  	 VBZ	O
similar  	similar  	 JJ	O
to  	to  	 TO	O
or  	or  	 CC	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
conductivity  	conductivity  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
unprogrammed  	unprogrammed  	 JJ	I-NP
antifuse 	antifuse 	 NN	I-NP
.  	.  	 .	O
Given  	Given  	 VBN	O
the  	the  	 DT	O
fact  	fact  	 NN	O
that  	that  	 IN	O
typical  	typical  	 JJ	O
polycrystalline  	polycrystalline  	 JJ	B-NP
diodes  	diodes  	 NNS	I-NP
have  	have  	 VBP	O
considerable  	considerable  	 JJ	O
reverse-biased  	reverse-biased  	 JJ	O
conductivity 	conductivity 	 NN	B-NP
,  	,  	 ,	O
this  	this  	 DT	O
precluded  	precluded  	 VBN	O
the  	the  	 DT	O
use  	use  	 NN	O
of  	of  	 IN	O
low  	low  	 JJ	O
conductivity  	conductivity  	 JJ	B-NP
antifuses  	antifuses  	 NNS	I-NP
( 	( 	 -LRB-	O
or  	or  	 CC	O
other  	other  	 JJ	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
elements 	elements 	 NNS	I-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
A  	A  	 DT	O
high  	high  	 JJ	O
leakage  	leakage  	 JJ	B-NP
conductivity  	conductivity  	 NNS	I-NP
antifuse  	antifuse  	 VBP	O
used  	used  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
with  	with  	 IN	O
asymmetric  	asymmetric  	 JJ	B-NP
breakdown  	breakdown  	 NN	I-NP
voltage  	voltage  	 NNS	I-NP
was  	was  	 VBD	O
described  	described  	 VBN	O
in  	in  	 IN	O
U.S.  	U.S.  	 NNP	O
Pat 	Pat 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NN	O
6,704,235  	6,704,235  	 VBZ	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
ANTI-FUSE  	ANTI-FUSE  	 NNP	B-NP
MEMORY  	MEMORY  	 NNP	I-NP
CELL  	CELL  	 NNP	I-NP
WITH  	WITH  	 NNP	O
ASYMMETRIC  	ASYMMETRIC  	 NNP	B-NP
BREAKDOWN  	BREAKDOWN  	 NNP	I-NP
VOLTAGE 	VOLTAGE 	 NNP	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
invented  	invented  	 VBN	O
by  	by  	 IN	O
Knall  	Knall  	 NNP	O
( 	( 	 -LRB-	O
inventor  	inventor  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
)  	)  	 -RRB-	O
et  	et  	 FW	O
al.  	al.  	 FW	O
and  	and  	 CC	O
commonly  	commonly  	 RB	O
assigned  	assigned  	 VBN	O
to  	to  	 TO	O
Matrix  	Matrix  	 NNP	B-NP
Semiconductor 	Semiconductor 	 NNP	I-NP
,  	,  	 ,	O
Inc 	Inc 	 NNP	O
.  	.  	 .	O
The  	The  	 DT	O
subject  	subject  	 JJ	B-NP
matter  	matter  	 NN	I-NP
of  	of  	 IN	O
this  	this  	 DT	O
patent  	patent  	 NN	O
is  	is  	 VBZ	O
incorporated  	incorporated  	 VBN	O
herein  	herein  	 VBN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
.  	.  	 .	O
But  	But  	 CC	O
if  	if  	 IN	O
the  	the  	 DT	O
conductivity  	conductivity  	 NN	B-NP
of  	of  	 IN	I-NP
un-programmed  	un-programmed  	 JJ	I-NP
antifuses  	antifuses  	 NN	I-NP
is  	is  	 VBZ	O
large 	large 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
conductivity  	conductivity  	 NN	B-NP
of  	of  	 IN	O
programmed  	programmed  	 JJ	O
antifuses  	antifuses  	 NN	B-NP
must  	must  	 MD	O
be  	be  	 VB	O
correspondingly  	correspondingly  	 VBN	O
larger 	larger 	 JJR	O
.  	.  	 .	O
This  	This  	 DT	O
high  	high  	 JJ	O
programmed  	programmed  	 JJ	O
antifuse  	antifuse  	 JJ	B-NP
conductivity  	conductivity  	 NN	I-NP
is  	is  	 VBZ	O
difficult  	difficult  	 JJ	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
in  	in  	 IN	O
small  	small  	 JJ	O
high  	high  	 JJ	O
density  	density  	 JJ	B-NP
memory  	memory  	 NN	I-NP
structures 	structures 	 NNS	I-NP
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
has  	has  	 VBZ	O
become  	become  	 VBN	O
desirable  	desirable  	 JJ	O
to  	to  	 TO	O
use  	use  	 VB	O
antifuses  	antifuses  	 VBN	O
with  	with  	 IN	O
lower  	lower  	 JJR	O
conductivity  	conductivity  	 NN	B-NP
than  	than  	 IN	O
those  	those  	 DT	O
used  	used  	 VBN	O
in  	in  	 IN	O
such  	such  	 JJ	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
methods 	methods 	 NNS	I-NP
.  	.  	 .	O
Another  	Another  	 DT	O
problem  	problem  	 NN	O
exists  	exists  	 VBZ	O
for  	for  	 IN	O
the  	the  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
.  	.  	 .	O
It  	It  	 PRP	O
sometimes  	sometimes  	 RB	O
occurred  	occurred  	 VBN	O
that  	that  	 IN	O
cells  	cells  	 NNS	O
adjacent  	adjacent  	 JJ	O
to  	to  	 TO	O
selected  	selected  	 JJ	O
cells  	cells  	 NNS	O
were  	were  	 VBD	O
disturbed  	disturbed  	 VBN	O
during  	during  	 IN	O
a  	a  	 DT	O
write  	write  	 JJ	O
operation 	operation 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
that  	that  	 IN	O
cells  	cells  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
or  	or  	 CC	O
bit  	bit  	 NN	O
line  	line  	 NN	O
as  	as  	 IN	O
selected  	selected  	 JJ	O
cells  	cells  	 NNS	O
were  	were  	 VBD	O
disturbed  	disturbed  	 VBN	O
during  	during  	 IN	O
the  	the  	 DT	O
write  	write  	 JJ	O
operation 	operation 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
problem  	problem  	 NN	O
became  	became  	 VBD	O
increasingly  	increasingly  	 RB	O
important  	important  	 JJ	O
as  	as  	 IN	O
operating  	operating  	 VBG	B-NP
voltages  	voltages  	 JJ	I-NP
decreased 	decreased 	 NN	O
,  	,  	 ,	O
write  	write  	 VB	O
speeds  	speeds  	 NNS	O
increased 	increased 	 VBD	O
,  	,  	 ,	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
densities  	densities  	 VBZ	I-NP
increased 	increased 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
array  	array  	 NN	O
sizes  	sizes  	 NNS	O
increased 	increased 	 VBD	O
.  	.  	 .	O
It  	It  	 PRP	O
sometimes  	sometimes  	 RB	O
occurred  	occurred  	 VBN	O
that  	that  	 IN	O
neighbor  	neighbor  	 NN	B-NP
cells  	cells  	 NNS	I-NP
were  	were  	 VBD	O
inadvertently  	inadvertently  	 RB	O
programmed  	programmed  	 VBN	O
because  	because  	 IN	O
of  	of  	 IN	O
leakage  	leakage  	 JJ	O
due  	due  	 JJ	O
to  	to  	 TO	O
proximity  	proximity  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
as  	as  	 RB	O
will  	will  	 MD	O
now  	now  	 RB	O
be  	be  	 VB	O
explained 	explained 	 VBN	O
.  	.  	 .	O
FIGS.  	FIGS.  	 CD	O
2  	2  	 CD	O
and  	and  	 CC	O
3  	3  	 CD	O
show  	show  	 NN	B-NP
detail  	detail  	 NN	I-NP
of  	of  	 IN	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
such  	such  	 PDT	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array 	array 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
WL3  	WL3  	 VBP	O
through  	through  	 IN	O
WL6  	WL6  	 CD	B-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
are  	are  	 VBP	O
extending  	extending  	 VBG	O
out  	out  	 RP	O
of  	of  	 IN	O
the  	the  	 DT	O
plane  	plane  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
drawing 	drawing 	 NN	O
.  	.  	 .	O
Bit  	Bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3  	BL3  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
running  	running  	 VBG	O
horizontally  	horizontally  	 NNS	O
and  	and  	 CC	O
consisting  	consisting  	 VBG	O
of  	of  	 IN	O
a  	a  	 DT	O
heavily  	heavily  	 RB	O
doped  	doped  	 CD	B-NP
n+  	n+  	 CD	I-NP
portion  	portion  	 NN	O
above  	above  	 IN	O
a  	a  	 DT	O
lightly  	lightly  	 JJ	O
doped  	doped  	 JJ	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
or  	or  	 CC	O
un-doped  	un-doped  	 JJ	B-NP
portion 	portion 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
example 	example 	 NN	O
,  	,  	 ,	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
located  	located  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	I-NP
bit  	bit  	 NN	I-NP
line  	line  	 NN	I-NP
BL3  	BL3  	 NN	I-NP
and  	and  	 CC	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
previously  	previously  	 RB	O
programmed 	programmed 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
located  	located  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	I-NP
word  	word  	 NN	I-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
line  	line  	 NN	O
BL2  	BL2  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
But  	But  	 CC	O
while  	while  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
is  	is  	 VBZ	O
being  	being  	 VBG	O
programmed 	programmed 	 VBN	O
,  	,  	 ,	O
unselected  	unselected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3  	BL3  	 NNP	I-NP
( 	( 	 -LRB-	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
)  	)  	 -RRB-	O
carries  	carries  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
+8.5  	+8.5  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
Selected  	Selected  	 JJ	B-NP
word  	word  	 NN	I-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
carries  	carries  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
9  	9  	 CD	O
volts  	volts  	 NNS	O
and  	and  	 CC	O
other  	other  	 JJ	O
unselected  	unselected  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
WL3 	WL3 	 RB	O
,  	,  	 ,	O
WL5 	WL5 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
WL6  	WL6  	 NNP	B-NP
carry  	carry  	 VBP	O
voltages  	voltages  	 VBN	O
of  	of  	 IN	O
+0.5  	+0.5  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
selected  	selected  	 VBN	B-NP
word  	word  	 NN	I-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 CD	I-NP
injects  	injects  	 CD	O
holes  	holes  	 NNS	O
into  	into  	 IN	O
the  	the  	 DT	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
region  	region  	 NN	O
of  	of  	 IN	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3 	BL3 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
close  	close  	 JJ	O
proximity  	proximity  	 NN	O
and  	and  	 CC	O
large  	large  	 JJ	O
voltage  	voltage  	 JJ	B-NP
difference  	difference  	 NN	I-NP
between  	between  	 IN	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
WL3 	WL3 	 RB	O
,  	,  	 ,	O
WL4 	WL4 	 NNP	B-NP
,  	,  	 ,	O
and  	and  	 CC	O
WL5  	WL5  	 NNP	B-NP
may  	may  	 MD	O
cause  	cause  	 VB	O
a  	a  	 DT	O
hole  	hole  	 NN	B-NP
injection  	injection  	 NN	I-NP
current  	current  	 JJ	O
from  	from  	 IN	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
to  	to  	 TO	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL3  	WL3  	 NN	I-NP
or  	or  	 CC	O
WL5 	WL5 	 NNP	B-NP
,  	,  	 ,	O
erroneously  	erroneously  	 RB	O
programming  	programming  	 VBG	O
an  	an  	 DT	O
adjacent  	adjacent  	 JJ	B-NP
memory  	memory  	 NN	I-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
5 	5 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	I-NP
bit  	bit  	 NN	I-NP
line  	line  	 NN	I-NP
BL3  	BL3  	 NN	I-NP
and  	and  	 CC	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL5  	WL5  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
as  	as  	 IN	O
erroneously  	erroneously  	 JJ	O
programmed 	programmed 	 NN	O
.  	.  	 .	O
Such  	Such  	 JJ	O
programming  	programming  	 NN	O
is  	is  	 VBZ	O
unintentional  	unintentional  	 VBN	O
and  	and  	 CC	O
must  	must  	 MD	O
be  	be  	 VB	O
avoided 	avoided 	 VBN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
shows  	shows  	 NNS	O
selected  	selected  	 VBN	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
.  	.  	 .	O
Memory  	Memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
is  	is  	 VBZ	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
Current  	Current  	 JJ	B-NP
flows  	flows  	 NNS	I-NP
from  	from  	 IN	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4 	WL4 	 NN	I-NP
,  	,  	 ,	O
at  	at  	 IN	O
9  	9  	 CD	O
volts 	volts 	 NN	O
,  	,  	 ,	O
to  	to  	 TO	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
,  	,  	 ,	O
at  	at  	 IN	O
0  	0  	 CD	O
volts 	volts 	 NN	O
,  	,  	 ,	O
thus  	thus  	 RB	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
at  	at  	 IN	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4,2 	4,2 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
because  	because  	 IN	O
of  	of  	 IN	O
the  	the  	 DT	O
high  	high  	 JJ	O
voltage  	voltage  	 JJ	B-NP
difference  	difference  	 NN	I-NP
between  	between  	 IN	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
WL4  	WL4  	 NNP	I-NP
and  	and  	 CC	O
WL5 	WL5 	 NNP	B-NP
,  	,  	 ,	O
small  	small  	 JJ	O
irregularities  	irregularities  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
manufacturing  	manufacturing  	 NN	B-NP
process  	process  	 NN	I-NP
may  	may  	 MD	O
allow  	allow  	 VB	O
current  	current  	 JJ	O
to  	to  	 TO	O
also  	also  	 RB	O
flow  	flow  	 VB	O
from  	from  	 IN	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
to  	to  	 TO	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL5 	WL5 	 NN	I-NP
,  	,  	 ,	O
thus  	thus  	 RB	O
programming  	programming  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
5 	5 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	I-NP
word  	word  	 NN	I-NP
line  	line  	 NN	I-NP
WL5  	WL5  	 NN	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
,  	,  	 ,	O
as  	as  	 RB	O
shown 	shown 	 VBN	O
.  	.  	 .	O
This  	This  	 DT	O
is  	is  	 VBZ	O
another  	another  	 DT	O
erroneous  	erroneous  	 JJ	B-NP
result  	result  	 NN	I-NP
and  	and  	 CC	O
is  	is  	 VBZ	O
unacceptable 	unacceptable 	 JJ	O
.  	.  	 .	O
I  	I  	 PRP	O
have  	have  	 VBP	O
found  	found  	 VBN	O
that  	that  	 IN	O
this  	this  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	O
forward-biased  	forward-biased  	 JJ	O
write  	write  	 JJ	O
method  	method  	 NN	O
requires  	requires  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NNS	O
have  	have  	 VBP	O
a  	a  	 DT	O
reverse-bias  	reverse-bias  	 JJ	B-NP
leakage  	leakage  	 NN	I-NP
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
that  	that  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
antifuse 	antifuse 	 NN	B-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
diodes  	diodes  	 NN	O
and  	and  	 CC	O
not  	not  	 RB	O
the  	the  	 DT	O
antifuses  	antifuses  	 NN	B-NP
of  	of  	 IN	O
unselected  	unselected  	 JJ	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
bear  	bear  	 VBP	O
most  	most  	 RBS	O
of  	of  	 IN	O
the  	the  	 DT	O
large  	large  	 JJ	O
voltage  	voltage  	 JJ	B-NP
drop  	drop  	 NN	I-NP
( 	( 	 -LRB-	O
8.5  	8.5  	 CD	O
volts  	volts  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
example 	example 	 NN	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
antifuses  	antifuses  	 NNS	B-NP
are  	are  	 VBP	O
not  	not  	 RB	O
inadvertently  	inadvertently  	 RB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
But  	But  	 CC	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
leakage  	leakage  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
diode  	diode  	 NN	O
formed  	formed  	 VBN	O
from  	from  	 IN	O
layers  	layers  	 NNS	O
of  	of  	 IN	O
p+  	p+  	 NNP	O
and  	and  	 CC	O
n 	n 	 NNS	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
polycrystalline  	polycrystalline  	 JJ	B-NP
silicon  	silicon  	 NN	I-NP
is  	is  	 VBZ	O
primarily  	primarily  	 RB	O
dependent  	dependent  	 JJ	O
upon  	upon  	 IN	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
layer 	layer 	 NN	O
.  	.  	 .	O
To  	To  	 TO	O
achieve  	achieve  	 VB	O
low  	low  	 JJ	O
enough  	enough  	 JJ	O
leakage 	leakage 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
minimally  	minimally  	 JJ	O
doped  	doped  	 JJ	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
layer  	layer  	 NN	O
may  	may  	 MD	O
require  	require  	 VB	O
a  	a  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
200  	200  	 CD	O
nm 	nm 	 NNS	B-NP
.  	.  	 .	O
This  	This  	 DT	O
relatively  	relatively  	 RB	O
large  	large  	 JJ	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
thickness  	thickness  	 NN	O
leads  	leads  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
high  	high  	 JJ	O
aspect  	aspect  	 NN	B-NP
ratio  	ratio  	 NN	I-NP
and  	and  	 CC	O
limits  	limits  	 NNS	O
further  	further  	 JJ	O
shrinkage  	shrinkage  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
device  	device  	 NN	I-NP
sizes 	sizes 	 NNS	I-NP
.  	.  	 .	O
Given  	Given  	 VBN	O
the  	the  	 DT	O
fact  	fact  	 NN	O
that  	that  	 IN	O
polycrystalline  	polycrystalline  	 JJ	B-NP
diodes  	diodes  	 NNS	I-NP
are  	are  	 VBP	O
still  	still  	 RB	O
typically  	typically  	 RB	O
somewhat  	somewhat  	 RB	O
leaky 	leaky 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
antifuses  	antifuses  	 NN	B-NP
must  	must  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
made  	made  	 VBN	O
leaky 	leaky 	 NN	O
.  	.  	 .	O
But 	But 	 CC	O
,  	,  	 ,	O
as  	as  	 RB	O
mentioned  	mentioned  	 VBN	O
above 	above 	 IN	O
,  	,  	 ,	O
this  	this  	 DT	O
leakage  	leakage  	 NN	O
makes  	makes  	 VBZ	O
it  	it  	 PRP	O
difficult  	difficult  	 JJ	O
to  	to  	 TO	O
distinguish  	distinguish  	 VB	O
an  	an  	 DT	O
unprogrammed  	unprogrammed  	 JJ	B-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
from  	from  	 IN	O
a  	a  	 DT	O
programmed  	programmed  	 JJ	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
.  	.  	 .	O
Thus  	Thus  	 RB	O
I  	I  	 PRP	O
have  	have  	 VBP	O
found  	found  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
programming  	programming  	 NN	I-NP
method  	method  	 NN	I-NP
illustrated  	illustrated  	 VBN	O
by  	by  	 IN	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
has  	has  	 VBZ	O
disadvantages  	disadvantages  	 VBN	B-NP
of  	of  	 IN	O
drawing  	drawing  	 VBG	O
high  	high  	 JJ	O
power  	power  	 NN	O
during  	during  	 IN	O
programming  	programming  	 NN	O
and  	and  	 CC	O
possible  	possible  	 JJ	O
unintended  	unintended  	 JJ	O
programming  	programming  	 NN	O
of  	of  	 IN	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
close  	close  	 JJ	O
proximity  	proximity  	 NN	O
to  	to  	 TO	O
cells  	cells  	 NNS	O
being  	being  	 VBG	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
It  	It  	 PRP	O
has  	has  	 VBZ	O
the  	the  	 DT	O
further  	further  	 JJ	O
disadvantage  	disadvantage  	 NN	B-NP
of  	of  	 IN	O
requiring  	requiring  	 VBG	O
rigorous  	rigorous  	 JJ	B-NP
manufacturing  	manufacturing  	 NN	I-NP
conditions  	conditions  	 NNS	I-NP
to  	to  	 TO	O
avoid  	avoid  	 VB	O
erroneous  	erroneous  	 JJ	B-NP
programming 	programming 	 NN	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
desirable  	desirable  	 JJ	O
to  	to  	 TO	O
avoid  	avoid  	 VB	O
these  	these  	 DT	O
problems 	problems 	 NNS	O
.  	.  	 .	O
According  	According  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
across  	across  	 IN	O
a  	a  	 DT	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
or  	or  	 CC	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
program  	program  	 VB	O
the  	the  	 DT	O
cell  	cell  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
resistance  	resistance  	 NN	B-NP
state 	state 	 NN	I-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 CD	O
4  	4  	 CD	O
and  	and  	 CC	O
5  	5  	 CD	O
show  	show  	 NN	B-NP
side  	side  	 NN	I-NP
views  	views  	 NNS	I-NP
of  	of  	 IN	O
unselected 	unselected 	 NN	O
,  	,  	 ,	O
half-selected 	half-selected 	 NNP	O
,  	,  	 ,	O
and  	and  	 CC	O
selected  	selected  	 JJ	O
cells  	cells  	 NNS	O
in  	in  	 IN	O
an  	an  	 DT	O
array  	array  	 NN	O
programmed  	programmed  	 VBN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
shows  	shows  	 NNS	O
an  	an  	 DT	O
unselected  	unselected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3  	BL3  	 CD	I-NP
adjacent  	adjacent  	 JJ	I-NP
several  	several  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
including  	including  	 VBG	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4 	WL4 	 NN	I-NP
.  	.  	 .	O
Unselected  	Unselected  	 JJ	O
cells  	cells  	 NNS	O
such  	such  	 JJ	O
as  	as  	 IN	O
cell  	cell  	 NN	O
5 	5 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
exist  	exist  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	O
unselected  	unselected  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
WL5  	WL5  	 CD	B-NP
with  	with  	 IN	O
unselected  	unselected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3 	BL3 	 NN	I-NP
.  	.  	 .	O
Half-selected  	Half-selected  	 JJ	O
cells  	cells  	 NNS	O
such  	such  	 JJ	O
as  	as  	 IN	O
cell  	cell  	 NN	O
4 	4 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
exist  	exist  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
unselected  	unselected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL3 	BL3 	 NN	I-NP
.  	.  	 .	O
As  	As  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
example  	example  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
cell  	cell  	 NN	O
4 	4 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
previously  	previously  	 RB	O
programmed 	programmed 	 VBN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
unlike  	unlike  	 IN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
cell  	cell  	 NN	O
5 	5 	 CD	O
, 	, 	 ,	O
3  	3  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4  	4  	 CD	O
is  	is  	 VBZ	O
not  	not  	 RB	O
erroneously  	erroneously  	 RB	O
programmed 	programmed 	 VBN	O
,  	,  	 ,	O
because  	because  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	B-NP
difference  	difference  	 NN	I-NP
between  	between  	 IN	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL5  	WL5  	 NN	I-NP
is  	is  	 VBZ	O
only  	only  	 RB	O
about  	about  	 IN	O
half  	half  	 PDT	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
shows  	shows  	 NNS	O
a  	a  	 DT	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2 	BL2 	 NN	I-NP
,  	,  	 ,	O
several  	several  	 JJ	O
unselected  	unselected  	 JJ	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
WL3 	WL3 	 RB	O
,  	,  	 ,	O
WL5 	WL5 	 NNP	B-NP
,  	,  	 ,	O
WL6  	WL6  	 NNP	B-NP
along  	along  	 RB	O
with  	with  	 IN	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4 	WL4 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
intersection  	intersection  	 NN	B-NP
of  	of  	 IN	O
selected  	selected  	 JJ	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2  	BL2  	 NN	I-NP
and  	and  	 CC	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
defines  	defines  	 VBZ	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
4,2 	4,2 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
selected  	selected  	 VBN	B-NP
bit  	bit  	 NN	I-NP
line  	line  	 NN	I-NP
BL2  	BL2  	 NN	I-NP
receives  	receives  	 VBZ	O
10  	10  	 CD	O
volts  	volts  	 NNS	O
and  	and  	 CC	O
selected  	selected  	 JJ	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
receives  	receives  	 VBZ	O
0  	0  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
This  	This  	 DT	O
is  	is  	 VBZ	O
a  	a  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
voltage  	voltage  	 NN	I-NP
difference  	difference  	 NN	I-NP
because  	because  	 IN	O
the  	the  	 DT	O
natural  	natural  	 JJ	O
current  	current  	 JJ	O
flow  	flow  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
diode  	diode  	 NN	O
is  	is  	 VBZ	O
from  	from  	 IN	O
the  	the  	 DT	O
p  	p  	 NN	O
or  	or  	 CC	O
p+  	p+  	 CD	O
terminal  	terminal  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
n  	n  	 NN	O
or  	or  	 CC	O
n+  	n+  	 CD	O
terminal 	terminal 	 NN	O
.  	.  	 .	O
Other  	Other  	 JJ	O
word  	word  	 NN	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
receive  	receive  	 VBP	O
5  	5  	 CD	O
volts  	volts  	 NNS	O
( 	( 	 -LRB-	O
or  	or  	 CC	O
approximately  	approximately  	 RB	O
the  	the  	 DT	O
same  	same  	 JJ	O
intermediate  	intermediate  	 JJ	O
voltage 	voltage 	 NN	O
)  	)  	 -RRB-	O
so  	so  	 RB	O
that  	that  	 IN	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
( 	( 	 -LRB-	O
where  	where  	 WRB	O
neither  	neither  	 RB	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
or  	or  	 CC	O
the  	the  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
is  	is  	 VBZ	O
selected 	selected 	 VBN	O
)  	)  	 -RRB-	O
receive  	receive  	 VB	O
no  	no  	 DT	O
voltage  	voltage  	 JJ	B-NP
drop  	drop  	 NN	I-NP
or  	or  	 CC	O
a  	a  	 DT	O
small  	small  	 JJ	O
voltage  	voltage  	 JJ	B-NP
drop 	drop 	 NN	I-NP
,  	,  	 ,	O
resulting  	resulting  	 VBG	O
in  	in  	 IN	O
low  	low  	 JJ	O
leakage  	leakage  	 NN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
low  	low  	 JJ	O
power  	power  	 NN	B-NP
consumption 	consumption 	 NN	I-NP
.  	.  	 .	O
Since  	Since  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
applied  	applied  	 VBD	O
to  	to  	 TO	O
the  	the  	 DT	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
is  	is  	 VBZ	O
enough  	enough  	 RB	O
lower  	lower  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
unintended  	unintended  	 JJ	O
programming  	programming  	 NN	O
will  	will  	 MD	O
not  	not  	 RB	O
occur 	occur 	 VB	O
,  	,  	 ,	O
and  	and  	 CC	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
not  	not  	 RB	O
necessary  	necessary  	 JJ	O
to  	to  	 TO	O
assure  	assure  	 VB	O
that  	that  	 DT	O
voltage  	voltage  	 NN	O
on  	on  	 IN	O
unselected  	unselected  	 NN	O
or  	or  	 CC	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
is  	is  	 VBZ	O
evenly  	evenly  	 RB	O
divided  	divided  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
cell 	cell 	 NN	O
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
acceptable  	acceptable  	 JJ	O
to  	to  	 TO	O
use  	use  	 VB	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
that  	that  	 WDT	O
is  	is  	 VBZ	O
not  	not  	 RB	O
leaky  	leaky  	 VBN	O
in  	in  	 IN	O
combination  	combination  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
diode  	diode  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
relatively  	relatively  	 RB	O
large  	large  	 JJ	O
reverse  	reverse  	 JJ	B-NP
leakage 	leakage 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
to  	to  	 TO	O
use  	use  	 VB	O
a  	a  	 DT	O
non-destructive  	non-destructive  	 JJ	B-NP
reverse  	reverse  	 JJ	I-NP
breakdown  	breakdown  	 NN	I-NP
diode  	diode  	 NNS	I-NP
that  	that  	 WDT	O
is  	is  	 VBZ	O
not  	not  	 RB	O
leaky  	leaky  	 VBN	O
below  	below  	 IN	O
its  	its  	 PRP$	O
breakdown  	breakdown  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
Thus  	Thus  	 RB	O
power  	power  	 NN	B-NP
loss  	loss  	 NN	I-NP
is  	is  	 VBZ	O
far  	far  	 RB	O
lower  	lower  	 JJR	O
than  	than  	 IN	O
with  	with  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
method  	method  	 NN	I-NP
discussed  	discussed  	 VBN	O
above 	above 	 IN	O
.  	.  	 .	O
Manufacture  	Manufacture  	 NN	O
of  	of  	 IN	O
non-destructive  	non-destructive  	 JJ	B-NP
reverse  	reverse  	 JJ	I-NP
breakdown  	breakdown  	 NN	I-NP
devices  	devices  	 NNS	I-NP
is  	is  	 VBZ	O
well  	well  	 RB	O
known 	known 	 VBN	O
.  	.  	 .	O
Zener  	Zener  	 JJ	O
diodes  	diodes  	 NNS	O
are  	are  	 VBP	O
such  	such  	 JJ	O
devices 	devices 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
physics  	physics  	 NN	B-NP
of  	of  	 IN	I-NP
nondestructive  	nondestructive  	 JJ	I-NP
reverse  	reverse  	 JJ	I-NP
breakdown  	breakdown  	 NN	I-NP
is  	is  	 VBZ	O
described  	described  	 VBN	O
in  	in  	 IN	O
text  	text  	 NN	O
books 	books 	 NNS	O
,  	,  	 ,	O
for  	for  	 IN	O
example  	example  	 NN	B-NP
pages  	pages  	 NNS	I-NP
193-200  	193-200  	 VBP	O
of  	of  	 IN	O
R.  	R.  	 NNP	O
S.  	S.  	 NNP	O
Muller 	Muller 	 NNP	O
,  	,  	 ,	O
T.  	T.  	 NNP	B-NP
I.  	I.  	 NNP	I-NP
Kamins 	Kamins 	 NNP	I-NP
,  	,  	 ,	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
Device  	Device  	 NNP	B-NP
Electronics  	Electronics  	 NNP	I-NP
for  	for  	 IN	I-NP
Integrated  	Integrated  	 NNP	I-NP
Circuits 	Circuits 	 NNP	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
,  	,  	 ,	O
John  	John  	 NNP	O
Wiley  	Wiley  	 NNP	O
and  	and  	 CC	O
Sons 	Sons 	 NNP	O
,  	,  	 ,	O
Inc. 	Inc. 	 NNP	O
,  	,  	 ,	O
1986 	1986 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
breakdown  	breakdown  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
depends  	depends  	 VBZ	O
upon  	upon  	 IN	O
such  	such  	 JJ	O
factors  	factors  	 NNS	O
as  	as  	 IN	O
material  	material  	 NN	B-NP
composition 	composition 	 NN	I-NP
,  	,  	 ,	O
doping 	doping 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
layer  	layer  	 NN	B-NP
thickness 	thickness 	 NN	I-NP
.  	.  	 .	O
Compared  	Compared  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
method  	method  	 NN	I-NP
discussed  	discussed  	 VBD	O
above 	above 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
allows  	allows  	 VBZ	O
more  	more  	 JJR	O
freedom  	freedom  	 NN	O
to  	to  	 TO	O
engineer  	engineer  	 VB	O
the  	the  	 DT	O
type  	type  	 NN	O
of  	of  	 IN	O
diode  	diode  	 NN	O
and  	and  	 CC	O
antifuse  	antifuse  	 JJ	O
to  	to  	 TO	O
be  	be  	 VB	O
used 	used 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
one  	one  	 CD	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
is  	is  	 VBZ	O
present  	present  	 JJ	O
in  	in  	 IN	O
each  	each  	 DT	O
cell  	cell  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
array 	array 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
cell  	cell  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
resistance  	resistance  	 NN	B-NP
state  	state  	 NN	I-NP
by  	by  	 IN	O
passing  	passing  	 VBG	O
a  	a  	 DT	O
high  	high  	 JJ	O
current  	current  	 JJ	O
through  	through  	 IN	O
the  	the  	 DT	O
antifuse 	antifuse 	 NN	B-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
believed  	believed  	 VBN	O
to  	to  	 TO	O
melt  	melt  	 VB	O
the  	the  	 DT	O
antifuse  	antifuse  	 JJ	B-NP
material 	material 	 NN	I-NP
,  	,  	 ,	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
permanent  	permanent  	 JJ	O
conductive  	conductive  	 JJ	B-NP
path  	path  	 NN	I-NP
through  	through  	 IN	O
the  	the  	 DT	O
antifuse 	antifuse 	 NN	B-NP
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
arrows  	arrows  	 NNS	O
indicate  	indicate  	 VBP	O
the  	the  	 DT	O
high  	high  	 JJ	O
current  	current  	 JJ	O
path  	path  	 NN	O
through  	through  	 IN	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
at  	at  	 IN	O
cell  	cell  	 NN	O
4,2 	4,2 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
programs  	programs  	 NNS	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
of  	of  	 IN	I-NP
memory  	memory  	 NN	I-NP
cell  	cell  	 NN	I-NP
4,2 	4,2 	 NN	O
.  	.  	 .	O
Unlike  	Unlike  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
arrangement  	arrangement  	 NN	I-NP
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIGS.  	FIGS.  	 CD	O
2  	2  	 CD	O
and  	and  	 CC	O
3 	3 	 CD	O
,  	,  	 ,	O
there  	there  	 EX	O
will  	will  	 MD	O
be  	be  	 VB	O
no  	no  	 DT	O
inadvertent  	inadvertent  	 JJ	O
programming  	programming  	 NN	O
of  	of  	 IN	O
adjacent  	adjacent  	 JJ	B-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
because  	because  	 IN	O
voltage  	voltage  	 JJ	B-NP
differences  	differences  	 NNS	I-NP
with  	with  	 IN	O
neighboring  	neighboring  	 JJ	O
cells  	cells  	 NNS	O
are  	are  	 VBP	O
only  	only  	 RB	O
about  	about  	 IN	O
half  	half  	 PDT	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
too  	too  	 RB	O
low  	low  	 JJ	O
to  	to  	 TO	O
cause  	cause  	 VB	O
programming  	programming  	 NN	O
even  	even  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
presence  	presence  	 NN	O
of  	of  	 IN	O
small  	small  	 JJ	O
manufacturing  	manufacturing  	 NN	O
defects 	defects 	 NNS	O
.  	.  	 .	O
And  	And  	 CC	O
for  	for  	 IN	O
unselected  	unselected  	 JJ	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
no  	no  	 DT	O
( 	( 	 -LRB-	O
or  	or  	 CC	O
in  	in  	 IN	O
some  	some  	 DT	O
embodiments  	embodiments  	 JJ	O
small 	small 	 JJ	O
)  	)  	 -RRB-	O
voltage  	voltage  	 JJ	B-NP
drop  	drop  	 NN	I-NP
between  	between  	 IN	O
unselected  	unselected  	 JJ	O
word  	word  	 NN	O
and  	and  	 CC	O
bit  	bit  	 NN	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
therefore  	therefore  	 RB	O
no  	no  	 DT	O
leakage  	leakage  	 JJ	O
current  	current  	 JJ	O
and  	and  	 CC	O
no  	no  	 DT	O
power  	power  	 NN	B-NP
loss  	loss  	 NN	I-NP
occur  	occur  	 VBP	O
in  	in  	 IN	O
these  	these  	 DT	O
unselected  	unselected  	 JJ	O
cells 	cells 	 NNS	O
.  	.  	 .	O
Even  	Even  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
that  	that  	 IN	O
share  	share  	 NN	O
a  	a  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
or  	or  	 CC	O
bit  	bit  	 NN	O
line  	line  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
or  	or  	 CC	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
loss  	loss  	 NN	I-NP
is  	is  	 VBZ	O
small  	small  	 JJ	O
because  	because  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	B-NP
difference  	difference  	 NN	I-NP
is  	is  	 VBZ	O
only  	only  	 RB	O
about  	about  	 IN	O
half  	half  	 PDT	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage  	voltage  	 NNS	I-NP
( 	( 	 -LRB-	O
in  	in  	 IN	O
the  	the  	 DT	O
illustrated  	illustrated  	 JJ	O
example 	example 	 NN	O
,  	,  	 ,	O
5  	5  	 CD	O
volts 	volts 	 CD	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
half-selected  	half-selected  	 JJ	O
cells  	cells  	 NNS	O
is  	is  	 VBZ	O
much  	much  	 RB	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
unselected  	unselected  	 JJ	O
cells  	cells  	 NNS	O
that  	that  	 WDT	O
experienced  	experienced  	 VBD	B-NP
leakage  	leakage  	 VBN	I-NP
under  	under  	 IN	O
the  	the  	 DT	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
programming  	programming  	 NN	I-NP
method  	method  	 NN	I-NP
discussed  	discussed  	 VBN	O
above 	above 	 IN	O
.  	.  	 .	O
With  	With  	 IN	O
the  	the  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 JJ	O
available 	available 	 JJ	O
,  	,  	 ,	O
many  	many  	 JJ	O
diode  	diode  	 JJ	O
characteristic  	characteristic  	 JJ	B-NP
curves  	curves  	 NNS	I-NP
are  	are  	 VBP	O
acceptable 	acceptable 	 JJ	O
,  	,  	 ,	O
and  	and  	 CC	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
not  	not  	 RB	O
necessary  	necessary  	 JJ	O
to  	to  	 TO	O
carefully  	carefully  	 RB	O
match  	match  	 VB	O
the  	the  	 DT	O
diode  	diode  	 JJ	O
characteristics  	characteristics  	 NNS	O
with  	with  	 IN	O
the  	the  	 DT	O
antifuse  	antifuse  	 JJ	B-NP
characteristics  	characteristics  	 NNS	I-NP
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
avoid  	avoid  	 VB	O
erroneous  	erroneous  	 JJ	B-NP
programming 	programming 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
also  	also  	 RB	O
shows  	shows  	 VBZ	O
application  	application  	 NN	O
of  	of  	 IN	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
illustration  	illustration  	 NN	B-NP
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
cell  	cell  	 NN	O
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
at  	at  	 IN	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
WL4  	WL4  	 NN	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	B-NP
line  	line  	 NN	I-NP
BL2  	BL2  	 NN	I-NP
receives  	receives  	 VBZ	O
a  	a  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
voltage  	voltage  	 NN	I-NP
drop  	drop  	 NN	I-NP
of  	of  	 IN	O
10  	10  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
Other  	Other  	 JJ	O
voltages  	voltages  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
used 	used 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
important  	important  	 JJ	O
factor  	factor  	 NN	B-NP
being  	being  	 VBG	O
to  	to  	 TO	O
apply  	apply  	 VB	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
sufficient  	sufficient  	 JJ	O
to  	to  	 TO	O
open  	open  	 VB	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
or  	or  	 CC	O
other  	other  	 JJ	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	B-NP
barrier  	barrier  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
cell 	cell 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
shows  	shows  	 NNS	O
two  	two  	 CD	O
suitable  	suitable  	 JJ	O
diode  	diode  	 JJ	O
characteristic  	characteristic  	 JJ	B-NP
curves 	curves 	 NN	I-NP
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
beneficial  	beneficial  	 JJ	O
to  	to  	 TO	O
use  	use  	 VB	O
diodes  	diodes  	 VBN	O
that  	that  	 IN	O
at  	at  	 IN	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage  	voltage  	 NNS	I-NP
have  	have  	 VBP	O
a  	a  	 DT	O
relatively  	relatively  	 RB	O
high  	high  	 JJ	O
reverse  	reverse  	 NN	O
conductivity  	conductivity  	 VBZ	O
compared  	compared  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
unprogrammed  	unprogrammed  	 JJ	B-NP
antifuse 	antifuse 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
can  	can  	 MD	O
be  	be  	 VB	O
achieved  	achieved  	 VBN	O
in  	in  	 IN	O
several  	several  	 JJ	O
ways 	ways 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
from  	from  	 IN	O
polysilicon  	polysilicon  	 JJ	B-NP
diodes  	diodes  	 NN	I-NP
and  	and  	 CC	O
antifuses  	antifuses  	 VB	O
made  	made  	 VBN	O
from  	from  	 IN	O
oxides  	oxides  	 NN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
nitrides  	nitrides  	 NN	B-NP
of  	of  	 IN	I-NP
silicon 	silicon 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
one  	one  	 CD	O
case  	case  	 NN	O
( 	( 	 -LRB-	O
left-most  	left-most  	 JJ	B-NP
curve 	curve 	 NN	I-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
the  	the  	 DT	O
diode  	diode  	 NN	O
has  	has  	 VBZ	O
low  	low  	 JJ	O
leakage  	leakage  	 NN	O
below  	below  	 IN	O
the  	the  	 DT	O
breakdown  	breakdown  	 NN	B-NP
voltage  	voltage  	 NNS	I-NP
and  	and  	 CC	O
quickly  	quickly  	 RB	O
moves  	moves  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
high  	high  	 JJ	O
but  	but  	 CC	O
non-destructive  	non-destructive  	 JJ	B-NP
breakdown  	breakdown  	 NN	I-NP
current  	current  	 JJ	O
at  	at  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
below  	below  	 IN	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
leaky  	leaky  	 JJ	O
case  	case  	 NN	O
( 	( 	 -LRB-	O
right-most  	right-most  	 JJ	B-NP
curve 	curve 	 NN	I-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
current  	current  	 JJ	I-NP
increases  	increases  	 NNS	I-NP
more  	more  	 RBR	O
gradually  	gradually  	 RB	O
with  	with  	 IN	O
increasing  	increasing  	 VBG	O
reverse  	reverse  	 JJ	B-NP
bias 	bias 	 NN	I-NP
,  	,  	 ,	O
resulting  	resulting  	 VBG	O
in  	in  	 IN	O
more  	more  	 JJR	O
leakage  	leakage  	 NN	O
at  	at  	 IN	O
low  	low  	 JJ	O
reverse  	reverse  	 JJ	B-NP
bias 	bias 	 NN	I-NP
.  	.  	 .	O
Both  	Both  	 DT	O
curves  	curves  	 NNS	O
are  	are  	 VBP	O
acceptable  	acceptable  	 JJ	O
with  	with  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
,  	,  	 ,	O
though  	though  	 IN	O
the  	the  	 DT	O
low-leakage  	low-leakage  	 JJ	B-NP
curve  	curve  	 NN	I-NP
provides  	provides  	 VBZ	O
increased  	increased  	 VBN	B-NP
protection  	protection  	 NN	I-NP
against  	against  	 IN	O
inadvertent  	inadvertent  	 JJ	O
programming  	programming  	 NN	O
of  	of  	 IN	O
half-selected  	half-selected  	 JJ	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
also  	also  	 RB	O
provides  	provides  	 VBZ	O
lower  	lower  	 RBR	O
leakage  	leakage  	 JJ	B-NP
power  	power  	 NN	I-NP
loss 	loss 	 NN	I-NP
.  	.  	 .	O
Both  	Both  	 DT	O
of  	of  	 IN	O
these  	these  	 DT	O
diode  	diode  	 JJ	O
characteristic  	characteristic  	 JJ	B-NP
curves  	curves  	 NNS	I-NP
allow  	allow  	 VBP	O
substantial  	substantial  	 JJ	O
current  	current  	 JJ	O
to  	to  	 TO	O
flow  	flow  	 VB	O
at  	at  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
; 	; 	 :	O
10  	10  	 CD	O
volts 	volts 	 NN	O
,  	,  	 ,	O
causing  	causing  	 VBG	O
a  	a  	 DT	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	B-NP
path  	path  	 NN	I-NP
to  	to  	 TO	O
form  	form  	 VB	O
( 	( 	 -LRB-	O
permanently  	permanently  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
case  	case  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
or  	or  	 CC	O
reversibly  	reversibly  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
case  	case  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
phase  	phase  	 NN	O
change  	change  	 NN	O
material  	material  	 NN	O
such  	such  	 JJ	O
as  	as  	 IN	O
chalcogenide 	chalcogenide 	 CD	B-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
thus  	thus  	 RB	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
4 	4 	 CD	O
, 	, 	 ,	O
2  	2  	 CD	O
that  	that  	 WDT	O
exists  	exists  	 VBZ	O
at  	at  	 IN	O
the  	the  	 DT	O
junction 	junction 	 NN	O
.  	.  	 .	O
Reducing  	Reducing  	 VBG	O
the  	the  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
low-doped  	low-doped  	 JJ	O
layer  	layer  	 NN	O
( 	( 	 -LRB-	O
the  	the  	 DT	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
layer  	layer  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
p+n 	p+n 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
diode 	diode 	 LS	O
)  	)  	 -RRB-	O
increases  	increases  	 VBZ	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
leakage  	leakage  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
polycrystalline  	polycrystalline  	 JJ	I-NP
silicon  	silicon  	 NN	I-NP
diode 	diode 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
fact  	fact  	 NN	O
that  	that  	 IN	O
reverse  	reverse  	 JJ	O
write  	write  	 NN	O
enables  	enables  	 VBZ	O
the  	the  	 DT	O
use  	use  	 NN	O
of  	of  	 IN	O
more  	more  	 RBR	O
leaky  	leaky  	 JJ	O
diodes  	diodes  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
to  	to  	 TO	O
advantage  	advantage  	 VB	O
to  	to  	 TO	O
reduce  	reduce  	 VB	O
the  	the  	 DT	O
thickness  	thickness  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
n 	n 	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2212 	x2212 	 CD	O
;  	;  	 :	O
layer 	layer 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
one  	one  	 CD	O
embodiment  	embodiment  	 NN	O
to  	to  	 TO	O
& 	& 	 CC	O
# 	# 	 #	O
x3c 	x3c 	 CD	O
; 	; 	 :	O
180  	180  	 CD	O
nm 	nm 	 NN	B-NP
,  	,  	 ,	O
which  	which  	 WDT	O
in  	in  	 IN	O
turns  	turns  	 NNS	O
reduces  	reduces  	 VBZ	O
the  	the  	 DT	O
aspect  	aspect  	 NN	B-NP
ration  	ration  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
structures  	structures  	 NNS	O
and  	and  	 CC	O
allows  	allows  	 VBZ	O
for  	for  	 IN	O
lateral  	lateral  	 JJ	B-NP
shrinkage  	shrinkage  	 NN	I-NP
and  	and  	 CC	O
higher  	higher  	 JJR	O
cell  	cell  	 NN	O
density 	density 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
related  	related  	 JJ	O
U.S.  	U.S.  	 NNP	O
patent  	patent  	 NN	O
application  	application  	 NN	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
______  	______  	 NNP	O
[ 	[ 	 -LRB-	O
MA-154 	MA-154 	 NNP	B-NP
]  	]  	 -RRB-	O
incorporated  	incorporated  	 JJ	O
herein  	herein  	 NN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
,  	,  	 ,	O
James  	James  	 NNP	B-NP
M.  	M.  	 NNP	I-NP
Cleeves  	Cleeves  	 NNP	I-NP
describes  	describes  	 VBZ	O
a  	a  	 DT	O
device  	device  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
materials  	materials  	 NNS	O
with  	with  	 IN	O
high  	high  	 JJ	O
dielectric  	dielectric  	 JJ	B-NP
constant  	constant  	 JJ	I-NP
( 	( 	 -LRB-	O
low  	low  	 JJ	O
conductivity 	conductivity 	 NN	B-NP
,  	,  	 ,	O
low  	low  	 JJ	O
leakage 	leakage 	 NN	O
)  	)  	 -RRB-	O
are  	are  	 VBP	O
used  	used  	 VBN	O
in  	in  	 IN	O
antifuses  	antifuses  	 VBG	O
to  	to  	 TO	O
decrease  	decrease  	 VB	O
conductivity  	conductivity  	 VBN	O
of  	of  	 IN	O
unprogrammed  	unprogrammed  	 JJ	B-NP
cells 	cells 	 NNS	I-NP
,  	,  	 ,	O
making  	making  	 VBG	O
it  	it  	 PRP	O
easier  	easier  	 JJR	O
to  	to  	 TO	O
distinguish  	distinguish  	 VB	O
them  	them  	 PRP	O
from  	from  	 IN	O
programmed  	programmed  	 JJ	O
cells 	cells 	 NNS	O
.  	.  	 .	O
If  	If  	 IN	O
a  	a  	 DT	O
high  	high  	 JJ	O
conductivity  	conductivity  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
programmed  	programmed  	 JJ	O
cell  	cell  	 NN	O
is  	is  	 VBZ	O
required 	required 	 VBN	O
,  	,  	 ,	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
double  	double  	 JJ	O
programming  	programming  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
used 	used 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
cell  	cell  	 NN	O
is  	is  	 VBZ	O
first  	first  	 RB	O
programmed  	programmed  	 VBN	O
using  	using  	 VBG	O
a  	a  	 DT	O
high  	high  	 JJ	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2dc 	x2dc 	 CD	O
; 	; 	 :	O
10V 	10V 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
low  	low  	 JJ	O
programming  	programming  	 NN	O
current  	current  	 JJ	O
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2dc 	x2dc 	 CD	O
; 	; 	 :	O
10  	10  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
A 	A 	 NNP	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
then  	then  	 RB	O
reprogrammed  	reprogrammed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
forward  	forward  	 JJ	O
direction  	direction  	 NN	O
at  	at  	 IN	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
voltage  	voltage  	 NNS	O
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2dc 	x2dc 	 CD	O
; 	; 	 :	O
4V 	4V 	 CD	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
higher  	higher  	 JJR	O
current  	current  	 JJ	O
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2dc 	x2dc 	 CD	O
; 	; 	 :	O
100  	100  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x3bc 	x3bc 	 CD	O
; 	; 	 :	O
A 	A 	 NNP	O
) 	) 	 -RRB-	O
.  	.  	 .	O
Such  	Such  	 PDT	O
a  	a  	 DT	O
subsequent  	subsequent  	 JJ	O
step  	step  	 NN	O
has  	has  	 VBZ	O
the  	the  	 DT	O
advantage  	advantage  	 NN	O
of  	of  	 IN	O
increasing  	increasing  	 VBG	O
the  	the  	 DT	O
cross-section  	cross-section  	 JJ	O
of  	of  	 IN	O
the  	the  	 DT	O
programmed  	programmed  	 JJ	O
path  	path  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
and  	and  	 CC	O
therefore  	therefore  	 RB	O
reducing  	reducing  	 VBG	B-NP
resistance  	resistance  	 NN	I-NP
to  	to  	 TO	O
any  	any  	 DT	O
reading  	reading  	 NN	O
current  	current  	 JJ	O
to  	to  	 TO	O
be  	be  	 VB	O
passed  	passed  	 VBN	O
through  	through  	 IN	O
the  	the  	 DT	O
programmed  	programmed  	 JJ	O
cell 	cell 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
second  	second  	 JJ	O
forward  	forward  	 JJ	O
programming  	programming  	 NN	B-NP
step  	step  	 NN	I-NP
is  	is  	 VBZ	O
similar  	similar  	 JJ	O
to  	to  	 TO	O
prior  	prior  	 JJ	O
art  	art  	 NN	B-NP
programming 	programming 	 NN	I-NP
,  	,  	 ,	O
but  	but  	 CC	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
voltage  	voltage  	 NNS	O
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
since  	since  	 IN	O
the  	the  	 DT	O
cell  	cell  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
pre-programmed  	pre-programmed  	 JJ	B-NP
by  	by  	 IN	O
the  	the  	 DT	O
preceding  	preceding  	 JJ	O
reverse  	reverse  	 JJ	B-NP
programming  	programming  	 NN	I-NP
step 	step 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
second  	second  	 JJ	O
step  	step  	 NN	O
can  	can  	 MD	O
also  	also  	 RB	O
b  	b  	 SYM	O
used  	used  	 VBN	O
when  	when  	 WRB	O
a  	a  	 DT	O
diode  	diode  	 NN	O
with  	with  	 IN	O
small  	small  	 JJ	O
reverse  	reverse  	 JJ	B-NP
conductivity  	conductivity  	 NN	I-NP
is  	is  	 VBZ	O
present 	present 	 JJ	O
.  	.  	 .	O
If  	If  	 IN	O
the  	the  	 DT	O
current  	current  	 JJ	O
gets  	gets  	 VBZ	O
too  	too  	 RB	O
high  	high  	 JJ	O
during  	during  	 IN	O
programming  	programming  	 NN	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
possible  	possible  	 JJ	O
to  	to  	 TO	O
destroy  	destroy  	 VB	O
such  	such  	 PDT	O
a  	a  	 DT	O
cell 	cell 	 NN	O
,  	,  	 ,	O
so  	so  	 RB	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
in  	in  	 IN	O
general  	general  	 JJ	O
necessary  	necessary  	 JJ	O
to  	to  	 TO	O
limit  	limit  	 VB	O
the  	the  	 DT	O
programming  	programming  	 NN	O
current  	current  	 JJ	O
in  	in  	 IN	O
some  	some  	 DT	O
way 	way 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
can  	can  	 MD	O
be  	be  	 VB	O
done  	done  	 VBN	O
by  	by  	 IN	O
adjusting  	adjusting  	 VBG	O
the  	the  	 DT	O
conductivity  	conductivity  	 NN	B-NP
of  	of  	 IN	I-NP
drive  	drive  	 NN	I-NP
transistors  	transistors  	 NNS	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
control  	control  	 NN	B-NP
circuitry  	circuitry  	 NNS	I-NP
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
the  	the  	 DT	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
word  	word  	 NN	B-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
by  	by  	 IN	O
using  	using  	 VBG	O
active  	active  	 JJ	O
current  	current  	 JJ	O
regulation 	regulation 	 NN	O
.  	.  	 .	O
To  	To  	 TO	O
achieve  	achieve  	 VB	O
a  	a  	 DT	O
reasonable  	reasonable  	 JJ	O
programming  	programming  	 NN	B-NP
speed  	speed  	 NN	I-NP
for  	for  	 IN	I-NP
the  	the  	 DT	I-NP
memory 	memory 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
typically  	typically  	 RB	O
set  	set  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
average  	average  	 JJ	O
programming  	programming  	 NN	B-NP
time  	time  	 NN	I-NP
for  	for  	 IN	O
a  	a  	 DT	O
cell  	cell  	 NN	O
is  	is  	 VBZ	O
on  	on  	 IN	O
the  	the  	 DT	O
order  	order  	 NN	O
of  	of  	 IN	O
200  	200  	 CD	O
ns 	ns 	 NNS	B-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
much  	much  	 RB	O
shorter  	shorter  	 JJR	O
or  	or  	 CC	O
longer  	longer  	 JJR	O
times  	times  	 NNS	O
can  	can  	 MD	O
also  	also  	 RB	O
be  	be  	 VB	O
used 	used 	 VBN	O
.  	.  	 .	O
And  	And  	 CC	O
if  	if  	 IN	O
the  	the  	 DT	O
programmable  	programmable  	 JJ	O
element  	element  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
reversible  	reversible  	 JJ	O
material  	material  	 NN	O
such  	such  	 JJ	O
as  	as  	 IN	O
a  	a  	 DT	O
chalcogenide 	chalcogenide 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
programming  	programming  	 NN	B-NP
time  	time  	 NN	I-NP
and  	and  	 CC	O
voltage  	voltage  	 NNS	O
will  	will  	 MD	O
depend  	depend  	 VB	O
upon  	upon  	 IN	O
the  	the  	 DT	O
intended  	intended  	 JJ	O
final  	final  	 JJ	B-NP
state  	state  	 NN	I-NP
( 	( 	 -LRB-	O
high  	high  	 JJ	O
conductivity  	conductivity  	 NN	B-NP
or  	or  	 CC	O
low  	low  	 JJ	O
conductivity 	conductivity 	 NN	B-NP
)  	)  	 -RRB-	O
of  	of  	 IN	O
the  	the  	 DT	O
programmable  	programmable  	 JJ	O
element 	element 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
repeatedly  	repeatedly  	 RB	O
programmable  	programmable  	 JJ	O
element  	element  	 NN	O
such  	such  	 JJ	O
as  	as  	 IN	O
a  	a  	 DT	O
chalcogenide  	chalcogenide  	 NN	B-NP
may  	may  	 MD	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
and  	and  	 CC	O
unprogrammed  	unprogrammed  	 VBP	O
using  	using  	 VBG	O
a  	a  	 DT	O
current  	current  	 JJ	O
characteristic  	characteristic  	 JJ	O
such  	such  	 JJ	O
as  	as  	 IN	O
discussed  	discussed  	 VBN	O
by  	by  	 IN	O
Scheuerlein  	Scheuerlein  	 NNP	B-NP
in  	in  	 IN	O
commonly  	commonly  	 RB	O
assigned  	assigned  	 VBN	O
U.S.  	U.S.  	 NNP	O
patent  	patent  	 NN	O
application  	application  	 NN	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
11 	11 	 CD	O
/ 	/ 	 CD	O
040,262  	040,262  	 CD	O
filed  	filed  	 VBD	O
Jan.  	Jan.  	 NNP	O
19 	19 	 CD	O
,  	,  	 ,	O
2005  	2005  	 CD	O
and  	and  	 CC	O
entitled  	entitled  	 VBN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
Structure  	Structure  	 NNP	O
and  	and  	 CC	O
Method  	Method  	 NNP	O
for  	for  	 IN	O
Biasing  	Biasing  	 NNP	B-NP
Phase  	Phase  	 NNP	I-NP
Change  	Change  	 NNP	I-NP
Memory  	Memory  	 NNP	I-NP
Array  	Array  	 NNP	I-NP
for  	for  	 IN	O
Reliable  	Reliable  	 NNP	O
Writing 	Writing 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
; 	; 	 :	O
.  	.  	 .	O
This  	This  	 DT	O
related  	related  	 JJ	O
patent  	patent  	 NN	O
application  	application  	 NN	O
is  	is  	 VBZ	O
incorporated  	incorporated  	 VBN	O
herein  	herein  	 VBN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
above  	above  	 JJ	O
description  	description  	 NN	O
has  	has  	 VBZ	O
used  	used  	 VBN	O
the  	the  	 DT	O
example  	example  	 NN	O
of  	of  	 IN	O
programming  	programming  	 NN	O
with  	with  	 IN	O
programming  	programming  	 NN	B-NP
voltages  	voltages  	 NN	I-NP
of  	of  	 IN	O
0  	0  	 CD	O
and  	and  	 CC	O
10  	10  	 CD	O
volts  	volts  	 NNS	O
and  	and  	 CC	O
unselected  	unselected  	 JJ	O
voltages  	voltages  	 NN	O
of  	of  	 IN	O
5  	5  	 CD	O
volts 	volts 	 NNS	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
other  	other  	 JJ	O
voltages  	voltages  	 NN	O
may  	may  	 MD	O
be  	be  	 VB	O
used 	used 	 VBN	O
,  	,  	 ,	O
depending  	depending  	 VBG	O
upon  	upon  	 IN	O
the  	the  	 DT	O
technology  	technology  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
manufactured  	manufactured  	 JJ	O
device 	device 	 NN	O
.  	.  	 .	O
As  	As  	 IN	O
device  	device  	 NN	B-NP
sizes  	sizes  	 NNS	I-NP
continue  	continue  	 VBP	O
to  	to  	 TO	O
shrink 	shrink 	 VB	O
,  	,  	 ,	O
the  	the  	 DT	O
preferred  	preferred  	 JJ	O
voltages  	voltages  	 NN	O
to  	to  	 TO	O
be  	be  	 VB	O
used  	used  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
will  	will  	 MD	O
correspondingly  	correspondingly  	 RB	O
shrink 	shrink 	 VB	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
while  	while  	 IN	O
the  	the  	 DT	O
illustrations  	illustrations  	 NNS	B-NP
show  	show  	 VBP	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 JJ	O
half  	half  	 NN	O
way  	way  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
two  	two  	 CD	O
voltages  	voltages  	 NNS	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
selected  	selected  	 JJ	O
cells 	cells 	 NNS	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
not  	not  	 RB	O
necessary  	necessary  	 JJ	O
that  	that  	 IN	O
these  	these  	 DT	O
voltages  	voltages  	 NN	O
be  	be  	 VB	O
exactly  	exactly  	 RB	O
half  	half  	 JJ	O
way  	way  	 NN	O
between  	between  	 IN	O
or  	or  	 CC	O
that  	that  	 IN	O
they  	they  	 PRP	O
be  	be  	 VB	O
the  	the  	 DT	O
same 	same 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NNS	O
simply  	simply  	 RB	O
need  	need  	 VBP	O
to  	to  	 TO	O
be  	be  	 VB	O
close  	close  	 RB	O
enough  	enough  	 RB	O
to  	to  	 TO	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
and  	and  	 CC	O
selected  	selected  	 VBN	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
minimize  	minimize  	 VB	O
leakage  	leakage  	 NNS	O
and  	and  	 CC	O
minimize  	minimize  	 VB	O
the  	the  	 DT	O
possibility  	possibility  	 NN	O
of  	of  	 IN	O
inadvertent  	inadvertent  	 JJ	O
programming  	programming  	 NN	O
of  	of  	 IN	O
unselected  	unselected  	 JJ	O
cells 	cells 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 NN	O
applies  	applies  	 VBZ	O
to  	to  	 TO	O
both  	both  	 PDT	O
a  	a  	 DT	O
well  	well  	 RB	O
known  	known  	 VBN	O
two-dimensional  	two-dimensional  	 JJ	B-NP
memory  	memory  	 NN	I-NP
array  	array  	 NN	I-NP
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	B-NP
layout  	layout  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
three-dimensional  	three-dimensional  	 JJ	B-NP
memory  	memory  	 NN	I-NP
array  	array  	 NN	I-NP
such  	such  	 JJ	O
as  	as  	 IN	O
described  	described  	 VBN	O
in  	in  	 IN	O
other  	other  	 JJ	O
patents  	patents  	 NNS	O
and  	and  	 CC	O
publications  	publications  	 NNS	B-NP
of  	of  	 IN	I-NP
Matrix  	Matrix  	 NNP	I-NP
Semiconductor 	Semiconductor 	 NNP	I-NP
,  	,  	 ,	O
Inc. 	Inc. 	 NNP	O
,  	,  	 ,	O
assignee  	assignee  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Illustrations  	Illustrations  	 NNS	B-NP
in  	in  	 IN	O
FIGS.  	FIGS.  	 NNP	O
4-5  	4-5  	 NNP	O
are  	are  	 VBP	O
of  	of  	 IN	O
a  	a  	 DT	O
rail-type  	rail-type  	 JJ	B-NP
structure  	structure  	 NN	I-NP
in  	in  	 IN	O
which  	which  	 WDT	O
a  	a  	 DT	O
diode  	diode  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
by  	by  	 IN	O
laying  	laying  	 VBG	O
out  	out  	 RP	O
the  	the  	 DT	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
in  	in  	 IN	O
a  	a  	 DT	O
crossing-type  	crossing-type  	 JJ	B-NP
arrangement  	arrangement  	 NN	I-NP
with  	with  	 IN	O
p-type  	p-type  	 JJ	B-NP
portions  	portions  	 NNS	I-NP
of  	of  	 IN	I-NP
word  	word  	 NN	I-NP
lines  	lines  	 NNS	I-NP
crossing  	crossing  	 VBG	I-NP
n-type  	n-type  	 JJ	I-NP
bit  	bit  	 NN	I-NP
lines 	lines 	 NNS	I-NP
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprising  	comprising  	 VBG	I-NP
diodes  	diodes  	 NNS	I-NP
plus  	plus  	 CC	O
antifuses  	antifuses  	 NNS	B-NP
( 	( 	 -LRB-	O
or  	or  	 CC	O
phase  	phase  	 NN	O
change  	change  	 NN	O
materials 	materials 	 NNS	O
)  	)  	 -RRB-	O
are  	are  	 VBP	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
pillars  	pillars  	 NNS	O
that  	that  	 WDT	O
extend  	extend  	 VBP	O
between  	between  	 IN	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
layers  	layers  	 NNS	I-NP
that  	that  	 WDT	O
have  	have  	 VBP	O
been  	been  	 VBN	O
patterned  	patterned  	 VBN	O
to  	to  	 TO	O
form  	form  	 VB	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
Scheuerlein  	Scheuerlein  	 NNP	B-NP
in  	in  	 IN	O
U.S.  	U.S.  	 NNP	O
patent  	patent  	 NN	O
application  	application  	 NN	O
Ser 	Ser 	 NNP	O
.  	.  	 .	O
No.  	No.  	 NNP	O
11 	11 	 CD	O
/ 	/ 	 CD	O
040,262  	040,262  	 CD	O
shows  	shows  	 NNS	O
such  	such  	 JJ	O
pillar  	pillar  	 NN	O
structures  	structures  	 NNS	O
and  	and  	 CC	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
incorporated  	incorporated  	 JJ	O
herein  	herein  	 NN	O
by  	by  	 IN	O
reference 	reference 	 NN	O
.  	.  	 .	O
Such  	Such  	 JJ	O
alternative  	alternative  	 NN	B-NP
structures  	structures  	 NNS	I-NP
are  	are  	 VBP	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
included  	included  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
scope  	scope  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Further 	Further 	 RB	O
,  	,  	 ,	O
although  	although  	 IN	O
the  	the  	 DT	O
illustrations  	illustrations  	 JJ	B-NP
show  	show  	 NN	I-NP
word  	word  	 NN	I-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
in  	in  	 IN	O
particular  	particular  	 JJ	O
locations 	locations 	 NNS	O
,  	,  	 ,	O
this  	this  	 DT	O
word-line-bit-line  	word-line-bit-line  	 JJ	B-NP
terminology  	terminology  	 NN	I-NP
is  	is  	 VBZ	O
arbitrary  	arbitrary  	 JJ	O
and  	and  	 CC	O
may  	may  	 MD	O
be  	be  	 VB	O
reversed 	reversed 	 VBN	O
.  	.  	 .	O
Other  	Other  	 JJ	O
embodiments 	embodiments 	 NN	O
,  	,  	 ,	O
variations 	variations 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
improvements  	improvements  	 NNS	B-NP
not  	not  	 RB	O
described  	described  	 VBN	O
in  	in  	 IN	O
detail  	detail  	 NN	O
herein  	herein  	 NNS	O
but  	but  	 CC	O
which  	which  	 WDT	O
are  	are  	 VBP	O
obvious  	obvious  	 JJ	O
in  	in  	 IN	O
light  	light  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
disclosure  	disclosure  	 NN	O
are  	are  	 VBP	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
included  	included  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
scope  	scope  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
What  	What  	 WP	O
is  	is  	 VBZ	O
claimed  	claimed  	 VBN	O
is 	is 	 VBZ	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
having  	having  	 VBG	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
at  	at  	 IN	O
intersections  	intersections  	 NNS	B-NP
of  	of  	 IN	O
first  	first  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
second  	second  	 JJ	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
each  	each  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 JJ	O
cathode  	cathode  	 JJ	O
end  	end  	 NN	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
line  	line  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
diode  	diode  	 JJ	O
anode  	anode  	 JJ	B-NP
end  	end  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
second  	second  	 JJ	O
line 	line 	 NN	O
,  	,  	 ,	O
each  	each  	 DT	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
initially  	initially  	 RB	O
occupying  	occupying  	 VBG	O
a  	a  	 DT	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	B-NP
state 	state 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprising 	comprising 	 VBG	O
:  	:  	 :	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
first  	first  	 JJ	O
line  	line  	 NN	O
contacting  	contacting  	 VBG	O
the  	the  	 DT	O
cathode  	cathode  	 JJ	O
end  	end  	 NN	O
of  	of  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
to  	to  	 TO	O
be  	be  	 VB	O
programmed  	programmed  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
different  	different  	 JJ	O
state 	state 	 NN	O
;  	;  	 :	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
second  	second  	 JJ	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
first  	first  	 JJ	O
lines  	lines  	 NNS	O
not  	not  	 RB	O
contacting  	contacting  	 VBG	O
the  	the  	 DT	O
cathode  	cathode  	 JJ	O
end  	end  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
;  	;  	 :	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
second  	second  	 JJ	O
line  	line  	 NN	O
contacting  	contacting  	 VBG	O
the  	the  	 DT	O
anode  	anode  	 JJ	B-NP
end  	end  	 NN	I-NP
of  	of  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
;  	;  	 :	O
and  	and  	 CC	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
fourth  	fourth  	 JJ	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
second  	second  	 JJ	O
lines  	lines  	 NNS	O
not  	not  	 RB	O
contacting  	contacting  	 VBG	O
the  	the  	 DT	O
anode  	anode  	 JJ	B-NP
end  	end  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
;  	;  	 :	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
higher  	higher  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
third  	third  	 JJ	O
voltage  	voltage  	 NN	O
by  	by  	 IN	O
an  	an  	 DT	O
amount  	amount  	 NN	O
sufficient  	sufficient  	 JJ	O
to  	to  	 TO	O
program  	program  	 VB	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
different  	different  	 JJ	O
state  	state  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
and  	and  	 CC	O
fourth  	fourth  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
at  	at  	 IN	O
intermediate  	intermediate  	 JJ	O
levels  	levels  	 NNS	O
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages.  	voltages.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
second  	second  	 JJ	O
and  	and  	 CC	O
fourth  	fourth  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
equal.  	equal.  	 CD	O
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
second  	second  	 JJ	O
and  	and  	 CC	O
fourth  	fourth  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
equal.  	equal.  	 CD	O
4 	4 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
second  	second  	 JJ	O
and  	and  	 CC	O
fourth  	fourth  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
approximately  	approximately  	 RB	O
half  	half  	 JJ	O
way  	way  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages.  	voltages.  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 JJ	O
further  	further  	 JJ	O
programming  	programming  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
performed  	performed  	 VBN	O
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
subsequently  	subsequently  	 RB	O
changed  	changed  	 VBN	O
to  	to  	 TO	O
cause  	cause  	 VB	O
current  	current  	 JJ	O
to  	to  	 TO	O
pass  	pass  	 VB	O
through  	through  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
forward  	forward  	 RB	O
biased  	biased  	 VBN	B-NP
direction.  	direction.  	 CD	I-NP
6 	6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
further  	further  	 JJ	O
programming  	programming  	 NN	O
uses  	uses  	 VBZ	O
a  	a  	 DT	O
higher  	higher  	 JJR	O
current  	current  	 JJ	O
than  	than  	 IN	O
was  	was  	 VBD	O
used  	used  	 VBN	O
during  	during  	 IN	O
applying  	applying  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages.  	voltages.  	 CD	O
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
further  	further  	 JJ	O
programming  	programming  	 NN	O
uses  	uses  	 VBZ	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages  	voltages  	 NNS	O
having  	having  	 VBG	O
a  	a  	 DT	O
smaller  	smaller  	 JJR	O
voltage  	voltage  	 JJ	B-NP
difference  	difference  	 NN	I-NP
than  	than  	 IN	O
was  	was  	 VBD	O
used  	used  	 VBN	O
during  	during  	 IN	O
applying  	applying  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
third  	third  	 JJ	O
voltages  	voltages  	 NN	O
to  	to  	 TO	O
program  	program  	 VB	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
different  	different  	 JJ	O
state.  	state.  	 CD	O
8 	8 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
comprise  	comprise  	 VBP	O
a  	a  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
connected  	connected  	 VBN	O
in  	in  	 IN	O
series.  	series.  	 CD	O
9 	9 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
is  	is  	 VBZ	O
located  	located  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
diode  	diode  	 JJ	O
cathode  	cathode  	 NN	O
end.  	end.  	 CD	O
10 	10 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
is  	is  	 VBZ	O
located  	located  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
diode  	diode  	 JJ	B-NP
anode  	anode  	 NN	I-NP
end.  	end.  	 CD	I-NP
11 	11 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
diode  	diode  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
partially  	partially  	 RB	O
within  	within  	 IN	O
a  	a  	 DT	O
rail  	rail  	 NN	O
carrying  	carrying  	 VBG	O
a  	a  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
and  	and  	 CC	O
partially  	partially  	 RB	O
within  	within  	 IN	O
a  	a  	 DT	O
rail  	rail  	 NN	O
carrying  	carrying  	 VBG	O
a  	a  	 DT	O
word  	word  	 NN	B-NP
line.  	line.  	 CD	I-NP
12 	12 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
diode  	diode  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
pillar  	pillar  	 NN	O
extending  	extending  	 VBG	O
vertically  	vertically  	 RB	O
between  	between  	 IN	O
horizontal  	horizontal  	 JJ	B-NP
rails  	rails  	 NNS	I-NP
carrying  	carrying  	 VBG	O
a  	a  	 DT	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
bit  	bit  	 NN	O
line.  	line.  	 CD	O
13 	13 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprises  	comprises  	 VBZ	O
a  	a  	 DT	O
diode  	diode  	 NN	O
in  	in  	 IN	O
series  	series  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material.  	material.  	 CD	I-NP
14 	14 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
chalcogenide.  	chalcogenide.  	 CD	B-NP
15 	15 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
is  	is  	 VBZ	O
at  	at  	 IN	O
the  	the  	 DT	O
cathode  	cathode  	 JJ	O
end.  	end.  	 CD	O
16 	16 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
is  	is  	 VBZ	O
at  	at  	 IN	O
the  	the  	 DT	O
anode  	anode  	 JJ	B-NP
end.  	end.  	 CD	I-NP
17 	17 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
is  	is  	 VBZ	O
an  	an  	 DT	O
antifuse.  	antifuse.  	 CD	B-NP
18 	18 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprises  	comprises  	 VBZ	O
a  	a  	 DT	O
diode  	diode  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
high  	high  	 JJ	O
impedance  	impedance  	 NNS	B-NP
forward  	forward  	 RB	O
biased  	biased  	 JJ	O
state  	state  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
low  	low  	 JJ	O
impedance  	impedance  	 NNS	B-NP
forward  	forward  	 RB	O
biased  	biased  	 VBN	B-NP
state.  	state.  	 CD	I-NP
19 	19 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
one  	one  	 CD	O
memory  	memory  	 NN	B-NP
cell.  	cell.  	 CD	I-NP
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
word  	word  	 NN	O
of  	of  	 IN	O
memory.  	memory.  	 CD	B-NP
21 	21 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
bit  	bit  	 NN	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
word  	word  	 NN	B-NP
lines.  	lines.  	 CD	I-NP
22 	22 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
word  	word  	 NN	B-NP
lines  	lines  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
lines  	lines  	 NNS	O
are  	are  	 VBP	O
bit  	bit  	 RB	O
lines.  	lines.  	 CD	O
23 	23 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
having  	having  	 VBG	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
comprising  	comprising  	 VBG	O
a  	a  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
material  	material  	 NN	O
with  	with  	 IN	O
programmable  	programmable  	 JJ	O
resistance 	resistance 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
being  	being  	 VBG	O
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
an  	an  	 DT	O
array  	array  	 NN	O
of  	of  	 IN	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
programming  	programming  	 NN	B-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
comprising 	comprising 	 VBG	O
:  	:  	 :	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
positive  	positive  	 JJ	B-NP
programming  	programming  	 NN	I-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
first  	first  	 JJ	O
programming  	programming  	 NN	B-NP
line  	line  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
cathode  	cathode  	 JJ	O
end  	end  	 NN	O
of  	of  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell  	cell  	 NN	I-NP
and  	and  	 CC	O
negative  	negative  	 JJ	B-NP
programming  	programming  	 NN	I-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
second  	second  	 JJ	O
programming  	programming  	 NN	B-NP
line  	line  	 NN	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
anode  	anode  	 JJ	B-NP
end  	end  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell 	cell 	 NN	I-NP
;  	;  	 :	O
and  	and  	 CC	O
applying  	applying  	 VBG	O
intermediate  	intermediate  	 JJ	O
voltages  	voltages  	 NN	O
to  	to  	 TO	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
programming  	programming  	 NN	B-NP
lines  	lines  	 NNS	I-NP
not  	not  	 RB	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
cathode  	cathode  	 VB	O
or  	or  	 CC	O
anode  	anode  	 JJ	B-NP
ends  	ends  	 NNS	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
selected  	selected  	 JJ	O
memory  	memory  	 NN	B-NP
cell.  	cell.  	 CD	I-NP
24 	24 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
material  	material  	 NN	O
with  	with  	 IN	O
programmable  	programmable  	 JJ	O
resistance  	resistance  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
having  	having  	 VBG	O
initial  	initial  	 JJ	O
high  	high  	 JJ	O
resistance  	resistance  	 NN	O
that  	that  	 WDT	O
can  	can  	 MD	O
be  	be  	 VB	O
changed  	changed  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
positive  	positive  	 JJ	O
and  	and  	 CC	O
negative  	negative  	 JJ	B-NP
programming  	programming  	 NN	I-NP
voltages.  	voltages.  	 CD	I-NP
25 	25 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
23 	23 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
material  	material  	 NN	O
with  	with  	 IN	O
programmable  	programmable  	 JJ	O
resistance  	resistance  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
having  	having  	 VBG	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
made  	made  	 VBN	O
high  	high  	 JJ	O
by  	by  	 IN	O
a  	a  	 DT	O
high  	high  	 JJ	O
current  	current  	 JJ	O
quickly  	quickly  	 RB	O
removed  	removed  	 VBN	O
and  	and  	 CC	O
made  	made  	 VBD	O
low  	low  	 JJ	O
by  	by  	 IN	O
a  	a  	 DT	O
current  	current  	 JJ	O
lower  	lower  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
high  	high  	 JJ	O
current  	current  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
removed  	removed  	 VBN	O
more  	more  	 RBR	O
gradually  	gradually  	 RB	O
than  	than  	 IN	O
the  	the  	 DT	O
high  	high  	 JJ	O
current.  	current.  	 CD	O
26 	26 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
25 	25 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	B-NP
change  	change  	 NN	I-NP
material  	material  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
chalcogenide.  	chalcogenide.  	 CD	B-NP
27 	27 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
memory  	memory  	 NN	B-NP
array  	array  	 NN	I-NP
having  	having  	 VBG	I-NP
memory  	memory  	 NN	I-NP
cells  	cells  	 NNS	I-NP
each  	each  	 DT	O
comprising  	comprising  	 VBG	O
an  	an  	 DT	O
antifuse  	antifuse  	 NN	B-NP
and  	and  	 CC	O
a  	a  	 DT	O
diode 	diode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
antifuse  	antifuse  	 JJ	B-NP
comprising 	comprising 	 NN	I-NP
:  	:  	 :	O
passing  	passing  	 VBG	O
current  	current  	 JJ	O
through  	through  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
antifuse  	antifuse  	 NN	B-NP
in  	in  	 IN	O
the  	the  	 DT	O
reverse  	reverse  	 JJ	B-NP
bias  	bias  	 NN	I-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
at  	at  	 IN	O
sufficient  	sufficient  	 JJ	O
voltage  	voltage  	 NN	O
to  	to  	 TO	O
cause  	cause  	 VB	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
to  	to  	 TO	O
rupture 	rupture 	 VB	O
;  	;  	 :	O
and  	and  	 CC	O
passing  	passing  	 VBG	O
current  	current  	 JJ	O
through  	through  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
and  	and  	 CC	O
antifuse  	antifuse  	 NN	B-NP
in  	in  	 IN	O
the  	the  	 DT	O
forward  	forward  	 JJ	O
bias  	bias  	 NN	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
diode  	diode  	 NN	O
at  	at  	 IN	O
sufficient  	sufficient  	 JJ	O
current  	current  	 JJ	O
and  	and  	 CC	O
for  	for  	 IN	O
sufficient  	sufficient  	 JJ	O
time  	time  	 NN	O
to  	to  	 TO	O
cause  	cause  	 VB	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
to  	to  	 TO	O
develop  	develop  	 VB	O
a  	a  	 DT	O
low  	low  	 JJ	O
resistance  	resistance  	 NN	B-NP
path.  	path.  	 CD	I-NP
28 	28 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
27 	27 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
steps  	steps  	 NNS	O
are  	are  	 VBP	O
performed  	performed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
order  	order  	 NN	O
stated.  	stated.  	 CD	O
29 	29 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
programming  	programming  	 VBG	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
as  	as  	 IN	O
in  	in  	 IN	O
claim  	claim  	 NN	O
27 	27 	 CD	O
,  	,  	 ,	O
further  	further  	 RB	O
comprising  	comprising  	 VBG	O
applying  	applying  	 VBG	O
to  	to  	 TO	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
not  	not  	 RB	O
sharing  	sharing  	 VBG	O
a  	a  	 DT	O
bit  	bit  	 NN	O
line  	line  	 NN	O
or  	or  	 CC	O
word  	word  	 NN	B-NP
line  	line  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
antifuse  	antifuse  	 NN	B-NP
an  	an  	 DT	O
intermediate  	intermediate  	 JJ	O
voltage  	voltage  	 JJ	O
insufficient  	insufficient  	 JJ	O
to  	to  	 TO	O
program  	program  	 VB	O
the  	the  	 DT	O
memory  	memory  	 NN	B-NP
cells  	cells  	 NNS	I-NP
not  	not  	 RB	O
sharing 	sharing 	 VBG	O
.  	.  	 .	O
