
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001502                       # Number of seconds simulated
sim_ticks                                  1501810000                       # Number of ticks simulated
final_tick                                 1501810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102615                       # Simulator instruction rate (inst/s)
host_op_rate                                   103028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4328135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741156                       # Number of bytes of host memory used
host_seconds                                   346.99                       # Real time elapsed on the host
sim_insts                                    35606223                       # Number of instructions simulated
sim_ops                                      35749486                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        289536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             453056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        32192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 22                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         21435468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        192791365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           426152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6093980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           340922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5710443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           213076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           170461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5625212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5710443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5625212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            42615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst            42615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           127846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5753058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            85230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5710443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           255691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            42615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5710443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5625212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            42615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5753058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             301673314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     21435468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       426152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       340922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       213076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       170461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        42615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst        42615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       127846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        85230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       255691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        42615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        42615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23225308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          937535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               937535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          937535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        21435468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       192791365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          426152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6093980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          340922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5710443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          213076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          170461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5625212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5710443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5625212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           42615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst           42615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          127846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5753058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           85230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5710443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          255691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           42615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5710443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5625212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           42615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5753058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302610850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         22                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       22                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 451840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  453056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1501766500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   22                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.880263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.562579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.562300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2177     84.09%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68      2.63%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      1.39%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      0.70%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.42%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.54%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.27%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.39%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          248      9.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2589                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     74054500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               206429500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10489.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29239.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       300.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    301.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     211486.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10553760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5758500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29702400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             97643520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            566583705                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            400128750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1110370635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            742.613552                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    664416750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     784306750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8966160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4892250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             97643520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            482317470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            474038250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1092825450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.886090                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    788787250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     660940750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                178559                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          175950                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            2246                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             176195                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                172536                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           97.923324                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   955                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               4232                       # Number of system calls
system.cpu00.numCycles                        3003621                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           325210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      2421142                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    178559                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           173491                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2635389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  4647                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                  310811                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 722                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2962926                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.820230                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.059894                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2465558     83.21%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  45625      1.54%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  65783      2.22%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  45866      1.55%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  63720      2.15%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  44681      1.51%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  62095      2.10%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  92148      3.11%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  77450      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2962926                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.059448                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.806074                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 114737                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             2538014                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   55621                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              252544                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 2010                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1182                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 324                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              2375613                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1186                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 2010                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 177710                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1238394                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        16653                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  219969                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             1308190                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              2367784                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1009085                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                39729                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               258579                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           2995443                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            11622561                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        3898594                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             2953269                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  42174                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 1548119                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             539329                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             74940                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            2600                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            422                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  2359289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               303                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 3977905                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            5244                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         28424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       106214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2962926                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.342560                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.897131                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            858703     28.98%     28.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1            230541      7.78%     36.76% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           1873682     63.24%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2962926                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1304774     32.80%     32.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             426289     10.72%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     43.52% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            2173427     54.64%     98.15% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             73412      1.85%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              3977905                       # Type of FU issued
system.cpu00.iq.rate                         1.324370                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         10923924                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         2388024                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2335920                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3977877                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             81                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         7345                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1896                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      1640903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 2010                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                530437                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               36850                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           2359599                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1704                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              539329                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              74940                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                 3911                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1860                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1409                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          568                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1977                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             3975862                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             2172459                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2043                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                    2245754                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 169374                       # Number of branches executed
system.cpu00.iew.exec_stores                    73295                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.323690                       # Inst execution rate
system.cpu00.iew.wb_sent                      2336158                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     2335948                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 1798802                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 2711654                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.777711                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.663360                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         28434                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           217                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1933                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2958237                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.788026                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.521969                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      2004590     67.76%     67.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       357766     12.09%     79.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       297805     10.07%     89.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       119598      4.04%     93.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         7352      0.25%     94.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       102766      3.47%     97.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        34529      1.17%     98.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2062      0.07%     98.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        31769      1.07%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2958237                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            2325881                       # Number of instructions committed
system.cpu00.commit.committedOps              2331168                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       605028                       # Number of memory references committed
system.cpu00.commit.loads                      531984                       # Number of loads committed
system.cpu00.commit.membars                       113                       # Number of memory barriers committed
system.cpu00.commit.branches                   168679                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 2163100                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                344                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        1300110     55.77%     55.77% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        426027     18.28%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        531984     22.82%     96.87% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        73044      3.13%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         2331168                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               31769                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    5285445                       # The number of ROB reads
system.cpu00.rob.rob_writes                   4723903                       # The number of ROB writes
system.cpu00.timesIdled                           411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         40695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   2325881                       # Number of Instructions Simulated
system.cpu00.committedOps                     2331168                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.291391                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.291391                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.774359                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.774359                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                5848785                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2057140                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                13525829                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 901205                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                623307                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          137004                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         995.541938                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            272025                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          138028                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            1.970796                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72533250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   995.541938                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.972209                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.972209                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1350139                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1350139                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       268377                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        268377                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3529                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3529                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       271906                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         271906                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       271909                       # number of overall hits
system.cpu00.dcache.overall_hits::total        271909                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       264627                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       264627                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        69401                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        69401                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       334028                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       334028                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       334028                       # number of overall misses
system.cpu00.dcache.overall_misses::total       334028                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   8599795429                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   8599795429                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   4569239605                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   4569239605                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       193500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       193500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  13169035034                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  13169035034                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  13169035034                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  13169035034                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       533004                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       533004                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72930                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72930                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       605934                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       605934                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       605937                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       605937                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.496482                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.496482                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.951611                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.951611                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.551261                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.551261                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.551259                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.551259                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 32497.800410                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 32497.800410                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 65838.238714                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 65838.238714                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        38700                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        38700                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 39424.943520                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 39424.943520                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 39424.943520                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 39424.943520                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      1827388                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          114577                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    15.948995                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        34522                       # number of writebacks
system.cpu00.dcache.writebacks::total           34522                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       131913                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       131913                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        64064                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        64064                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       195977                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       195977                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       195977                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       195977                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       132714                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       132714                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         5337                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         5337                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       138051                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       138051                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       138051                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       138051                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   4680408692                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   4680408692                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    368810616                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    368810616                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   5049219308                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   5049219308                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   5049219308                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   5049219308                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.248993                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.248993                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.073180                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.073180                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.227832                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.227832                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.227831                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.227831                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 35266.879847                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 35266.879847                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 69104.481169                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 69104.481169                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        37000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 36575.028852                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 36575.028852                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 36575.028852                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 36575.028852                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             249                       # number of replacements
system.cpu00.icache.tags.tagsinuse         349.253463                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            310000                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             630                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          492.063492                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   349.253463                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.682136                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.682136                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          622252                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         622252                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       310000                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        310000                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       310000                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         310000                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       310000                       # number of overall hits
system.cpu00.icache.overall_hits::total        310000                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          811                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          811                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          811                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          811                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          811                       # number of overall misses
system.cpu00.icache.overall_misses::total          811                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52279991                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52279991                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52279991                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52279991                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52279991                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52279991                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       310811                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       310811                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       310811                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       310811                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       310811                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       310811                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.002609                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002609                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.002609                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002609                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.002609                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002609                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 64463.614057                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 64463.614057                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 64463.614057                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 64463.614057                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 64463.614057                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 64463.614057                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          179                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          179                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          179                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          632                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          632                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          632                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     41543506                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     41543506                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     41543506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     41543506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     41543506                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     41543506                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.002033                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.002033                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.002033                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 65733.395570                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 65733.395570                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 65733.395570                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 65733.395570                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 65733.395570                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 65733.395570                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                205694                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          202848                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1420                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             173089                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                171322                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           98.979138                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1493                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2602071                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           278085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      2320681                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    205694                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           172815                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2319121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3427                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  276320                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 128                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2598927                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.898179                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.177558                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2136482     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  46357      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  48631      1.87%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  49239      1.89%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  44779      1.72%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  46139      1.78%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  48804      1.88%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  87637      3.37%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  90859      3.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2598927                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.079050                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.891859                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  89003                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2220262                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   13539                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              274438                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1685                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1284                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              2273578                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1685                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 158318                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               1077982                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        12096                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  191891                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1156955                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              2264558                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1114517                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                31358                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands           3137227                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11150415                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        3682992                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             3087296                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  49925                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              312                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          310                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1669605                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             569383                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              8768                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            4714                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1471                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  2260555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               606                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 4019036                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5941                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         27525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       118383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2598927                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.546421                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.793395                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0            495914     19.08%     19.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            186990      7.19%     26.28% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1916023     73.72%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2598927                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1271881     31.65%     31.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             393220      9.78%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.43% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            2345559     58.36%     99.79% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8376      0.21%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              4019036                       # Type of FU issued
system.cpu01.iq.rate                         1.544553                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         10642938                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2288694                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2236439                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              4019036                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         6051                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          451                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      1782531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1685                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                328975                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               23218                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           2261164                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             642                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              569383                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               8768                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              298                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 2862                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 892                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1326                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1401                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             4017472                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             2344436                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1562                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                    2352798                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 193042                       # Number of branches executed
system.cpu01.iew.exec_stores                     8362                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.543952                       # Inst execution rate
system.cpu01.iew.wb_sent                      2236735                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     2236439                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 1725339                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 2505680                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.859484                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.688571                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         27464                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1392                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2594667                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.860857                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.463322                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1598498     61.61%     61.61% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       435784     16.80%     78.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       257057      9.91%     88.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       140406      5.41%     93.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4        15409      0.59%     94.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       124623      4.80%     99.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2172      0.08%     99.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1007      0.04%     99.24% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        19711      0.76%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2594667                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            2224254                       # Number of instructions committed
system.cpu01.commit.committedOps              2233636                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       571649                       # Number of memory references committed
system.cpu01.commit.loads                      563332                       # Number of loads committed
system.cpu01.commit.membars                       295                       # Number of memory barriers committed
system.cpu01.commit.branches                   192670                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 2042409                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                869                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1268768     56.80%     56.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        393219     17.60%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        563332     25.22%     99.63% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         8317      0.37%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         2233636                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               19711                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    4832351                       # The number of ROB reads
system.cpu01.rob.rob_writes                   4526526                       # The number of ROB writes
system.cpu01.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     401549                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   2224254                       # Number of Instructions Simulated
system.cpu01.committedOps                     2233636                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.169862                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.169862                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.854801                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.854801                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                5804957                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1949811                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                13743522                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                1141401                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                594073                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          132401                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         836.507563                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            304852                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          133423                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.284853                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       351832000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   836.507563                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.816902                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.816902                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         1277588                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        1277588                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       298606                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        298606                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6239                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6239                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data       304845                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         304845                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       304847                       # number of overall hits
system.cpu01.dcache.overall_hits::total        304847                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       265150                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       265150                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         2067                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       267217                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       267217                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       267218                       # number of overall misses
system.cpu01.dcache.overall_misses::total       267218                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8507216951                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8507216951                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    115838242                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    115838242                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        53500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        53500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        15000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   8623055193                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   8623055193                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   8623055193                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   8623055193                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       563756                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       563756                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         8306                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         8306                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       572062                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       572062                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       572065                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       572065                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.470328                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.470328                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.248856                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.248856                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.467112                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.467112                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.467111                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.467111                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 32084.544413                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 32084.544413                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 56041.723270                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 56041.723270                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6687.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6687.500000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         5000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 32269.860050                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 32269.860050                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 32269.739288                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 32269.739288                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      1993062                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          126253                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    15.786255                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         5992                       # number of writebacks
system.cpu01.dcache.writebacks::total            5992                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       132753                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       132753                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         1036                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       133789                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       133789                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       133789                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       133789                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       132397                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       132397                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       133428                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       133429                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4606171897                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4606171897                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     60608028                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     60608028                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        41500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        41500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   4666779925                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   4666779925                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   4666791425                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   4666791425                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.234848                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.234848                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.233240                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.233240                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.233241                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.233241                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 34790.606260                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 34790.606260                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 58785.672163                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 58785.672163                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5187.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5187.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         3500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 34976.016466                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 34976.016466                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 34975.840522                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 34975.840522                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          41.694456                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            276241                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         5312.326923                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    41.694456                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.081434                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.081434                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          552692                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         552692                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       276241                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        276241                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       276241                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         276241                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       276241                       # number of overall hits
system.cpu01.icache.overall_hits::total        276241                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           79                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           79                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           79                       # number of overall misses
system.cpu01.icache.overall_misses::total           79                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      6178171                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      6178171                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      6178171                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      6178171                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      6178171                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      6178171                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       276320                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       276320                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       276320                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       276320                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       276320                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       276320                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000286                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000286                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 78204.696203                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 78204.696203                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 78204.696203                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 78204.696203                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 78204.696203                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 78204.696203                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           27                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           27                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           27                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3617551                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3617551                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3617551                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3617551                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3617551                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3617551                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 69568.288462                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 69568.288462                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 69568.288462                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 69568.288462                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 69568.288462                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 69568.288462                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                205870                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          203025                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1417                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             173216                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                171418                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           98.961990                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1493                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2601459                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           277797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      2321459                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    205870                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           172911                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2319347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3421                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  276305                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 131                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2598862                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.898502                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.178108                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2136438     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  46267      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  48631      1.87%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  49169      1.89%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  44787      1.72%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  46001      1.77%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  48994      1.89%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  87669      3.37%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  90906      3.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2598862                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.079136                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.892368                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  89004                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2220133                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   13468                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              274574                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1683                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1278                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              2274050                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1683                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 158547                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               1077583                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        12320                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  191941                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1156788                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              2265327                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1114696                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                31701                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands           3138650                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11154197                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        3684142                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             3088595                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  50055                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              317                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          315                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1669749                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             569513                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              8769                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            4689                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1445                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  2261323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               607                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 4017280                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5994                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         27570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       118599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2598862                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.545784                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.794225                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0            497538     19.14%     19.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            185368      7.13%     26.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1915956     73.72%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2598862                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1272511     31.68%     31.68% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             393220      9.79%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.46% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            2343165     58.33%     99.79% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              8384      0.21%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              4017280                       # Type of FU issued
system.cpu02.iq.rate                         1.544241                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         10639416                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2289508                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2237169                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              4017280                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         6088                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      1780041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1683                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                331117                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               23262                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           2261933                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             611                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              569513                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               8769                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              303                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 2804                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1225                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1328                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1400                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             4015678                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             2342008                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1602                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                    2350381                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 193216                       # Number of branches executed
system.cpu02.iew.exec_stores                     8373                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.543625                       # Inst execution rate
system.cpu02.iew.wb_sent                      2237464                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     2237169                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 1726201                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 2506895                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.859967                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.688581                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         27572                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           593                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1390                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2594574                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.861166                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.462356                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1597503     61.57%     61.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       436315     16.82%     78.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       257268      9.92%     88.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       140644      5.42%     93.72% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        15300      0.59%     94.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       124838      4.81%     99.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         2204      0.08%     99.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1053      0.04%     99.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        19449      0.75%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2594574                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            2224961                       # Number of instructions committed
system.cpu02.commit.committedOps              2234360                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       571759                       # Number of memory references committed
system.cpu02.commit.loads                      563425                       # Number of loads committed
system.cpu02.commit.membars                       295                       # Number of memory barriers committed
system.cpu02.commit.branches                   192844                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 2042962                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                871                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1269382     56.81%     56.81% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        393219     17.60%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        563425     25.22%     99.63% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         8334      0.37%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         2234360                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               19449                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    4833348                       # The number of ROB reads
system.cpu02.rob.rob_writes                   4528153                       # The number of ROB writes
system.cpu02.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     402161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   2224961                       # Number of Instructions Simulated
system.cpu02.committedOps                     2234360                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.169216                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.169216                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.855274                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.855274                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                5802453                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1950117                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                13738437                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                1142392                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                594171                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          132400                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         836.484958                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            305059                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.286422                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       351588500                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   836.484958                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.816880                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.816880                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         1277806                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        1277806                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       298803                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        298803                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         6249                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         6249                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data       305052                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         305052                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       305054                       # number of overall hits
system.cpu02.dcache.overall_hits::total        305054                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       265041                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       265041                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         2070                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           11                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       267111                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       267111                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       267112                       # number of overall misses
system.cpu02.dcache.overall_misses::total       267112                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8507074550                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8507074550                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    115195741                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    115195741                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        57993                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        57993                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        14000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   8622270291                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   8622270291                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   8622270291                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   8622270291                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       563844                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       563844                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         8319                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         8319                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       572163                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       572163                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       572166                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       572166                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.470061                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.470061                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.248828                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.248828                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.466844                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.466844                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.466844                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.466844                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 32097.202131                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 32097.202131                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 55650.116425                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 55650.116425                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5272.090909                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5272.090909                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         3500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         3500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 32279.727495                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 32279.727495                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 32279.606648                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 32279.606648                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      1995231                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          154                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          126173                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    15.813455                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         5965                       # number of writebacks
system.cpu02.dcache.writebacks::total            5965                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       132644                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       132644                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       133683                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       133683                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       133683                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       133683                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       132397                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       132397                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       133428                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       133428                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       133429                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       133429                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4607261826                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4607261826                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     60463738                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     60463738                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        38507                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        38507                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4667725564                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4667725564                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4667728064                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4667728064                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.234811                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.234811                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.123933                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.123933                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.233199                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.233199                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.233200                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.233200                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 34798.838539                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 34798.838539                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 58645.720660                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 58645.720660                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  3500.636364                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.636364                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2375                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2375                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 34983.103726                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 34983.103726                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 34982.860278                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 34982.860278                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          41.649387                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            276236                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         5416.392157                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    41.649387                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.081346                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.081346                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          552661                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         552661                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       276236                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        276236                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       276236                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         276236                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       276236                       # number of overall hits
system.cpu02.icache.overall_hits::total        276236                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           69                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           69                       # number of overall misses
system.cpu02.icache.overall_misses::total           69                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5347692                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5347692                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5347692                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5347692                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5347692                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5347692                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       276305                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       276305                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       276305                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       276305                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       276305                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       276305                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000250                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000250                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 77502.782609                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 77502.782609                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 77502.782609                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 77502.782609                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 77502.782609                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 77502.782609                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           18                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           18                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           18                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3324307                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3324307                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3324307                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3324307                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3324307                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3324307                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 65182.490196                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 65182.490196                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 65182.490196                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 65182.490196                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 65182.490196                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 65182.490196                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                205701                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          202862                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1417                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             173136                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                171328                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           98.955734                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1492                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2600773                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           277877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      2320620                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    205701                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           172820                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2319329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3421                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  276298                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 137                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2598924                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.898146                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.177579                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2136664     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  46145      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  48450      1.86%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  49642      1.91%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  44571      1.71%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  46028      1.77%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  49050      1.89%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  87475      3.37%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  90899      3.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2598924                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.079092                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.892281                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  88817                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2220495                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   13388                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              274541                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1683                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1282                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              2273308                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1683                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 158242                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               1076731                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12395                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  191771                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             1158102                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              2264394                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1116337                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                31386                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands           3137072                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11149578                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        3682714                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             3087389                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  49679                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              311                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          310                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1670415                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             569324                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              8760                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            4704                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1454                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  2260452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               603                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 4018426                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5882                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         27374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       117776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2598924                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.546188                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.793447                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0            495994     19.08%     19.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            187434      7.21%     26.30% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1915496     73.70%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2598924                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1271903     31.65%     31.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             393220      9.79%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.44% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            2344939     58.35%     99.79% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8364      0.21%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              4018426                       # Type of FU issued
system.cpu03.iq.rate                         1.545089                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         10641656                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2288437                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2236459                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              4018426                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         5987                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      1781889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1683                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                326678                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               22932                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           2261058                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             601                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              569324                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               8760                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              297                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 2732                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 949                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1327                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1400                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             4016881                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             2343828                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1543                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                    2352180                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 193053                       # Number of branches executed
system.cpu03.iew.exec_stores                     8352                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.544495                       # Inst execution rate
system.cpu03.iew.wb_sent                      2236756                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     2236459                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 1724707                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 2504527                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.859921                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.688636                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         27315                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            1390                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2594670                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.860873                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.461420                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1597439     61.57%     61.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       436469     16.82%     78.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       257448      9.92%     88.31% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       140601      5.42%     93.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        15248      0.59%     94.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       124946      4.82%     99.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         2193      0.08%     99.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          975      0.04%     99.25% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        19351      0.75%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2594670                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            2224299                       # Number of instructions committed
system.cpu03.commit.committedOps              2233681                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       571651                       # Number of memory references committed
system.cpu03.commit.loads                      563337                       # Number of loads committed
system.cpu03.commit.membars                       295                       # Number of memory barriers committed
system.cpu03.commit.branches                   192682                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 2042442                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                869                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1268811     56.80%     56.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        393219     17.60%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        563337     25.22%     99.63% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         8314      0.37%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         2233681                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               19351                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    4832610                       # The number of ROB reads
system.cpu03.rob.rob_writes                   4526313                       # The number of ROB writes
system.cpu03.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     402847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   2224299                       # Number of Instructions Simulated
system.cpu03.committedOps                     2233681                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.169255                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.169255                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.855245                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.855245                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                5804074                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1949810                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                13741752                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                1141470                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                594049                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          132400                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         836.475146                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            305107                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.286782                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       351486500                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   836.475146                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.816870                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.816870                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1277590                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1277590                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       298864                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        298864                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         6236                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         6236                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data       305100                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         305100                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       305102                       # number of overall hits
system.cpu03.dcache.overall_hits::total        305102                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       264897                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       264897                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         2070                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            5                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       266967                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       266967                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       266968                       # number of overall misses
system.cpu03.dcache.overall_misses::total       266968                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8504911052                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8504911052                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    115527059                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    115527059                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        30998                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        30998                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        13500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   8620438111                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   8620438111                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   8620438111                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   8620438111                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       563761                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       563761                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         8306                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         8306                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       572067                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       572067                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       572070                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       572070                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.469875                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.469875                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.249217                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.249217                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.466671                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.466671                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.466670                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.466670                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 32106.483093                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 32106.483093                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 55810.173430                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 55810.173430                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  6199.600000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  6199.600000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         4500                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 32290.275993                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 32290.275993                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 32290.155041                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 32290.155041                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      1993761                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          126317                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    15.783790                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    38.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6001                       # number of writebacks
system.cpu03.dcache.writebacks::total            6001                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       132501                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       132501                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       133540                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       133540                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       133540                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       133540                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       132396                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       133427                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       133427                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       133428                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       133428                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4606300185                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4606300185                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     60516544                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     60516544                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        21502                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        21502                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   4666816729                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   4666816729                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   4666819229                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   4666819229                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.234844                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.234844                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.233237                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.233237                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.233237                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.233237                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 34791.838009                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 34791.838009                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 58696.938894                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 58696.938894                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  4300.400000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4300.400000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         3000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 34976.554438                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 34976.554438                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 34976.311037                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 34976.311037                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          41.644860                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            276225                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5416.176471                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    41.644860                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.081338                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.081338                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          552647                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         552647                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       276225                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        276225                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       276225                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         276225                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       276225                       # number of overall hits
system.cpu03.icache.overall_hits::total        276225                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           73                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           73                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           73                       # number of overall misses
system.cpu03.icache.overall_misses::total           73                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5156194                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5156194                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5156194                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5156194                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5156194                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5156194                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       276298                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       276298                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       276298                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       276298                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       276298                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       276298                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000264                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000264                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 70632.794521                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 70632.794521                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 70632.794521                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 70632.794521                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 70632.794521                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 70632.794521                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           22                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           22                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2766543                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2766543                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2766543                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2766543                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2766543                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2766543                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 54245.941176                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 54245.941176                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 54245.941176                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 54245.941176                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 54245.941176                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 54245.941176                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                205691                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          202840                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1415                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             202797                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                171290                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           84.463774                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1498                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2600141                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           277708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      2320839                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    205691                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           172788                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2319304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3415                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  276333                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 130                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2598727                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.898319                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.177824                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2136396     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  46282      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  48511      1.87%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  49312      1.90%     87.75% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  44774      1.72%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  45882      1.77%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  48958      1.88%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  87905      3.38%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  90707      3.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2598727                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.079108                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.892582                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  88963                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2220121                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   13584                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              274380                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1679                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1280                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              2273547                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1679                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 158349                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               1075506                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12700                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  191915                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             1158578                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              2264610                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1114836                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                33532                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands           3137259                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11150729                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        3683144                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             3087242                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  50014                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              313                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          315                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1669014                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             569461                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              8792                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            4676                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1439                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  2260680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               603                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 4018688                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            6061                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         27701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       119393                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2598727                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.546406                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.793374                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0            495832     19.08%     19.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            187102      7.20%     26.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1915793     73.72%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2598727                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1271792     31.65%     31.65% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             393220      9.78%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.43% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            2345292     58.36%     99.79% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              8384      0.21%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              4018688                       # Type of FU issued
system.cpu04.iq.rate                         1.545565                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         10642162                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2288991                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2236374                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              4018688                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         6145                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          485                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      1782237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1679                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                325555                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles               23007                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           2261286                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             656                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              569461                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               8792                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              299                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 2753                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1306                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1324                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1395                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             4017118                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             2344142                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1568                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                    2352514                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 193008                       # Number of branches executed
system.cpu04.iew.exec_stores                     8372                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.544962                       # Inst execution rate
system.cpu04.iew.wb_sent                      2236674                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     2236374                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 1724874                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 2505070                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.860097                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.688553                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         27637                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1387                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2594456                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.860906                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.461720                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1597514     61.57%     61.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       436232     16.81%     78.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       257371      9.92%     88.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       140564      5.42%     93.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        15246      0.59%     94.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       124962      4.82%     99.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         2212      0.09%     99.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          990      0.04%     99.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        19365      0.75%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2594456                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            2224209                       # Number of instructions committed
system.cpu04.commit.committedOps              2233582                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       571623                       # Number of memory references committed
system.cpu04.commit.loads                      563316                       # Number of loads committed
system.cpu04.commit.membars                       294                       # Number of memory barriers committed
system.cpu04.commit.branches                   192661                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 2042363                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                868                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1268740     56.80%     56.80% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        393219     17.60%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        563316     25.22%     99.63% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         8307      0.37%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         2233582                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               19365                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    4832605                       # The number of ROB reads
system.cpu04.rob.rob_writes                   4526778                       # The number of ROB writes
system.cpu04.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     403479                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   2224209                       # Number of Instructions Simulated
system.cpu04.committedOps                     2233582                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.169018                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.169018                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.855419                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.855419                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                5804283                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1949825                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                13742436                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                1141218                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                594063                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          132402                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         836.537282                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            305091                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.286628                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       351729500                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   836.537282                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.816931                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.816931                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1277574                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1277574                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       298853                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        298853                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         6231                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6231                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data       305084                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         305084                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       305086                       # number of overall hits
system.cpu04.dcache.overall_hits::total        305086                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       264908                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       264908                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         2070                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       266978                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       266978                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       266979                       # number of overall misses
system.cpu04.dcache.overall_misses::total       266979                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8506736282                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8506736282                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    115950514                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    115950514                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        16500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        19000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        19000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   8622686796                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   8622686796                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   8622686796                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   8622686796                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       563761                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       563761                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         8301                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         8301                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       572062                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       572062                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       572065                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       572065                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.469894                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.469894                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.249368                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.249368                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.466694                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.466694                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.466693                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.466693                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 32112.039961                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 32112.039961                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 56014.741063                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 56014.741063                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         5500                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         5500                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  6333.333333                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  6333.333333                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 32297.368308                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 32297.368308                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 32297.247334                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 32297.247334                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      1993722                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          362                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          126399                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    15.773242                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          362                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         5947                       # number of writebacks
system.cpu04.dcache.writebacks::total            5947                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       132510                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       132510                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       133549                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       133549                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       133549                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       133549                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       132398                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       133429                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       133430                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4606241347                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4606241347                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     60431523                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     60431523                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        14500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4666672870                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4666672870                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4666675370                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4666675370                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.234848                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.234848                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.124202                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.124202                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.233242                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.233242                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.233243                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.233243                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 34790.868042                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 34790.868042                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 58614.474297                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 58614.474297                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4833.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4833.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 34974.951997                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 34974.951997                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 34974.708611                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 34974.708611                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          42.504859                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            276265                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5312.788462                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    42.504859                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.083017                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.083017                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          552718                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         552718                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       276265                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        276265                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       276265                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         276265                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       276265                       # number of overall hits
system.cpu04.icache.overall_hits::total        276265                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           68                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           68                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           68                       # number of overall misses
system.cpu04.icache.overall_misses::total           68                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3256675                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3256675                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3256675                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3256675                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3256675                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3256675                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       276333                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       276333                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       276333                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       276333                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       276333                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       276333                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000246                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000246                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000246                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000246                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000246                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000246                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 47892.279412                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 47892.279412                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 47892.279412                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 47892.279412                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 47892.279412                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 47892.279412                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           16                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           16                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           16                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1916548                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1916548                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1916548                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1916548                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1916548                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1916548                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 36856.692308                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 36856.692308                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 36856.692308                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 36856.692308                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 36856.692308                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 36856.692308                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                204812                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          201956                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1420                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             172262                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                170827                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           99.166967                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  1489                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2599509                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           277675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      2317265                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    204812                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           172316                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2318721                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3423                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  276295                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 119                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2598115                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.897149                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.176385                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2136371     82.23%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  46316      1.78%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  48344      1.86%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  49366      1.90%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  44595      1.72%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  45951      1.77%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  48992      1.89%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  87733      3.38%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  90447      3.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2598115                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.078789                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.891424                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  88736                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2220182                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   13577                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              273938                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1682                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1280                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              2270068                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1682                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 158204                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               1075682                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        13879                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  191557                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1157111                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              2261207                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1113099                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                33693                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands           3130872                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11134125                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        3678439                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             3081096                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  49774                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              318                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1665643                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             568962                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              8744                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            4655                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1428                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  2257100                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               609                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 4014688                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5963                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         27507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       118035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2598115                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.545231                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.794338                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0            497563     19.15%     19.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            186416      7.18%     26.33% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1914136     73.67%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2598115                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1268986     31.61%     31.61% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             393220      9.79%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.40% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            2344158     58.39%     99.79% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              8324      0.21%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              4014688                       # Type of FU issued
system.cpu05.iq.rate                         1.544402                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         10633453                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2285226                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2233043                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              4014688                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         6101                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          483                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      1781544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1682                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                328386                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles               23505                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           2257712                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             621                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              568962                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               8744                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              303                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 2837                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1381                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1324                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1402                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             4013103                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             2343017                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1584                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                    2351328                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 192219                       # Number of branches executed
system.cpu05.iew.exec_stores                     8311                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.543793                       # Inst execution rate
system.cpu05.iew.wb_sent                      2233341                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     2233043                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 1723185                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 2501311                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.859025                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.688913                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         27500                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1391                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2593835                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.859809                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.463107                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1599454     61.66%     61.66% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       434818     16.76%     78.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       256793      9.90%     88.33% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       140066      5.40%     93.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        15346      0.59%     94.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       124394      4.80%     99.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         2223      0.09%     99.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         1020      0.04%     99.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        19721      0.76%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2593835                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            2220917                       # Number of instructions committed
system.cpu05.commit.committedOps              2230202                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       571122                       # Number of memory references committed
system.cpu05.commit.loads                      562861                       # Number of loads committed
system.cpu05.commit.membars                       291                       # Number of memory barriers committed
system.cpu05.commit.branches                   191846                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 2039783                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                859                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1265861     56.76%     56.76% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        393219     17.63%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        562861     25.24%     99.63% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         8261      0.37%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         2230202                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               19721                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    4828150                       # The number of ROB reads
system.cpu05.rob.rob_writes                   4519694                       # The number of ROB writes
system.cpu05.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     404111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   2220917                       # Number of Instructions Simulated
system.cpu05.committedOps                     2230202                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.170467                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.170467                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.854360                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.854360                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                5798932                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1948472                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                13729086                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                1136556                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                593550                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          132402                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         836.564625                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            304673                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.283495                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       351625000                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   836.564625                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.816958                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.816958                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1276594                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1276594                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       298489                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        298489                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         6177                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         6177                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data       304666                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         304666                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       304668                       # number of overall hits
system.cpu05.dcache.overall_hits::total        304668                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       264823                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       264823                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         2070                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           11                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       266893                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       266893                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       266894                       # number of overall misses
system.cpu05.dcache.overall_misses::total       266894                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8499723051                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8499723051                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    118176271                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    118176271                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        63500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        63500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        15000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   8617899322                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   8617899322                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   8617899322                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   8617899322                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       563312                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       563312                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         8247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         8247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       571559                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       571559                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       571562                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       571562                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.470118                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.470118                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.251000                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.251000                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.466956                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.466956                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.466955                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.466955                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 32095.864223                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 32095.864223                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 57089.985990                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 57089.985990                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  5772.727273                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  5772.727273                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 32289.716561                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 32289.716561                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 32289.595577                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 32289.595577                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      1993606                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          356                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          126320                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    15.782188                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         5970                       # number of writebacks
system.cpu05.dcache.writebacks::total            5970                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       132425                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       132425                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       133464                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       133464                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       133464                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       133464                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       132398                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       132398                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       133429                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       133429                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       133430                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       133430                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4605893104                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4605893104                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     61234784                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     61234784                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4667127888                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4667127888                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4667130388                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4667130388                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.235035                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.235035                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.125015                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.125015                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.233447                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.233447                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.233448                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.233448                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 34788.237768                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 34788.237768                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 59393.582929                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 59393.582929                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  4272.727273                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4272.727273                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         3500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 34978.362185                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 34978.362185                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 34978.118774                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 34978.118774                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          43.358196                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            276230                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5115.370370                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    43.358196                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.084684                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.084684                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          552644                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         552644                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       276230                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        276230                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       276230                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         276230                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       276230                       # number of overall hits
system.cpu05.icache.overall_hits::total        276230                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           65                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           65                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           65                       # number of overall misses
system.cpu05.icache.overall_misses::total           65                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1633206                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1633206                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1633206                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1633206                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1633206                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1633206                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       276295                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       276295                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       276295                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       276295                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       276295                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       276295                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000235                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000235                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 25126.246154                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 25126.246154                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 25126.246154                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 25126.246154                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 25126.246154                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 25126.246154                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           11                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           11                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1458794                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1458794                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1458794                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1458794                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1458794                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1458794                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 27014.703704                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 27014.703704                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 27014.703704                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 27014.703704                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 27014.703704                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 27014.703704                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                205010                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          202159                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1420                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172332                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                170953                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           99.199800                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1477                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2598569                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           277686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      2318188                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    205010                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           172430                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2317853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3421                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  276293                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 117                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2597257                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.897787                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.176515                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2135039     82.20%     82.20% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  46352      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  48724      1.88%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  49223      1.90%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  44660      1.72%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  46329      1.78%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  48905      1.88%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  87601      3.37%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  90424      3.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2597257                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.078893                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.892102                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  88576                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2219363                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   13342                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              274295                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1681                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1276                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              2270984                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1681                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 157875                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               1076336                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12539                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  191628                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1157198                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              2262004                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1113943                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                32275                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands           3132444                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11138076                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        3679633                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             3082538                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  49895                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              309                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          307                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1668581                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             569091                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              8709                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            4673                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1446                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  2257909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               599                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 4015045                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            6034                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         27522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       118378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2597257                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.545879                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.793752                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0            496266     19.11%     19.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            186937      7.20%     26.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1914054     73.70%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2597257                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1269667     31.62%     31.62% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             393220      9.79%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.42% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            2343839     58.38%     99.79% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              8319      0.21%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              4015045                       # Type of FU issued
system.cpu06.iq.rate                         1.545098                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         10633379                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2286038                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2233798                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              4015045                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         6125                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      1781153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1681                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                328184                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles               23295                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           2258511                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             644                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              569091                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               8709                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              295                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 2707                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1106                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         1324                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1400                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             4013456                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             2342695                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1587                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                    2351000                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 192407                       # Number of branches executed
system.cpu06.iew.exec_stores                     8305                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.544487                       # Inst execution rate
system.cpu06.iew.wb_sent                      2234092                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     2233798                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 1723303                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 2501528                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.859626                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.688900                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         27461                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            1391                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2593010                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.860385                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.462342                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1597646     61.61%     61.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       435441     16.79%     78.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       256994      9.91%     88.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       140320      5.41%     93.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        15350      0.59%     94.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       124429      4.80%     99.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         2293      0.09%     99.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1002      0.04%     99.25% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        19535      0.75%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2593010                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            2221691                       # Number of instructions committed
system.cpu06.commit.committedOps              2230986                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       571229                       # Number of memory references committed
system.cpu06.commit.loads                      562966                       # Number of loads committed
system.cpu06.commit.membars                       292                       # Number of memory barriers committed
system.cpu06.commit.branches                   192038                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 2040376                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                860                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1266538     56.77%     56.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        393219     17.63%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.40% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        562966     25.23%     99.63% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         8263      0.37%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         2230986                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               19535                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    4828256                       # The number of ROB reads
system.cpu06.rob.rob_writes                   4521206                       # The number of ROB writes
system.cpu06.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     405051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   2221691                       # Number of Instructions Simulated
system.cpu06.committedOps                     2230986                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.169636                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.169636                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.854967                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.854967                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                5800002                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1948748                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                13730376                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                1137718                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                593620                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          132400                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         836.585648                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            304736                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          133422                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.284001                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       351523500                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   836.585648                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.816978                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.816978                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1276765                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1276765                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       298547                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        298547                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6182                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6182                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data       304729                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         304729                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       304731                       # number of overall hits
system.cpu06.dcache.overall_hits::total        304731                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       264848                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       264848                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         2070                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            8                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       266918                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       266918                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       266919                       # number of overall misses
system.cpu06.dcache.overall_misses::total       266919                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8502566189                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8502566189                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    115360005                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    115360005                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        40500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        17000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        11499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        11499                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   8617926194                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   8617926194                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   8617926194                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   8617926194                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       563395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       563395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8252                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8252                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       571647                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       571647                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       571650                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       571650                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.470093                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.470093                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.250848                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.250848                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.466928                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.466928                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.466927                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.466927                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 32103.569553                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 32103.569553                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 55729.471014                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 55729.471014                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  5062.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  5062.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         3400                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         3400                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 32286.792925                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 32286.792925                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 32286.671964                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 32286.671964                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      1994597                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           86                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          126242                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    15.799789                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         5975                       # number of writebacks
system.cpu06.dcache.writebacks::total            5975                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       132452                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       132452                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       133491                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       133491                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       133491                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       133491                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       132396                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       132396                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       133427                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       133427                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       133428                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       133428                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4606981219                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4606981219                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     60330526                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     60330526                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data         7501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total         7501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4667311745                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4667311745                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4667314245                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4667314245                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.234997                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.234997                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.124939                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.124939                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.233408                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.233408                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.233409                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.233409                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 34796.981925                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 34796.981925                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 58516.514064                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 58516.514064                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  3562.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3562.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 34980.264452                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 34980.264452                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 34980.021023                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 34980.021023                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          43.350614                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            276225                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5115.277778                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    43.350614                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.084669                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.084669                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          552640                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         552640                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       276225                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        276225                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       276225                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         276225                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       276225                       # number of overall hits
system.cpu06.icache.overall_hits::total        276225                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           68                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           68                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           68                       # number of overall misses
system.cpu06.icache.overall_misses::total           68                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2202420                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2202420                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2202420                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2202420                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2202420                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2202420                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       276293                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       276293                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       276293                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       276293                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       276293                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       276293                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000246                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000246                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000246                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000246                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000246                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000246                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 32388.529412                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 32388.529412                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 32388.529412                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 32388.529412                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 32388.529412                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 32388.529412                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           14                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           14                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           14                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1511546                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1511546                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1511546                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1511546                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1511546                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1511546                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 27991.592593                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 27991.592593                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 27991.592593                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 27991.592593                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 27991.592593                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 27991.592593                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                204478                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          201647                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1416                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             171833                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                170661                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           99.317942                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1467                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2597403                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           277644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      2315981                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    204478                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           172128                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2316583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3407                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  276262                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 124                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2595938                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.897361                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.175946                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2134112     82.21%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  46327      1.78%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  48583      1.87%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  49377      1.90%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  44685      1.72%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  46042      1.77%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  49056      1.89%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  87465      3.37%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  90291      3.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2595938                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.078724                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.891653                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  88391                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2218535                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   13414                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              273924                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1674                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1267                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              2268815                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1674                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 157845                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               1075984                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12628                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  191396                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             1156411                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              2259965                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1114414                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                32258                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands           3128702                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11128160                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        3676853                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             3079099                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  49602                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              318                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1668251                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             568819                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              8692                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            4634                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1420                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  2255903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               606                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 4015065                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5989                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         27465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       118023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2595938                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.546672                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.793465                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0            495519     19.09%     19.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            185773      7.16%     26.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1914646     73.76%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2595938                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1268020     31.58%     31.58% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             393220      9.79%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.38% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            2345548     58.42%     99.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              8277      0.21%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              4015065                       # Type of FU issued
system.cpu07.iq.rate                         1.545800                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         10632055                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2283982                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2231878                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              4015065                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         6127                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          475                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      1783105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1674                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                328053                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles               23091                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           2256512                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             627                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              568819                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               8692                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              303                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 2610                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1114                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         1320                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1397                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             4013483                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             2344395                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1580                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                    2352657                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 191944                       # Number of branches executed
system.cpu07.iew.exec_stores                     8262                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.545191                       # Inst execution rate
system.cpu07.iew.wb_sent                      2232174                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     2231878                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 1722496                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 2499186                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.859273                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.689223                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         27403                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1387                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2591691                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.860073                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.460877                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1596539     61.60%     61.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       435368     16.80%     78.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       257152      9.92%     88.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       140319      5.41%     93.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4        15219      0.59%     94.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       124605      4.81%     99.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         2212      0.09%     99.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          974      0.04%     99.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        19303      0.74%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2591691                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            2219836                       # Number of instructions committed
system.cpu07.commit.committedOps              2229044                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       570909                       # Number of memory references committed
system.cpu07.commit.loads                      562692                       # Number of loads committed
system.cpu07.commit.membars                       289                       # Number of memory barriers committed
system.cpu07.commit.branches                   191582                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 2038875                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                851                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1264916     56.75%     56.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        393219     17.64%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        562692     25.24%     99.63% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         8217      0.37%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         2229044                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               19303                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    4825208                       # The number of ROB reads
system.cpu07.rob.rob_writes                   4517208                       # The number of ROB writes
system.cpu07.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     406217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   2219836                       # Number of Instructions Simulated
system.cpu07.committedOps                     2229044                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.170088                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.170088                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.854637                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.854637                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                5799445                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1947972                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                13729734                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                1135057                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                593331                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          132404                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         836.550121                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            304344                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.280978                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       351565500                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   836.550121                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.816943                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.816943                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1276165                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1276165                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       298203                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        298203                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6128                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6128                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data       304331                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         304331                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       304333                       # number of overall hits
system.cpu07.dcache.overall_hits::total        304333                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       264933                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       264933                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         2070                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           14                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       267003                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       267003                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       267004                       # number of overall misses
system.cpu07.dcache.overall_misses::total       267004                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8501781518                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8501781518                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    116493503                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    116493503                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        67498                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        67498                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        15000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   8618275021                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   8618275021                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   8618275021                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   8618275021                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       563136                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       563136                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         8198                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         8198                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       571334                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       571334                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       571337                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       571337                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.470460                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.470460                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.252501                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.252501                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.467333                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.467333                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.467332                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.467332                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 32090.307806                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 32090.307806                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 56277.054589                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 56277.054589                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4821.285714                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4821.285714                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         3000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 32277.820927                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 32277.820927                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 32277.700038                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 32277.700038                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      1993497                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          343                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          126362                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    15.776080                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets   171.500000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         5934                       # number of writebacks
system.cpu07.dcache.writebacks::total            5934                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       132533                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       132533                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       133572                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       133572                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       133572                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       133572                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       132400                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           14                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       133431                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       133432                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4605318548                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4605318548                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     60792520                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     60792520                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        45502                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        45502                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4666111068                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4666111068                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4666113568                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4666113568                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.235112                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.235112                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.125762                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.125762                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.233543                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.233543                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.233543                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.233543                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 34783.372719                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 34783.372719                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 58964.616877                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 58964.616877                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  3250.142857                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3250.142857                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2100                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2100                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 34970.217326                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 34970.217326                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 34969.973979                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 34969.973979                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          43.338270                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            276198                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5114.777778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    43.338270                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.084645                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.084645                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          552578                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         552578                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       276198                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        276198                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       276198                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         276198                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       276198                       # number of overall hits
system.cpu07.icache.overall_hits::total        276198                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           64                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           64                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           64                       # number of overall misses
system.cpu07.icache.overall_misses::total           64                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1789956                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1789956                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1789956                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1789956                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1789956                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1789956                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       276262                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       276262                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       276262                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       276262                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       276262                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       276262                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000232                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000232                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 27968.062500                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 27968.062500                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 27968.062500                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 27968.062500                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 27968.062500                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 27968.062500                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1587543                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1587543                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1587543                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1587543                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1587543                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1587543                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 29398.944444                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 29398.944444                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 29398.944444                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 29398.944444                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 29398.944444                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 29398.944444                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                203932                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          201115                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1413                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             171393                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                170377                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           99.407210                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1460                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2596855                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           277566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      2313709                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    203932                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           171837                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2316191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3399                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  276211                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 119                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2595464                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.896636                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.175292                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2134230     82.23%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  46162      1.78%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  48487      1.87%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  49303      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  44753      1.72%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  45870      1.77%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  48834      1.88%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  87824      3.38%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  90001      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2595464                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.078530                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.890966                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  88603                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2218130                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   13363                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              273697                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1671                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1263                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              2266629                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1671                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 157809                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               1077179                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12395                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  191297                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             1155113                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              2257801                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1112912                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                32128                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands           3124751                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11117655                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        3673920                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             3075400                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  49343                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              309                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          310                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1665431                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             568511                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              8687                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            4597                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1402                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  2253780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               593                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 4012118                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5985                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         27361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       117583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2595464                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.545819                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.793932                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0            496287     19.12%     19.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            186236      7.18%     26.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1912941     73.70%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2595464                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1266275     31.56%     31.56% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             393220      9.80%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.36% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            2344373     58.43%     99.79% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              8250      0.21%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              4012118                       # Type of FU issued
system.cpu08.iq.rate                         1.544991                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         10625683                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2281742                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2229828                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              4012118                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         6088                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          500                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      1782219                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1671                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                327387                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles               23367                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           2254376                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             633                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              568511                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               8687                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              294                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 2729                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1422                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1318                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1398                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             4010532                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             2343220                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1584                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                    2351454                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 191449                       # Number of branches executed
system.cpu08.iew.exec_stores                     8234                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.544380                       # Inst execution rate
system.cpu08.iew.wb_sent                      2230123                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     2229828                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 1720257                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 2495096                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.858665                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.689455                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         27300                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           570                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1385                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2591233                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.859441                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.460322                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1596901     61.63%     61.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       434910     16.78%     78.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       257163      9.92%     88.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       140129      5.41%     93.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        15154      0.58%     94.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       124576      4.81%     99.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         2156      0.08%     99.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          995      0.04%     99.26% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        19249      0.74%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2591233                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            2217833                       # Number of instructions committed
system.cpu08.commit.committedOps              2227012                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       570610                       # Number of memory references committed
system.cpu08.commit.loads                      562423                       # Number of loads committed
system.cpu08.commit.membars                       288                       # Number of memory barriers committed
system.cpu08.commit.branches                   191087                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 2037333                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                848                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1263183     56.72%     56.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        393219     17.66%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        562423     25.25%     99.63% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         8187      0.37%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         2227012                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               19249                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    4822682                       # The number of ROB reads
system.cpu08.rob.rob_writes                   4512920                       # The number of ROB writes
system.cpu08.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     406765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   2217833                       # Number of Instructions Simulated
system.cpu08.committedOps                     2227012                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.170897                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.170897                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.854046                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.854046                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                5795329                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1947153                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                13720020                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                1132140                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                592989                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          132403                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         836.433050                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            303950                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          133425                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.278059                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       351775500                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   836.433050                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.816829                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.816829                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         1275565                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        1275565                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       297833                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        297833                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         6110                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         6110                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data       303943                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         303943                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       303945                       # number of overall hits
system.cpu08.dcache.overall_hits::total        303945                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       265041                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       265041                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         2070                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            5                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       267111                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       267111                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       267112                       # number of overall misses
system.cpu08.dcache.overall_misses::total       267112                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8511599803                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8511599803                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    115992723                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    115992723                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        20000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        20000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   8627592526                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   8627592526                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   8627592526                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   8627592526                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       562874                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       562874                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         8180                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         8180                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       571054                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       571054                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       571057                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       571057                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.470871                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.470871                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.253056                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.253056                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.467751                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.467751                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.467750                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.467750                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 32114.275916                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 32114.275916                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 56035.131884                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 56035.131884                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         4000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         4000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 32299.652676                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 32299.652676                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 32299.531754                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 32299.531754                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      1994458                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          126322                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    15.788683                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         5987                       # number of writebacks
system.cpu08.dcache.writebacks::total            5987                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       132642                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       132642                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       133681                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       133681                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       133681                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       133681                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       132399                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       133430                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       133431                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4606629374                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4606629374                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     60462001                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     60462001                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4667091375                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4667091375                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4667093875                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4667093875                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.235220                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.235220                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.126039                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.126039                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.233656                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.233656                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.233656                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.233656                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 34793.536009                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 34793.536009                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 58644.035887                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 58644.035887                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         2500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 34977.826388                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 34977.826388                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 34977.582983                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 34977.582983                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          43.329760                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            276147                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5113.833333                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    43.329760                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.084628                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.084628                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          552476                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         552476                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       276147                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        276147                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       276147                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         276147                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       276147                       # number of overall hits
system.cpu08.icache.overall_hits::total        276147                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           64                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           64                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           64                       # number of overall misses
system.cpu08.icache.overall_misses::total           64                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1618209                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1618209                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1618209                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1618209                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1618209                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1618209                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       276211                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       276211                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       276211                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       276211                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       276211                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       276211                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000232                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000232                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 25284.515625                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 25284.515625                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 25284.515625                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 25284.515625                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 25284.515625                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 25284.515625                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           10                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           10                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1455291                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1455291                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1455291                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1455291                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1455291                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1455291                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 26949.833333                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 26949.833333                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 26949.833333                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 26949.833333                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 26949.833333                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 26949.833333                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                203745                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          200940                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1414                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             171227                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                170298                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           99.457445                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1450                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2596223                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           277662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      2312855                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    203745                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171748                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2315539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3397                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  276207                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 124                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2594907                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.896469                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.175031                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2133820     82.23%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  46148      1.78%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  48493      1.87%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  49245      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  44755      1.72%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  45961      1.77%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  48817      1.88%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  87687      3.38%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  89981      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2594907                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.078477                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.890854                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  88689                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2217622                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   13294                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              273633                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1669                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1256                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              2265638                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1669                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 157806                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               1076251                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        12352                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  191279                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1155550                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              2256823                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1112751                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                31550                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands           3123234                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11112850                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        3672550                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             3074300                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  48923                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              309                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          308                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1665342                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             568318                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              8627                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            4624                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1418                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  2252796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               595                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 4012140                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5895                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         26992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       116197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2594907                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.546159                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.793682                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0            495708     19.10%     19.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            186258      7.18%     26.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1912941     73.72%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2594907                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1265707     31.55%     31.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             393220      9.80%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.35% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            2344988     58.45%     99.79% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              8225      0.21%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              4012140                       # Type of FU issued
system.cpu09.iq.rate                         1.545376                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         10625080                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2280390                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2229134                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              4012140                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         5981                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          452                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      1782979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1669                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                327733                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles               22642                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           2253394                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             601                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              568318                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               8627                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              295                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 2792                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 670                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1319                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1395                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             4010588                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             2343863                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1550                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                    2352074                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 191298                       # Number of branches executed
system.cpu09.iew.exec_stores                     8211                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.544778                       # Inst execution rate
system.cpu09.iew.wb_sent                      2229424                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     2229134                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 1719755                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 2494243                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.858607                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.689490                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         26930                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1385                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2590712                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.859377                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.461123                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1597099     61.65%     61.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       434429     16.77%     78.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       257036      9.92%     88.34% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       139988      5.40%     93.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        15300      0.59%     94.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       124297      4.80%     99.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         2140      0.08%     99.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          975      0.04%     99.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        19448      0.75%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2590712                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            2217249                       # Number of instructions committed
system.cpu09.commit.committedOps              2226399                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       570512                       # Number of memory references committed
system.cpu09.commit.loads                      562337                       # Number of loads committed
system.cpu09.commit.membars                       287                       # Number of memory barriers committed
system.cpu09.commit.branches                   190942                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 2036860                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                845                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1262668     56.71%     56.71% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        393219     17.66%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        562337     25.26%     99.63% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         8175      0.37%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         2226399                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               19448                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    4820992                       # The number of ROB reads
system.cpu09.rob.rob_writes                   4510918                       # The number of ROB writes
system.cpu09.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     407397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   2217249                       # Number of Instructions Simulated
system.cpu09.committedOps                     2226399                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.170921                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.170921                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.854029                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.854029                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                5795215                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1946820                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                13719882                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                1131306                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                592857                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   45                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          132399                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         836.521822                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            303901                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          133421                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.277760                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       351619000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   836.521822                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.816916                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.816916                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1275304                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1275304                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       297802                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        297802                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         6092                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         6092                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            2                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data       303894                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         303894                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       303896                       # number of overall hits
system.cpu09.dcache.overall_hits::total        303896                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       264952                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       264952                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         2070                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            9                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       267022                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       267022                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       267023                       # number of overall misses
system.cpu09.dcache.overall_misses::total       267023                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8503291983                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8503291983                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    114407986                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    114407986                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        48500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        48500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        14000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        14000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   8617699969                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   8617699969                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   8617699969                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   8617699969                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       562754                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       562754                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         8162                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         8162                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       570916                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       570916                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       570919                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       570919                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.470813                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.470813                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.253614                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.253614                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.467708                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.467708                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.467707                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.467707                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 32093.707475                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 32093.707475                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 55269.558454                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 55269.558454                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  5388.888889                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  5388.888889                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         3125                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 32273.370617                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 32273.370617                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 32273.249754                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 32273.249754                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      1994523                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          126359                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    15.784574                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         5997                       # number of writebacks
system.cpu09.dcache.writebacks::total            5997                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       132557                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       132557                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       133596                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       133596                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       133596                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       133596                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       132395                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       132395                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       133426                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       133426                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       133427                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       133427                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4607135675                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4607135675                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     60165755                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     60165755                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        12500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   4667301430                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   4667301430                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   4667303930                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   4667303930                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.235263                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.235263                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.126317                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.126317                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.233705                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.233705                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.233706                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.233706                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 34798.411383                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 34798.411383                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 58356.697381                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 58356.697381                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3888.888889                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3888.888889                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 34980.449313                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 34980.449313                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 34980.205880                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 34980.205880                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          44.184113                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            276140                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5020.727273                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    44.184113                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.086297                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.086297                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          552469                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         552469                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       276140                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        276140                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       276140                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         276140                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       276140                       # number of overall hits
system.cpu09.icache.overall_hits::total        276140                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           67                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           67                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           67                       # number of overall misses
system.cpu09.icache.overall_misses::total           67                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1926702                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1926702                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1926702                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1926702                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1926702                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1926702                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       276207                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       276207                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       276207                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       276207                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       276207                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       276207                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000243                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000243                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 28756.746269                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 28756.746269                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 28756.746269                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 28756.746269                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 28756.746269                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 28756.746269                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           12                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           12                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1570294                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1570294                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1570294                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1570294                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1570294                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1570294                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 28550.800000                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 28550.800000                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 28550.800000                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 28550.800000                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 28550.800000                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 28550.800000                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                203462                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          200686                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1406                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             200670                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                170137                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           84.784472                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1450                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2595591                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           277519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      2311826                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    203462                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           171587                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2314998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3381                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  276159                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 116                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2594215                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.896279                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.174269                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2133047     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  46260      1.78%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  48455      1.87%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  49446      1.91%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  44773      1.73%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  45921      1.77%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  48998      1.89%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  87573      3.38%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  89742      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2594215                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.078388                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.890674                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  88221                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2217516                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   13269                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              273548                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1661                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1246                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              2264776                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1661                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 157427                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               1076361                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        12159                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  191105                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             1155502                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              2255980                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1113071                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                32076                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands           3121590                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11108786                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        3671497                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             3072399                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  49190                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              315                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          315                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1666014                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             568295                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              8619                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            4572                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1371                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  2252003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               589                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 4011163                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5967                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         27257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       117147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2594215                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.546195                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.793713                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0            495643     19.11%     19.11% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            185981      7.17%     26.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1912591     73.73%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2594215                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1264846     31.53%     31.53% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             393220      9.80%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.34% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            2344884     58.46%     99.80% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              8213      0.20%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              4011163                       # Type of FU issued
system.cpu10.iq.rate                         1.545376                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         10622506                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2279860                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2228146                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              4011163                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         6109                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          462                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      1782993                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1661                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                327997                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles               23745                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           2252595                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             614                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              568295                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               8619                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              298                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 2734                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1595                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         1315                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1386                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             4009593                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             2343741                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1568                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                    2351941                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 191038                       # Number of branches executed
system.cpu10.iew.exec_stores                     8200                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.544771                       # Inst execution rate
system.cpu10.iew.wb_sent                      2228441                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     2228146                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 1719273                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 2493154                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.858435                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.689598                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         27196                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           576                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1377                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2590007                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.859200                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.461571                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1597090     61.66%     61.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       434131     16.76%     78.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       256766      9.91%     88.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       139942      5.40%     93.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        15356      0.59%     94.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       124034      4.79%     99.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         2140      0.08%     99.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          972      0.04%     99.24% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        19576      0.76%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2590007                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            2216223                       # Number of instructions committed
system.cpu10.commit.committedOps              2225335                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       570343                       # Number of memory references committed
system.cpu10.commit.loads                      562186                       # Number of loads committed
system.cpu10.commit.membars                       285                       # Number of memory barriers committed
system.cpu10.commit.branches                   190689                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 2036043                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                841                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1261773     56.70%     56.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        393219     17.67%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        562186     25.26%     99.63% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         8157      0.37%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         2225335                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               19576                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    4819374                       # The number of ROB reads
system.cpu10.rob.rob_writes                   4509335                       # The number of ROB writes
system.cpu10.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     408029                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   2216223                       # Number of Instructions Simulated
system.cpu10.committedOps                     2225335                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.171178                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.171178                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.853841                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.853841                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                5794411                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1946483                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                13716570                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                1129795                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                592752                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          132404                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         836.567453                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            303795                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.276880                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       351902000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   836.567453                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.816960                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.816960                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1275054                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1275054                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       297719                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        297719                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         6069                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         6069                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data       303788                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         303788                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       303790                       # number of overall hits
system.cpu10.dcache.overall_hits::total        303790                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       264924                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       264924                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         2070                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           15                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       266994                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       266994                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       266995                       # number of overall misses
system.cpu10.dcache.overall_misses::total       266995                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8502005136                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8502005136                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    117164457                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    117164457                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        72996                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        72996                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        20000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        20000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   8619169593                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   8619169593                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   8619169593                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   8619169593                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       562643                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       562643                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         8139                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         8139                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       570782                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       570782                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       570785                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       570785                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.470856                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.470856                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.254331                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.254331                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.467769                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.467769                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.467768                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.467768                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 32092.242062                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 32092.242062                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 56601.186957                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 56601.186957                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  4866.400000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  4866.400000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  6666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 32282.259500                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 32282.259500                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 32282.138591                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 32282.138591                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1994091                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          342                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          126269                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    15.792404                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          171                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         5944                       # number of writebacks
system.cpu10.dcache.writebacks::total            5944                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       132524                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       132524                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       133563                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       133563                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       133563                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       133563                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       132400                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           15                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       133431                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       133432                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4605366844                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4605366844                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     61159256                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     61159256                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        49504                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        49504                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        15500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4666526100                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4666526100                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4666528600                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4666528600                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.235318                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.235318                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.126674                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.126674                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.233769                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.233769                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.233769                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.233769                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 34783.737492                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 34783.737492                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 59320.325897                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59320.325897                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3300.266667                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3300.266667                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  5166.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  5166.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 34973.327787                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 34973.327787                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 34973.084418                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 34973.084418                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          43.317233                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            276093                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         4930.232143                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    43.317233                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.084604                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.084604                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          552374                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         552374                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       276093                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        276093                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       276093                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         276093                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       276093                       # number of overall hits
system.cpu10.icache.overall_hits::total        276093                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           66                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           66                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           66                       # number of overall misses
system.cpu10.icache.overall_misses::total           66                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1786474                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1786474                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1786474                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1786474                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1786474                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1786474                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       276159                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       276159                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       276159                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       276159                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       276159                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       276159                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000239                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000239                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 27067.787879                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 27067.787879                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 27067.787879                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 27067.787879                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 27067.787879                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 27067.787879                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1620526                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1620526                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1620526                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1620526                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1620526                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1620526                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28937.964286                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28937.964286                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28937.964286                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28937.964286                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28937.964286                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28937.964286                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                203343                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          200560                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1410                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             170717                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                170095                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           99.635654                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  1447                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2594959                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           277658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      2311173                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    203343                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           171542                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2314113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3387                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  276186                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 113                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2593472                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.896293                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.174202                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2132382     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  46305      1.79%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  48502      1.87%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  49257      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  44775      1.73%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  46087      1.78%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  48856      1.88%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  87703      3.38%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  89605      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2593472                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.078361                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.890640                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  88473                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2216588                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   13307                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              273440                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1664                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               1245                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              2264156                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1664                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 157694                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               1075521                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12549                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  190868                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             1155176                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              2255309                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1111973                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                32106                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands           3120499                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11105503                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        3670508                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             3071688                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  48809                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              309                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          308                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1664753                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             568131                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              8588                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            4591                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1388                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  2251265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               588                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 4009542                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5895                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       115537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2593472                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.546013                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.793682                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0            495416     19.10%     19.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            186570      7.19%     26.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1911486     73.70%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2593472                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1264522     31.54%     31.54% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             393220      9.81%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.34% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            2343602     58.45%     99.80% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8198      0.20%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              4009542                       # Type of FU issued
system.cpu11.iq.rate                         1.545127                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         10618450                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2278765                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2227718                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              4009542                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5997                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      1781763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1664                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                328184                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles               23245                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           2251856                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             654                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              568131                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               8588                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              292                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 2765                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 853                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         1318                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1391                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             4007979                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             2342482                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1562                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                    2350669                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 190952                       # Number of branches executed
system.cpu11.iew.exec_stores                     8187                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.544525                       # Inst execution rate
system.cpu11.iew.wb_sent                      2228005                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     2227718                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 1719281                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 2493210                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.858479                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.689585                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         26901                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1381                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2589287                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.859290                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.462001                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1596778     61.67%     61.67% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       433884     16.76%     78.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       256682      9.91%     88.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       139833      5.40%     93.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        15338      0.59%     94.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       123990      4.79%     99.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         2188      0.08%     99.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          981      0.04%     99.24% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        19613      0.76%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2589287                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            2215839                       # Number of instructions committed
system.cpu11.commit.committedOps              2224948                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       570286                       # Number of memory references committed
system.cpu11.commit.loads                      562134                       # Number of loads committed
system.cpu11.commit.membars                       285                       # Number of memory barriers committed
system.cpu11.commit.branches                   190594                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 2035750                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                841                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1261443     56.70%     56.70% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        393219     17.67%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        562134     25.27%     99.63% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8152      0.37%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         2224948                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               19613                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    4817935                       # The number of ROB reads
system.cpu11.rob.rob_writes                   4507896                       # The number of ROB writes
system.cpu11.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     408661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   2215839                       # Number of Instructions Simulated
system.cpu11.committedOps                     2224948                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.171095                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.171095                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.853901                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.853901                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                5791885                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1946272                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                13711482                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                1129276                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                592637                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          132404                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         836.478819                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            303694                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          133426                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.276123                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       351542000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   836.478819                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.816874                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.816874                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1274881                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1274881                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       297618                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        297618                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6069                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6069                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            2                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data            1                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data       303687                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         303687                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       303689                       # number of overall hits
system.cpu11.dcache.overall_hits::total        303689                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       264945                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       264945                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         2070                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       267015                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       267015                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       267016                       # number of overall misses
system.cpu11.dcache.overall_misses::total       267016                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   8501726068                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   8501726068                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    116013532                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    116013532                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        53000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        53000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        17000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   8617739600                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   8617739600                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   8617739600                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   8617739600                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       562563                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       562563                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         8139                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         8139                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       570702                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       570702                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       570705                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       570705                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.470961                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.470961                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.254331                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.254331                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.467871                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.467871                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.467870                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.467870                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 32088.645070                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 32088.645070                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 56045.184541                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 56045.184541                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  5888.888889                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  5888.888889                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  5666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 32274.365111                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 32274.365111                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 32274.244240                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 32274.244240                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1994136                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          126239                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    15.796513                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    75.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         5957                       # number of writebacks
system.cpu11.dcache.writebacks::total            5957                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       132545                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       132545                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       133584                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       133584                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       133584                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       133584                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       132400                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       132400                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       133431                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       133432                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4605404528                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4605404528                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     60797269                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     60797269                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   4666201797                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   4666201797                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   4666204297                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   4666204297                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.235351                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.235351                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.126674                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.126674                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.233802                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.233802                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.233802                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.233802                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 34784.022115                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 34784.022115                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 58969.223084                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 58969.223084                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  4388.888889                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4388.888889                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 34970.897295                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 34970.897295                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 34970.653944                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 34970.653944                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          44.166442                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            276119                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5020.345455                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    44.166442                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.086263                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.086263                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          552427                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         552427                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       276119                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        276119                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       276119                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         276119                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       276119                       # number of overall hits
system.cpu11.icache.overall_hits::total        276119                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           67                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           67                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           67                       # number of overall misses
system.cpu11.icache.overall_misses::total           67                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      2164949                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      2164949                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      2164949                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      2164949                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      2164949                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      2164949                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       276186                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       276186                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       276186                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       276186                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       276186                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       276186                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000243                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000243                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 32312.671642                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 32312.671642                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 32312.671642                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 32312.671642                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 32312.671642                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 32312.671642                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           12                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1670542                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1670542                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1670542                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1670542                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1670542                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1670542                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 30373.490909                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 30373.490909                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 30373.490909                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 30373.490909                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 30373.490909                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 30373.490909                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                202895                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          200052                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1427                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             170348                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                169834                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           99.698265                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1461                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2594325                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           277720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      2309574                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    202895                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           171295                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2313576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3419                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  276279                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 128                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2593013                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.895894                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.173697                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2132102     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  46437      1.79%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  48461      1.87%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  49191      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  44694      1.72%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  46018      1.77%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  48856      1.88%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  87902      3.39%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  89352      3.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2593013                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.078207                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.890241                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  88500                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2216306                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   13363                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              273165                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1679                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1267                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              2262431                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1679                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 157441                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               1075612                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        12372                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  190767                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             1155142                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              2253519                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1110917                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                34036                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands           3116864                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11096774                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        3668037                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             3067886                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  48975                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              311                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          312                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1663229                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             567937                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              8656                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            5138                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           3378                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  2249505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               597                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 4007870                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5896                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         27250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       116942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2593013                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.545642                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.793991                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0            495919     19.13%     19.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            186318      7.19%     26.31% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1910776     73.69%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2593013                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1262752     31.51%     31.51% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             393220      9.81%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            2343714     58.48%     99.80% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              8184      0.20%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              4007870                       # Type of FU issued
system.cpu12.iq.rate                         1.544860                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         10614647                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2277361                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2225657                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              4007870                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         6078                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          538                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      1782165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1679                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                327878                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles               23425                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           2250105                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             617                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              567937                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               8656                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              294                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 2875                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1027                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1316                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1408                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             4006297                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             2342585                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1571                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                    2350758                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 190450                       # Number of branches executed
system.cpu12.iew.exec_stores                     8173                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.544254                       # Inst execution rate
system.cpu12.iew.wb_sent                      2225945                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     2225657                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 1718219                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 2491192                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.857894                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.689718                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         27186                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           565                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            1397                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2588778                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.858649                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.464071                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1597676     61.72%     61.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       434266     16.77%     78.49% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       255223      9.86%     88.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       139588      5.39%     93.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        15396      0.59%     94.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       123328      4.76%     99.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         2145      0.08%     99.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          966      0.04%     99.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        20190      0.78%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2588778                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            2213789                       # Number of instructions committed
system.cpu12.commit.committedOps              2222852                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       569977                       # Number of memory references committed
system.cpu12.commit.loads                      561859                       # Number of loads committed
system.cpu12.commit.membars                       284                       # Number of memory barriers committed
system.cpu12.commit.branches                   190087                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 2034153                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                836                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1259656     56.67%     56.67% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        393219     17.69%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        561859     25.28%     99.63% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         8118      0.37%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         2222852                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               20190                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    4815064                       # The number of ROB reads
system.cpu12.rob.rob_writes                   4504380                       # The number of ROB writes
system.cpu12.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     409295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   2213789                       # Number of Instructions Simulated
system.cpu12.committedOps                     2222852                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.171894                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.171894                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.853320                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.853320                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                5789668                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1945465                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                13705602                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                1126284                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                592338                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          132405                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         836.379096                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            303585                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          133427                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.275289                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       351426000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   836.379096                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.816776                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.816776                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1274288                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1274288                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       297540                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        297540                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         6038                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6038                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data       303578                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         303578                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       303580                       # number of overall hits
system.cpu12.dcache.overall_hits::total        303580                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       264761                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       264761                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         2070                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            7                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       266831                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       266831                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       266832                       # number of overall misses
system.cpu12.dcache.overall_misses::total       266832                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   8495735698                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   8495735698                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    115373235                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    115373235                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        37500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        23000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        23000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         7000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         7000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   8611108933                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   8611108933                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   8611108933                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   8611108933                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       562301                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       562301                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         8108                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         8108                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       570409                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       570409                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       570412                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       570412                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.470853                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.470853                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.255303                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.255303                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.467789                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.467789                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.467788                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.467788                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 32088.320024                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 32088.320024                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 55735.862319                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 55735.862319                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  5357.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  5357.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5750                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5750                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 32271.771020                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 32271.771020                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32271.650076                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32271.650076                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1994556                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          126248                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    15.798714                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    68.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         5993                       # number of writebacks
system.cpu12.dcache.writebacks::total            5993                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       132360                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       132360                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       133399                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       133399                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       133399                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       133399                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       132401                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       132401                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       133432                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       133432                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       133433                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       133433                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4607170535                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4607170535                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     60512751                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     60512751                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   4667683286                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   4667683286                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   4667685786                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   4667685786                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.235463                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.235463                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.127158                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.127158                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.233923                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.233923                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.233924                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.233924                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 34797.097718                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 34797.097718                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 58693.259942                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 58693.259942                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  3857.142857                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3857.142857                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4625                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4625                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 34981.738159                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 34981.738159                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 34981.494728                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 34981.494728                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          44.248762                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            276210                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         4845.789474                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    44.248762                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.086423                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.086423                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          552615                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         552615                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       276210                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        276210                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       276210                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         276210                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       276210                       # number of overall hits
system.cpu12.icache.overall_hits::total        276210                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           69                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           69                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           69                       # number of overall misses
system.cpu12.icache.overall_misses::total           69                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1908206                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1908206                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1908206                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1908206                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1908206                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1908206                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       276279                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       276279                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       276279                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       276279                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       276279                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       276279                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000250                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000250                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 27655.159420                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 27655.159420                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 27655.159420                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 27655.159420                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 27655.159420                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 27655.159420                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1589289                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1589289                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1589289                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1589289                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1589289                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1589289                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 27882.263158                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 27882.263158                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 27882.263158                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 27882.263158                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 27882.263158                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 27882.263158                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                202608                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          199901                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1409                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170087                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                169732                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           99.791283                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  1433                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2593893                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           277478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      2308642                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    202608                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           171165                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2313419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3377                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  276111                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 117                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2592593                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.895511                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.172476                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2131511     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  46462      1.79%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  48753      1.88%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  49173      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  44932      1.73%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  45995      1.77%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  48898      1.89%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  87835      3.39%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  89034      3.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2592593                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.078110                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.890030                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  88020                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2216556                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   13172                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              273186                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1659                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1205                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              2261273                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1659                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 156958                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               1078176                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        11870                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  190684                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             1153246                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              2252487                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1111243                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                31030                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands           3115651                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11091939                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        3666873                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             3067167                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  48481                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              297                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          295                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1663841                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             567806                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              8463                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            4554                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1371                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  2248501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               577                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 4006751                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5890                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         26676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       114788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      2592593                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.545461                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.793942                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0            495717     19.12%     19.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            187001      7.21%     26.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1909875     73.67%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2592593                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1262355     31.51%     31.51% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             393220      9.81%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.32% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            2343051     58.48%     99.80% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              8125      0.20%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              4006751                       # Type of FU issued
system.cpu13.iq.rate                         1.544686                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         10611983                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2275761                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2225131                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              4006751                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         6024                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          374                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      1781556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1659                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                328767                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles               22983                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           2249081                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             650                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              567806                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               8463                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              289                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 2800                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 988                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1314                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1388                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             4005179                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             2341916                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1570                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                    2350030                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 190341                       # Number of branches executed
system.cpu13.iew.exec_stores                     8114                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.544080                       # Inst execution rate
system.cpu13.iew.wb_sent                      2225416                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     2225131                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 1716664                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 2487822                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.857835                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.690027                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         26614                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1380                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2588450                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.858584                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.459474                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1596038     61.66%     61.66% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       433864     16.76%     78.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       256944      9.93%     88.35% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       139913      5.41%     93.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        15214      0.59%     94.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       124170      4.80%     99.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         2134      0.08%     99.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          983      0.04%     99.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        19190      0.74%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2588450                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            2213397                       # Number of instructions committed
system.cpu13.commit.committedOps              2222402                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       569871                       # Number of memory references committed
system.cpu13.commit.loads                      561782                       # Number of loads committed
system.cpu13.commit.membars                       282                       # Number of memory barriers committed
system.cpu13.commit.branches                   189993                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 2033787                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                830                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1259312     56.66%     56.66% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        393219     17.69%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        561782     25.28%     99.64% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         8089      0.36%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         2222402                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               19190                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    4814740                       # The number of ROB reads
system.cpu13.rob.rob_writes                   4502240                       # The number of ROB writes
system.cpu13.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     409727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   2213397                       # Number of Instructions Simulated
system.cpu13.committedOps                     2222402                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.171906                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.171906                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.853311                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.853311                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                5788384                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1945188                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                13702029                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                1125798                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                592208                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          132402                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         836.376991                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            303196                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          133424                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.272425                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       351406500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   836.376991                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.816774                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.816774                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1274003                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1274003                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       297187                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        297187                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6002                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6002                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data       303189                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         303189                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       303191                       # number of overall hits
system.cpu13.dcache.overall_hits::total        303191                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       264999                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       264999                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         2070                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           15                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       267069                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       267069                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       267070                       # number of overall misses
system.cpu13.dcache.overall_misses::total       267070                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8509536133                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8509536133                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    114809773                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    114809773                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        71499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        71499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        16000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        16000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   8624345906                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   8624345906                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   8624345906                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   8624345906                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       562186                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       562186                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         8072                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         8072                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       570258                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       570258                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       570261                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       570261                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.471372                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.471372                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.256442                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.256442                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.468330                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.468330                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.468329                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.468329                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 32111.578281                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 32111.578281                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 55463.658454                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 55463.658454                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  4766.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  4766.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  5333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  5333.333333                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 32292.575724                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 32292.575724                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 32292.454810                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 32292.454810                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      1995243                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          126255                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    15.803279                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         5992                       # number of writebacks
system.cpu13.dcache.writebacks::total            5992                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       132600                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       132600                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       133639                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       133639                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       133639                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       133639                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       132399                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           15                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       133430                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       133430                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       133431                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       133431                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   4608038340                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   4608038340                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     60208789                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     60208789                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        48001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        48001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4668247129                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4668247129                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4668250129                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4668250129                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.235507                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.235507                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.127725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.127725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.233982                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.233982                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.233982                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.233982                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 34804.177826                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 34804.177826                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 58398.437439                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 58398.437439                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         3000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  3200.066667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3200.066667                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  3833.333333                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 34986.488264                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 34986.488264                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 34986.248540                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 34986.248540                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          42.477244                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            276042                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5111.888889                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    42.477244                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.082963                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.082963                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          552276                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         552276                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       276042                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        276042                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       276042                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         276042                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       276042                       # number of overall hits
system.cpu13.icache.overall_hits::total        276042                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           69                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2166145                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2166145                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2166145                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2166145                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2166145                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2166145                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       276111                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       276111                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       276111                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       276111                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       276111                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       276111                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000250                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000250                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31393.405797                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31393.405797                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31393.405797                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31393.405797                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31393.405797                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31393.405797                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           15                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           15                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           15                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1559316                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1559316                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1559316                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1559316                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1559316                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1559316                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28876.222222                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28876.222222                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28876.222222                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28876.222222                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28876.222222                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28876.222222                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                202740                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          200055                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1426                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             170048                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                169773                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           99.838281                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1422                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2593259                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           277605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      2310201                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    202740                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           171195                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2312598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3411                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  276189                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 131                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2591916                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.896334                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.174352                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2131055     82.22%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  46323      1.79%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  48509      1.87%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  49299      1.90%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  44670      1.72%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  45919      1.77%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  48988      1.89%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  87443      3.37%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  89710      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2591916                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.078180                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.890849                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  88338                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2215442                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   13324                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              273136                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1676                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1197                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  32                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              2262082                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1676                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 157321                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               1076396                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        11818                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  190862                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             1153843                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              2253005                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  50                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1110036                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                33779                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands           3116223                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11094541                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        3667621                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             3067289                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  48923                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              289                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          289                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1661645                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             567916                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              8506                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            4621                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1381                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  2248931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               573                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 4006321                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5895                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         27003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       116234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2591916                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.545699                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.794056                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0            495851     19.13%     19.13% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            185809      7.17%     26.30% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1910256     73.70%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2591916                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1262417     31.51%     31.51% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             393220      9.81%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.33% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            2342535     58.47%     99.80% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              8149      0.20%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              4006321                       # Type of FU issued
system.cpu14.iq.rate                         1.544898                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         10610451                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2276515                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2225300                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              4006321                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             30                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         6113                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          405                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      1781051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1676                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                327590                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles               23600                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           2249507                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             681                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              567916                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               8506                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              283                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 2937                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1491                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1315                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1406                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             4004789                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             2341418                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1530                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                    2349553                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 190361                       # Number of branches executed
system.cpu14.iew.exec_stores                     8135                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.544307                       # Inst execution rate
system.cpu14.iew.wb_sent                      2225591                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     2225300                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 1717736                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 2490004                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.858109                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.689853                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         26944                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1397                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2587734                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.858860                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.462146                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1596539     61.70%     61.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       433183     16.74%     78.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       256441      9.91%     88.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       139618      5.40%     93.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        15339      0.59%     94.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       123785      4.78%     99.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         2202      0.09%     99.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          927      0.04%     99.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        19700      0.76%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2587734                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            2213467                       # Number of instructions committed
system.cpu14.commit.committedOps              2222501                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       569904                       # Number of memory references committed
system.cpu14.commit.loads                      561803                       # Number of loads committed
system.cpu14.commit.membars                       283                       # Number of memory barriers committed
system.cpu14.commit.branches                   190009                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 2033875                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                833                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1259378     56.66%     56.66% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        393219     17.69%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        561803     25.28%     99.64% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         8101      0.36%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         2222501                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               19700                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    4813930                       # The number of ROB reads
system.cpu14.rob.rob_writes                   4503137                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     410361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   2213467                       # Number of Instructions Simulated
system.cpu14.committedOps                     2222501                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.171582                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.171582                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.853546                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.853546                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                5787912                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1945281                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                13701030                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                1125898                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                592268                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          132399                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         836.242385                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            303426                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          133421                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.274200                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       351889500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   836.242385                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.816643                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.816643                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1274109                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1274109                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       297399                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        297399                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6020                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6020                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data       303419                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         303419                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       303421                       # number of overall hits
system.cpu14.dcache.overall_hits::total        303421                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       264834                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       264834                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         2070                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       266904                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       266904                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       266905                       # number of overall misses
system.cpu14.dcache.overall_misses::total       266905                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8495505676                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8495505676                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    116157476                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    116157476                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        39000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        39000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   8611663152                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   8611663152                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   8611663152                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   8611663152                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       562233                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       562233                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         8090                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         8090                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       570323                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       570323                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       570326                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       570326                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.471040                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.471040                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.255871                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.255871                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.467987                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.467987                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.467987                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.467987                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 32078.606508                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 32078.606508                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 56114.722705                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 56114.722705                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  5571.428571                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  5571.428571                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 32265.020951                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 32265.020951                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 32264.900066                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 32264.900066                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      1993567                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          126185                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    15.798764                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         5940                       # number of writebacks
system.cpu14.dcache.writebacks::total            5940                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       132439                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       132439                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       133478                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       133478                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       133478                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       133478                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       132395                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       132395                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       133426                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       133426                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       133427                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       133427                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4604745641                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4604745641                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     60748742                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     60748742                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   4665494383                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   4665494383                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   4665496883                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   4665496883                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.235481                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.235481                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.127441                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.127441                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.233948                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.233948                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.233949                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.233949                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 34780.359085                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 34780.359085                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 58922.155189                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 58922.155189                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  4071.428571                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4071.428571                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 34966.905873                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 34966.905873                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 34966.662542                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 34966.662542                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          39.200696                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            276124                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5113.407407                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    39.200696                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.076564                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.076564                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          552432                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         552432                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       276124                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        276124                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       276124                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         276124                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       276124                       # number of overall hits
system.cpu14.icache.overall_hits::total        276124                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           65                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           65                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           65                       # number of overall misses
system.cpu14.icache.overall_misses::total           65                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1831486                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1831486                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1831486                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1831486                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1831486                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1831486                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       276189                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       276189                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       276189                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       276189                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       276189                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       276189                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000235                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000235                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 28176.707692                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 28176.707692                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 28176.707692                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 28176.707692                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 28176.707692                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 28176.707692                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1523013                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1523013                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1523013                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1523013                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1523013                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1523013                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 28203.944444                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 28203.944444                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 28203.944444                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 28203.944444                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 28203.944444                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 28203.944444                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                202280                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          199590                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1399                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             200722                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                169509                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           84.449637                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1445                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2592783                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           277456                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      2307361                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    202280                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           170954                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2312306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3359                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  276074                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 113                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2591449                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.895348                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.173003                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2131122     82.24%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  46156      1.78%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  48482      1.87%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  49443      1.91%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  44467      1.72%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  45854      1.77%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  49037      1.89%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  87664      3.38%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  89224      3.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2591449                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.078017                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.889917                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  88211                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2215401                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   13216                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              272973                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1648                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1187                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              2259965                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1648                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 157218                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               1074462                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        13006                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  190584                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             1154531                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              2251336                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1112030                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                33203                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands           3113802                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11086577                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        3665467                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             3065307                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  48491                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              290                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          296                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1663015                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             567839                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              8333                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            4547                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1373                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  2247449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               587                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 4006698                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5933                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         26658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       114721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2591449                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.546123                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.793731                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0            495143     19.11%     19.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            185914      7.17%     26.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           1910392     73.72%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2591449                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1261418     31.48%     31.48% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             393220      9.81%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.30% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            2343936     58.50%     99.80% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              8124      0.20%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              4006698                       # Type of FU issued
system.cpu15.iq.rate                         1.545327                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         10610776                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2274706                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2224071                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              4006698                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         6199                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      1782582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1648                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                326597                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles               23544                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           2248039                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             616                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              567839                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               8333                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              285                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 2881                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1363                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1306                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1377                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             4005082                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             2342767                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1614                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                    2350883                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 190052                       # Number of branches executed
system.cpu15.iew.exec_stores                     8116                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.544704                       # Inst execution rate
system.cpu15.iew.wb_sent                      2224373                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     2224071                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 1716585                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 2487076                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.857793                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.690202                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         26595                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1368                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2587326                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.858561                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.460867                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1596118     61.69%     61.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       433133     16.74%     78.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       256665      9.92%     88.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       139676      5.40%     93.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        15246      0.59%     94.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       123932      4.79%     99.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         2129      0.08%     99.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          947      0.04%     99.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        19480      0.75%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2587326                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            2212378                       # Number of instructions committed
system.cpu15.commit.committedOps              2221378                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       569718                       # Number of memory references committed
system.cpu15.commit.loads                      561640                       # Number of loads committed
system.cpu15.commit.membars                       281                       # Number of memory barriers committed
system.cpu15.commit.branches                   189739                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 2033016                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                829                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1258441     56.65%     56.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        393219     17.70%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        561640     25.28%     99.64% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         8078      0.36%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         2221378                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               19480                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    4812270                       # The number of ROB reads
system.cpu15.rob.rob_writes                   4500138                       # The number of ROB writes
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     410837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   2212378                       # Number of Instructions Simulated
system.cpu15.committedOps                     2221378                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.171944                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.171944                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.853283                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.853283                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                5788131                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1944826                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                13701408                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                1124162                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                607443                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   12                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          132407                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         836.391185                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            303203                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133429                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.272392                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       351721000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   836.391185                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.816788                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.816788                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1273747                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1273747                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       297193                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        297193                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         6002                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         6002                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data       303195                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         303195                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       303197                       # number of overall hits
system.cpu15.dcache.overall_hits::total        303197                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       264883                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       264883                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         2070                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       266953                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       266953                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       266954                       # number of overall misses
system.cpu15.dcache.overall_misses::total       266954                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8499384433                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8499384433                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    114697245                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    114697245                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        21500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         8000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   8614081678                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   8614081678                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   8614081678                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   8614081678                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       562076                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       562076                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         8072                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         8072                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       570148                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       570148                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       570151                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       570151                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.471258                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.471258                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.256442                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.256442                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.468217                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.468217                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.468216                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.468216                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 32087.315656                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 32087.315656                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 55409.297101                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 55409.297101                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  7166.666667                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  7166.666667                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         4000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 32268.158357                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 32268.158357                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 32268.037482                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 32268.037482                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      1994580                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          126288                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    15.793900                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         5938                       # number of writebacks
system.cpu15.dcache.writebacks::total            5938                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       132484                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       132484                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         1038                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       133522                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       133522                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       133522                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       133522                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132399                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132399                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133431                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133431                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133432                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133432                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4606077040                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4606077040                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     60188237                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     60188237                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   4666265277                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   4666265277                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   4666267777                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   4666267777                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.235554                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.235554                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.127849                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.127849                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.234029                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.234029                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.234029                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.234029                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 34789.364270                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 34789.364270                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 58321.935078                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 58321.935078                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         2500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 34971.373047                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 34971.373047                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 34971.129692                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 34971.129692                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          39.095275                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            276013                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         5307.942308                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    39.095275                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.076358                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.076358                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          552200                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         552200                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       276013                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        276013                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       276013                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         276013                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       276013                       # number of overall hits
system.cpu15.icache.overall_hits::total        276013                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           61                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           61                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           61                       # number of overall misses
system.cpu15.icache.overall_misses::total           61                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1880247                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1880247                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1880247                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1880247                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1880247                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1880247                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       276074                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       276074                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       276074                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       276074                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       276074                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       276074                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000221                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000221                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 30823.721311                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 30823.721311                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 30823.721311                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 30823.721311                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 30823.721311                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 30823.721311                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            9                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            9                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            9                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1731253                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1731253                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1731253                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1731253                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1731253                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1731253                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 33293.326923                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 33293.326923                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 33293.326923                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 33293.326923                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 33293.326923                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 33293.326923                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        92                       # number of replacements
system.l2.tags.tagsinuse                  5127.659565                       # Cycle average of tags in use
system.l2.tags.total_refs                     1223484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6873                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    178.013095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4538.673628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      454.862587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       95.836010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        8.660253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        1.663258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        6.924443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        0.865414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        4.323095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        0.045327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        3.453879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        0.725825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.045230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.045218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        0.827521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.861486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        0.045353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.865307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        1.311482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.090965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        0.609638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        3.539984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        0.849425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.862245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        0.046150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.862905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.762940                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.138509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.156484                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206940                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10052277                       # Number of tag accesses
system.l2.tags.data_accesses                 10052277                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                127                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data              92587                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              67669                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              67401                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              67938                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              67431                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              67527                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              67632                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              67611                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              67553                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              67451                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              67631                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              67729                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              67927                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              67568                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              67597                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 51                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              67416                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1107432                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           124054                       # number of Writeback hits
system.l2.Writeback_hits::total                124054                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14359                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 127                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               93507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               68565                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               68297                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               68834                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               68327                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               68423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               68528                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               68507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               68449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               68347                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               68527                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               68625                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               68823                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               68464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               68493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  51                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               68311                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1121791                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                127                       # number of overall hits
system.l2.overall_hits::cpu00.data              93507                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 22                       # number of overall hits
system.l2.overall_hits::cpu01.data              68565                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu02.data              68297                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu03.data              68834                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 40                       # number of overall hits
system.l2.overall_hits::cpu04.data              68327                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu05.data              68423                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu06.data              68528                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu07.data              68507                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu08.data              68449                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu09.data              68347                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu10.data              68527                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu11.data              68625                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu12.data              68823                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu13.data              68464                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu14.data              68493                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 51                       # number of overall hits
system.l2.overall_hits::cpu15.data              68311                       # number of overall hits
system.l2.overall_hits::total                 1121791                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              505                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   836                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           4409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6391                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               505                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              4538                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               145                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               134                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               135                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7227                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              505                       # number of overall misses
system.l2.overall_misses::cpu00.data             4538                       # number of overall misses
system.l2.overall_misses::cpu01.inst               30                       # number of overall misses
system.l2.overall_misses::cpu01.data              145                       # number of overall misses
system.l2.overall_misses::cpu02.inst               26                       # number of overall misses
system.l2.overall_misses::cpu02.data              134                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data              134                       # number of overall misses
system.l2.overall_misses::cpu04.inst               12                       # number of overall misses
system.l2.overall_misses::cpu04.data              132                       # number of overall misses
system.l2.overall_misses::cpu05.inst                8                       # number of overall misses
system.l2.overall_misses::cpu05.data              134                       # number of overall misses
system.l2.overall_misses::cpu06.inst                9                       # number of overall misses
system.l2.overall_misses::cpu06.data              133                       # number of overall misses
system.l2.overall_misses::cpu07.inst               11                       # number of overall misses
system.l2.overall_misses::cpu07.data              133                       # number of overall misses
system.l2.overall_misses::cpu08.inst                8                       # number of overall misses
system.l2.overall_misses::cpu08.data              133                       # number of overall misses
system.l2.overall_misses::cpu09.inst                9                       # number of overall misses
system.l2.overall_misses::cpu09.data              133                       # number of overall misses
system.l2.overall_misses::cpu10.inst                5                       # number of overall misses
system.l2.overall_misses::cpu10.data              135                       # number of overall misses
system.l2.overall_misses::cpu11.inst                9                       # number of overall misses
system.l2.overall_misses::cpu11.data              135                       # number of overall misses
system.l2.overall_misses::cpu12.inst               10                       # number of overall misses
system.l2.overall_misses::cpu12.data              133                       # number of overall misses
system.l2.overall_misses::cpu13.inst                9                       # number of overall misses
system.l2.overall_misses::cpu13.data              134                       # number of overall misses
system.l2.overall_misses::cpu14.inst                2                       # number of overall misses
system.l2.overall_misses::cpu14.data              133                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data              135                       # number of overall misses
system.l2.overall_misses::total                  7227                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38864000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     10297500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3115000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       566750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2884750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        72000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2176000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       111500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1323000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       804250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data       122000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       860000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data        74000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       946000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        83000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       814750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       914250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       575250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data       234000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       719500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data       216750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       928000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data       349500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       904750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        79000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       151250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        53000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        97250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data       137250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        68596250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    323724999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     12247250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11714500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     12319250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     12171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     13046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     12097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     12371250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     12228250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11635750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     12727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     12221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     12083500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     12661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     506520249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    334022499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     12814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2884750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     11786500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     12430750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     12171000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       804250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     13168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     12171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     12454250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       814750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     12310750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       914250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     11675250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       575250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     12961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     12438250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     12433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       904750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     11726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       151250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     12714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        97250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     11760250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        575116499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38864000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    334022499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3115000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     12814000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2884750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     11786500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2176000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     12430750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1323000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     12171000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       804250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     13168000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       860000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     12171500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       946000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     12454250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       814750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     12310750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       914250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     11675250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       575250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     12961500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       719500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     12438250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       928000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     12433000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       904750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     11726500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       151250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     12714500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        97250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     11760250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       575116499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data          92716                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          67682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          67402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          67940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          67431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          67529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          67633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          67612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          67554                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          67452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          67634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          67732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          67928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          67570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          67598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          67418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1108268                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       124054                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            124054                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         5329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20750                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             632                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           98045                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           68710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           68431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           68968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           68459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           68557                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           68661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           68640                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           68582                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           68480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           68662                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           68760                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           68956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           68598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           68626                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           68446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1129018                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            632                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          98045                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          68710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          68431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          68968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          68459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          68557                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          68661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          68640                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          68582                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          68480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          68662                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          68760                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          68956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          68598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          68626                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          68446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1129018                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.799051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.001391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.576923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000192                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.509804                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.372549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.148148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.000030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.148148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.089286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.000044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.000044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.000030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.000015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.019231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.000030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000754                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.129252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.128405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.129377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.308000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.799051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.046285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.576923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.002110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.509804                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.001958                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.372549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.001943                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.001928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.148148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.001955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.001937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.001938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.148148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.001939                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.001942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.089286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.001966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.001963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.001929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.001953                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.001938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.019231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.001972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006401                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.799051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.046285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.576923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.002110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.509804                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.001958                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.372549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.001943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.001928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.001955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.001937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.001938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.001939                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.001942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.089286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.001966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.001963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.001929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.001953                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.001938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.001972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006401                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76958.415842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 79825.581395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 103833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 43596.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 110951.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        72000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 114526.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        55750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst       110250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 100531.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        61000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 95555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data        74000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        86000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        83000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 101843.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 101583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst       115050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data        78000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 79944.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        72250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        92800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data       349500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 100527.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        75625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        53000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        97250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data        68625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82052.930622                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 15582.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15582.833333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 73423.678612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 92782.196970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 88078.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 93327.651515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 92204.545455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 98833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 91647.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 93721.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 92638.257576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 88149.621212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 96420.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 92587.121212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 91541.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 88238.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 95920.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 87390.977444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79255.241590                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76958.415842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 73605.663067                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 103833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 88372.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 110951.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 87958.955224                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 114526.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 92766.791045                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       110250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 92204.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 100531.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 98268.656716                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 95555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 91515.037594                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        86000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 93640.977444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 101843.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 92562.030075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 101583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 87783.834586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       115050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 96011.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 79944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 92135.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        92800                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 93481.203008                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 100527.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 87511.194030                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        75625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 95597.744361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        97250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 87112.962963                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79578.870762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76958.415842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 73605.663067                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 103833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 88372.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 110951.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 87958.955224                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 114526.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 92766.791045                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       110250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 92204.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 100531.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 98268.656716                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 95555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 91515.037594                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        86000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 93640.977444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 101843.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 92562.030075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 101583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 87783.834586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       115050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 96011.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 79944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 92135.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        92800                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 93481.203008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 100527.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 87511.194030                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        75625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 95597.744361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        97250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 87112.962963                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79578.870762                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1314                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   164.250000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   22                       # number of writebacks
system.l2.writebacks::total                        22                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                146                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 146                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                146                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              690                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         4409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6391                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         4525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         4525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7081                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32571750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7949750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       797500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data       306000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       859000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data        60000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       802250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data        28000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       253500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data        97500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       107000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       262250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data       196000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       134000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data       112250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       584750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data       337000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       123000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data       112250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46057250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       108005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       108005                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    268628501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10602750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10674750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10525500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11400000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10730750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10582750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9988750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11086500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10436000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11016500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9964500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    426732751                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32571750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    276578251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       797500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     10908750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     10118500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       802250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     10702750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     10525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     11497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     10453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     10801250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     10652750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     10016250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       262250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     11282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     10690750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       584750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     10773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     10060500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     11016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     10076750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    472790001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32571750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    276578251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       797500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     10908750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     10118500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       802250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     10702750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     10525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     11497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     10453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     10801250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     10652750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     10016250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       262250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     11282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     10690750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       584750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     10773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       123000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     10060500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     11016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     10076750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    472790001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.797468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.001251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.156863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.098039                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.000030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.053571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.000044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.000030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.000015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.000030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.000030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000623                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.129252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.128405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.129377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.308000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.797468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.046152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.002081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.156863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.001958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.098039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.001928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.001928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.001955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.001922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.001938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.001939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.001942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.053571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.001966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.001949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.001929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.001953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.001923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.001972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.797468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.046152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.002081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.156863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.001958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.098039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.001928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.001928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.001955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.001922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.001938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.001939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.001942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.053571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.001966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.001949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.105263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.001929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.001953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.001923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.001972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006272                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64626.488095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 68532.327586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        79750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 27818.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst       107375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data        60000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst       160450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        63375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data        48750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst       107000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 87416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 65333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data        56125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 97458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data       337000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst       123000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data        56125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66749.637681                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 18000.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.833333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 60927.308006                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 80323.863636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 75627.819549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 80869.318182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 79738.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 86363.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 79189.393939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 81293.560606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 80172.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 75672.348485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 83988.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 80140.151515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 79060.606061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 75799.242424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 83458.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 74921.052632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66770.888906                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64626.488095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61122.265414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        79750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 76284.965035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       107375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 75511.194030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       160450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 80471.804511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        63375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 79738.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 85802.238806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 79189.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 81212.406015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 80095.864662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       107000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 75310.150376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 87416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 83574.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        67000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 79781.716418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 97458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data        81000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       123000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 75078.358209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 83458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 74642.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66768.818105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64626.488095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61122.265414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        79750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 76284.965035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       107375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 75511.194030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       160450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 80471.804511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        63375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 79738.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 85802.238806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 79189.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 81212.406015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 80095.864662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       107000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 75310.150376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 87416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 83574.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 79781.716418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 97458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data        81000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       123000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 75078.358209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 83458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 74642.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66768.818105                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 689                       # Transaction distribution
system.membus.trans_dist::ReadResp                688                       # Transaction distribution
system.membus.trans_dist::Writeback                22                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             43                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6390                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       454400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  454400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               59                       # Total snoops (count)
system.membus.snoop_fanout::samples              7167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7167                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8107500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37701994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2120271                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2120268                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           124054                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             68                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20780                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       270632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       208142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       207840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       208405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       207842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       207971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       208077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       208025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       208008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       207917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       208056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       208162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       208394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       208039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       208003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       207821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3394206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8484288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      4780928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      4761344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      4798016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      4761984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      4769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      4776704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      4772736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      4772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      4766528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      4774784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      4781888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      4796736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      4773760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      4772224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      4760576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80196480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1012100                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2265189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31               2265189    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2265189                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1256651742                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             83.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1043494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209853045                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87449                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         201852332                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            13.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85193                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         201916656                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            13.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            82457                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        201863552                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            82452                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        201932389                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            84706                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        201866885                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            84454                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        201890513                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            85457                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        201837684                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            84209                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        201930361                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            86206                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        201891308                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            87474                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        201937144                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            84958                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        201912963                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            87211                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        201992951                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            84684                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        201909144                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            83487                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        201850846                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization           13.4                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            79247                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        201897949                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization           13.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
