
roboime-tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ca8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005e30  08005e30  00015e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005f14  08005f14  00015f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005f18  08005f18  00015f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000019c  20000000  08005f1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002019c  2**0
                  CONTENTS
  7 .bss          00001014  2000019c  2000019c  0002019c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200011b0  200011b0  0002019c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013f9e  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003555  00000000  00000000  0003416a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ee0  00000000  00000000  000376c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d18  00000000  00000000  000385a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000614e  00000000  00000000  000392b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005676  00000000  00000000  0003f406  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00044a7c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003d80  00000000  00000000  00044afc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000003c  00000000  00000000  0004887c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000000ac  00000000  00000000  000488b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000019c 	.word	0x2000019c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005e18 	.word	0x08005e18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001a0 	.word	0x200001a0
 80001c4:	08005e18 	.word	0x08005e18

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4a16      	ldr	r2, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <SystemInit+0x64>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0f      	ldr	r2, [pc, #60]	; (800022c <SystemInit+0x64>)
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <SystemInit+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <SystemInit+0x64>)
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <SystemInit+0x68>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4a09      	ldr	r2, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <SystemInit+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80d 	bl	8000234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <SystemInit+0x60>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	e000ed00 	.word	0xe000ed00
 800022c:	40023800 	.word	0x40023800
 8000230:	24003010 	.word	0x24003010

08000234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	2300      	movs	r3, #0
 8000240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000242:	4a36      	ldr	r2, [pc, #216]	; (800031c <SetSysClock+0xe8>)
 8000244:	4b35      	ldr	r3, [pc, #212]	; (800031c <SetSysClock+0xe8>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800024c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024e:	4b33      	ldr	r3, [pc, #204]	; (800031c <SetSysClock+0xe8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3301      	adds	r3, #1
 800025c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <SetSysClock+0x38>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800026a:	d1f0      	bne.n	800024e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <SetSysClock+0xe8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000274:	2b00      	cmp	r3, #0
 8000276:	d002      	beq.n	800027e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	e001      	b.n	8000282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027e:	2300      	movs	r3, #0
 8000280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d142      	bne.n	800030e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028a:	4b24      	ldr	r3, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000294:	4a22      	ldr	r2, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000296:	4b22      	ldr	r3, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800029e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a2:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a8:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b4:	4a19      	ldr	r2, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80002be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <SetSysClock+0xe8>)
 80002c2:	4a18      	ldr	r2, [pc, #96]	; (8000324 <SetSysClock+0xf0>)
 80002c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SetSysClock+0xe8>)
 80002c8:	4b14      	ldr	r3, [pc, #80]	; (800031c <SetSysClock+0xe8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002d2:	bf00      	nop
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <SetSysClock+0xe8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <SetSysClock+0xf4>)
 80002e2:	f240 6205 	movw	r2, #1541	; 0x605
 80002e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e8:	4a0c      	ldr	r2, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f023 0303 	bic.w	r3, r3, #3
 80002f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000300:	bf00      	nop
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <SetSysClock+0xe8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f003 030c 	and.w	r3, r3, #12
 800030a:	2b08      	cmp	r3, #8
 800030c:	d1f9      	bne.n	8000302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40007000 	.word	0x40007000
 8000324:	07405408 	.word	0x07405408
 8000328:	40023c00 	.word	0x40023c00

0800032c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop

0800033c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000340:	e7fe      	b.n	8000340 <HardFault_Handler+0x4>
 8000342:	bf00      	nop

08000344 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000348:	e7fe      	b.n	8000348 <MemManage_Handler+0x4>
 800034a:	bf00      	nop

0800034c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000350:	e7fe      	b.n	8000350 <BusFault_Handler+0x4>
 8000352:	bf00      	nop

08000354 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000358:	e7fe      	b.n	8000358 <UsageFault_Handler+0x4>
 800035a:	bf00      	nop

0800035c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop

0800036c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800038c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000390:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000392:	e003      	b.n	800039c <LoopCopyDataInit>

08000394 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000396:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000398:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800039a:	3104      	adds	r1, #4

0800039c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800039c:	480b      	ldr	r0, [pc, #44]	; (80003cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003a4:	d3f6      	bcc.n	8000394 <CopyDataInit>
  ldr  r2, =_sbss
 80003a6:	4a0b      	ldr	r2, [pc, #44]	; (80003d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003a8:	e002      	b.n	80003b0 <LoopFillZerobss>

080003aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003ac:	f842 3b04 	str.w	r3, [r2], #4

080003b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003b4:	d3f9      	bcc.n	80003aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003b6:	f7ff ff07 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ba:	f005 fcaf 	bl	8005d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003be:	f000 f85b 	bl	8000478 <main>
  bx  lr    
 80003c2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003c8:	08005f1c 	.word	0x08005f1c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003d0:	2000019c 	.word	0x2000019c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003d4:	2000019c 	.word	0x2000019c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003d8:	200011b0 	.word	0x200011b0

080003dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003dc:	e7fe      	b.n	80003dc <ADC_IRQHandler>
	...

080003e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	6039      	str	r1, [r7, #0]
 80003ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80003ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	da0b      	bge.n	800040c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80003f4:	490d      	ldr	r1, [pc, #52]	; (800042c <NVIC_SetPriority+0x4c>)
 80003f6:	79fb      	ldrb	r3, [r7, #7]
 80003f8:	f003 030f 	and.w	r3, r3, #15
 80003fc:	3b04      	subs	r3, #4
 80003fe:	683a      	ldr	r2, [r7, #0]
 8000400:	b2d2      	uxtb	r2, r2
 8000402:	0112      	lsls	r2, r2, #4
 8000404:	b2d2      	uxtb	r2, r2
 8000406:	440b      	add	r3, r1
 8000408:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800040a:	e009      	b.n	8000420 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800040c:	4908      	ldr	r1, [pc, #32]	; (8000430 <NVIC_SetPriority+0x50>)
 800040e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000412:	683a      	ldr	r2, [r7, #0]
 8000414:	b2d2      	uxtb	r2, r2
 8000416:	0112      	lsls	r2, r2, #4
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	440b      	add	r3, r1
 800041c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	e000ed00 	.word	0xe000ed00
 8000430:	e000e100 	.word	0xe000e100

08000434 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000442:	d301      	bcc.n	8000448 <SysTick_Config+0x14>
 8000444:	2301      	movs	r3, #1
 8000446:	e011      	b.n	800046c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SysTick_Config+0x40>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000450:	3b01      	subs	r3, #1
 8000452:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000454:	210f      	movs	r1, #15
 8000456:	f04f 30ff 	mov.w	r0, #4294967295
 800045a:	f7ff ffc1 	bl	80003e0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SysTick_Config+0x40>)
 8000460:	2200      	movs	r2, #0
 8000462:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000464:	4b03      	ldr	r3, [pc, #12]	; (8000474 <SysTick_Config+0x40>)
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8000466:	2207      	movs	r2, #7
 8000468:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 800046a:	2300      	movs	r3, #0
}
 800046c:	4618      	mov	r0, r3
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	e000e010 	.word	0xe000e010

08000478 <main>:
*/

uint8_t USB_get_and_send(NRF* radio_ptr);

int main(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b0bc      	sub	sp, #240	; 0xf0
 800047c:	af08      	add	r7, sp, #32
  SysTick_Config(SystemCoreClock/1000000);
 800047e:	4b29      	ldr	r3, [pc, #164]	; (8000524 <main+0xac>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a29      	ldr	r2, [pc, #164]	; (8000528 <main+0xb0>)
 8000484:	fba2 2303 	umull	r2, r3, r2, r3
 8000488:	0c9b      	lsrs	r3, r3, #18
 800048a:	4618      	mov	r0, r3
 800048c:	f7ff ffd2 	bl	8000434 <SysTick_Config>
  *  See also the <system_*.c> file and how the SystemInit() function updates 
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  STM_EVAL_LEDInit(LED3);
 8000490:	2001      	movs	r0, #1
 8000492:	f000 f99b 	bl	80007cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 8000496:	2000      	movs	r0, #0
 8000498:	f000 f998 	bl	80007cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 800049c:	2002      	movs	r0, #2
 800049e:	f000 f995 	bl	80007cc <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 80004a2:	2003      	movs	r0, #3
 80004a4:	f000 f992 	bl	80007cc <STM_EVAL_LEDInit>

  NRF radio;//inicializa o NRF com os pinos default, deixa em POWER_UP
 80004a8:	4638      	mov	r0, r7
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	9307      	str	r3, [sp, #28]
 80004ae:	4b1f      	ldr	r3, [pc, #124]	; (800052c <main+0xb4>)
 80004b0:	9306      	str	r3, [sp, #24]
 80004b2:	2340      	movs	r3, #64	; 0x40
 80004b4:	9305      	str	r3, [sp, #20]
 80004b6:	4b1d      	ldr	r3, [pc, #116]	; (800052c <main+0xb4>)
 80004b8:	9304      	str	r3, [sp, #16]
 80004ba:	2320      	movs	r3, #32
 80004bc:	9303      	str	r3, [sp, #12]
 80004be:	4b1b      	ldr	r3, [pc, #108]	; (800052c <main+0xb4>)
 80004c0:	9302      	str	r3, [sp, #8]
 80004c2:	2310      	movs	r3, #16
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	4b19      	ldr	r3, [pc, #100]	; (800052c <main+0xb4>)
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	4b19      	ldr	r3, [pc, #100]	; (8000530 <main+0xb8>)
 80004cc:	2208      	movs	r2, #8
 80004ce:	4917      	ldr	r1, [pc, #92]	; (800052c <main+0xb4>)
 80004d0:	f004 fac6 	bl	8004a60 <_ZN3NRFC1EP12GPIO_TypeDeftP11SPI_TypeDefS1_tS1_tS1_tS1_t>

  radio.REFRESH();//TODO remover após debug
 80004d4:	463b      	mov	r3, r7
 80004d6:	4618      	mov	r0, r3
 80004d8:	f004 f8d6 	bl	8004688 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  radio.TX_configure();//faz uma configuração default para o modo TX
 80004dc:	463b      	mov	r3, r7
 80004de:	4618      	mov	r0, r3
 80004e0:	f004 fd84 	bl	8004fec <_ZN3NRF12TX_configureEv>
  radio.REFRESH();//TODO remover após debug
 80004e4:	463b      	mov	r3, r7
 80004e6:	4618      	mov	r0, r3
 80004e8:	f004 f8ce 	bl	8004688 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  //inicialização do USB
  USBD_Init(&USB_OTG_dev, USB_OTG_FS_CORE_ID, &USR_desc, &USBD_CDC_cb, &USR_cb);
 80004ec:	4b11      	ldr	r3, [pc, #68]	; (8000534 <main+0xbc>)
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	4b11      	ldr	r3, [pc, #68]	; (8000538 <main+0xc0>)
 80004f2:	4a12      	ldr	r2, [pc, #72]	; (800053c <main+0xc4>)
 80004f4:	2101      	movs	r1, #1
 80004f6:	4812      	ldr	r0, [pc, #72]	; (8000540 <main+0xc8>)
 80004f8:	f002 ffc6 	bl	8003488 <USBD_Init>

  /* Infinite loop */
  while (1)
  {
			if(USB_get_and_send(&radio)){
 80004fc:	463b      	mov	r3, r7
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 f820 	bl	8000544 <_Z16USB_get_and_sendP3NRF>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	bf14      	ite	ne
 800050a:	2301      	movne	r3, #1
 800050c:	2300      	moveq	r3, #0
 800050e:	b2db      	uxtb	r3, r3
 8000510:	2b00      	cmp	r3, #0
 8000512:	d003      	beq.n	800051c <main+0xa4>
					STM_EVAL_LEDToggle(LED6);//AZUL:indicador de sucesso
 8000514:	2003      	movs	r0, #3
 8000516:	f000 f987 	bl	8000828 <STM_EVAL_LEDToggle>
 800051a:	e7ef      	b.n	80004fc <main+0x84>
			}
			else{
					STM_EVAL_LEDToggle(LED5);//VERMELHO:indicador de falha
 800051c:	2002      	movs	r0, #2
 800051e:	f000 f983 	bl	8000828 <STM_EVAL_LEDToggle>

  //inicialização do USB
  USBD_Init(&USB_OTG_dev, USB_OTG_FS_CORE_ID, &USR_desc, &USBD_CDC_cb, &USR_cb);

  /* Infinite loop */
  while (1)
 8000522:	e7eb      	b.n	80004fc <main+0x84>
 8000524:	20000000 	.word	0x20000000
 8000528:	431bde83 	.word	0x431bde83
 800052c:	40020000 	.word	0x40020000
 8000530:	40013000 	.word	0x40013000
 8000534:	200000e4 	.word	0x200000e4
 8000538:	200000b8 	.word	0x200000b8
 800053c:	20000100 	.word	0x20000100
 8000540:	200001b8 	.word	0x200001b8

08000544 <_Z16USB_get_and_sendP3NRF>:
					STM_EVAL_LEDToggle(LED5);//VERMELHO:indicador de falha
			}
  }
}

uint8_t USB_get_and_send(NRF* radio_ptr){
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	  uint8_t  symbol;
	  uint8_t i;
	  uint8_t  buffer[]={0,0,0,0,0};
 800054c:	f107 0308 	add.w	r3, r7, #8
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	711a      	strb	r2, [r3, #4]
	  while (1)
	  {
		if(VCP_get_char(&symbol))//se RECEBE um char a partir do computador
 8000556:	f107 030e 	add.w	r3, r7, #14
 800055a:	4618      	mov	r0, r3
 800055c:	f003 faa0 	bl	8003aa0 <VCP_get_char>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	bf14      	ite	ne
 8000566:	2301      	movne	r3, #1
 8000568:	2300      	moveq	r3, #0
 800056a:	b2db      	uxtb	r3, r3
 800056c:	2b00      	cmp	r3, #0
 800056e:	d0f2      	beq.n	8000556 <_Z16USB_get_and_sendP3NRF+0x12>
		{
			//verifica se o símbolo recebido indica nova sequência de velocidades,
			//caso afirmativo, os próximos 4 uint8_t são tratados como velocidades e são enviados
			if(symbol == 'a'){//TODO: change to 0xff
 8000570:	7bbb      	ldrb	r3, [r7, #14]
 8000572:	2b61      	cmp	r3, #97	; 0x61
 8000574:	d1ef      	bne.n	8000556 <_Z16USB_get_and_sendP3NRF+0x12>
			start_of_buffering://start of buffering
				i=0;
 8000576:	2300      	movs	r3, #0
 8000578:	73fb      	strb	r3, [r7, #15]
				buffer[i]='a';//TODO: change to 0xff
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	f107 0210 	add.w	r2, r7, #16
 8000580:	4413      	add	r3, r2
 8000582:	2261      	movs	r2, #97	; 0x61
 8000584:	f803 2c08 	strb.w	r2, [r3, #-8]
				while (i<4){
 8000588:	7bfb      	ldrb	r3, [r7, #15]
 800058a:	2b03      	cmp	r3, #3
 800058c:	d81c      	bhi.n	80005c8 <_Z16USB_get_and_sendP3NRF+0x84>
					if(VCP_get_char(&symbol)){
 800058e:	f107 030e 	add.w	r3, r7, #14
 8000592:	4618      	mov	r0, r3
 8000594:	f003 fa84 	bl	8003aa0 <VCP_get_char>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	bf14      	ite	ne
 800059e:	2301      	movne	r3, #1
 80005a0:	2300      	moveq	r3, #0
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d0ef      	beq.n	8000588 <_Z16USB_get_and_sendP3NRF+0x44>
						if(symbol == 'a')//TODO: change to 0xff
 80005a8:	7bbb      	ldrb	r3, [r7, #14]
 80005aa:	2b61      	cmp	r3, #97	; 0x61
 80005ac:	d100      	bne.n	80005b0 <_Z16USB_get_and_sendP3NRF+0x6c>
							goto start_of_buffering;
 80005ae:	e7e2      	b.n	8000576 <_Z16USB_get_and_sendP3NRF+0x32>
						buffer[i+1] = symbol;//preenche o buffer
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	3301      	adds	r3, #1
 80005b4:	7bba      	ldrb	r2, [r7, #14]
 80005b6:	f107 0110 	add.w	r1, r7, #16
 80005ba:	440b      	add	r3, r1
 80005bc:	f803 2c08 	strb.w	r2, [r3, #-8]
						i++;
 80005c0:	7bfb      	ldrb	r3, [r7, #15]
 80005c2:	3301      	adds	r3, #1
 80005c4:	73fb      	strb	r3, [r7, #15]
			//caso afirmativo, os próximos 4 uint8_t são tratados como velocidades e são enviados
			if(symbol == 'a'){//TODO: change to 0xff
			start_of_buffering://start of buffering
				i=0;
				buffer[i]='a';//TODO: change to 0xff
				while (i<4){
 80005c6:	e7df      	b.n	8000588 <_Z16USB_get_and_sendP3NRF+0x44>
							goto start_of_buffering;
						buffer[i+1] = symbol;//preenche o buffer
						i++;
					}
				}
				VCP_send_buffer(buffer,5);//TODO remover após debug
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	2105      	movs	r1, #5
 80005ce:	4618      	mov	r0, r3
 80005d0:	f003 f9f0 	bl	80039b4 <VCP_send_buffer>
				if(radio_ptr->SEND(buffer)){
 80005d4:	f107 0308 	add.w	r3, r7, #8
 80005d8:	2205      	movs	r2, #5
 80005da:	4619      	mov	r1, r3
 80005dc:	6878      	ldr	r0, [r7, #4]
 80005de:	f004 fce1 	bl	8004fa4 <_ZN3NRF4SENDEPhh>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	bf14      	ite	ne
 80005e8:	2301      	movne	r3, #1
 80005ea:	2300      	moveq	r3, #0
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <_Z16USB_get_and_sendP3NRF+0xb2>
						return 1;//indicador de sucesso
 80005f2:	2301      	movs	r3, #1
 80005f4:	e000      	b.n	80005f8 <_Z16USB_get_and_sendP3NRF+0xb4>
				}
				else{
						return 0;//indicador de falha
 80005f6:	2300      	movs	r3, #0
				}
			}
		}
	  }
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	3710      	adds	r7, #16
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}

08000600 <OTG_FS_IRQHandler>:
}
}
*/

void OTG_FS_IRQHandler(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  USBD_OTG_ISR_Handler (&USB_OTG_dev);
 8000604:	4802      	ldr	r0, [pc, #8]	; (8000610 <OTG_FS_IRQHandler+0x10>)
 8000606:	f000 f92d 	bl	8000864 <USBD_OTG_ISR_Handler>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200001b8 	.word	0x200001b8

08000614 <OTG_FS_WKUP_IRQHandler>:

void OTG_FS_WKUP_IRQHandler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  if(USB_OTG_dev.cfg.low_power)
 8000618:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <OTG_FS_WKUP_IRQHandler+0x30>)
 800061a:	7a9b      	ldrb	r3, [r3, #10]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d00a      	beq.n	8000636 <OTG_FS_WKUP_IRQHandler+0x22>
  {
    *(uint32_t *)(0xE000ED10) &= 0xFFFFFFF9 ;
 8000620:	4a09      	ldr	r2, [pc, #36]	; (8000648 <OTG_FS_WKUP_IRQHandler+0x34>)
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <OTG_FS_WKUP_IRQHandler+0x34>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f023 0306 	bic.w	r3, r3, #6
 800062a:	6013      	str	r3, [r2, #0]
    SystemInit();
 800062c:	f7ff fdcc 	bl	80001c8 <SystemInit>
    USB_OTG_UngateClock(&USB_OTG_dev);
 8000630:	4804      	ldr	r0, [pc, #16]	; (8000644 <OTG_FS_WKUP_IRQHandler+0x30>)
 8000632:	f002 f9cd 	bl	80029d0 <USB_OTG_UngateClock>
  }
  EXTI_ClearITPendingBit(EXTI_Line18);
 8000636:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800063a:	f005 f9bb 	bl	80059b4 <EXTI_ClearITPendingBit>
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200001b8 	.word	0x200001b8
 8000648:	e000ed10 	.word	0xe000ed10

0800064c <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000656:	bf00      	nop
}
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop

08000664 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000668:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800066c:	4618      	mov	r0, r3
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 800067c:	4b37      	ldr	r3, [pc, #220]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	4b37      	ldr	r3, [pc, #220]	; (8000760 <Audio_MAL_IRQHandler+0xe8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4619      	mov	r1, r3
 8000686:	4610      	mov	r0, r2
 8000688:	f005 fa30 	bl	8005aec <DMA_GetFlagStatus>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d062      	beq.n	8000758 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000692:	4b34      	ldr	r3, [pc, #208]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d04a      	beq.n	8000730 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 800069a:	bf00      	nop
 800069c:	4b2f      	ldr	r3, [pc, #188]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f005 fa0b 	bl	8005abc <DMA_GetCmdStatus>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d1f7      	bne.n	800069c <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80006ac:	4b2b      	ldr	r3, [pc, #172]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4b2b      	ldr	r3, [pc, #172]	; (8000760 <Audio_MAL_IRQHandler+0xe8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4610      	mov	r0, r2
 80006b8:	f005 fa54 	bl	8005b64 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80006bc:	4b2a      	ldr	r3, [pc, #168]	; (8000768 <Audio_MAL_IRQHandler+0xf0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	4b2a      	ldr	r3, [pc, #168]	; (800076c <Audio_MAL_IRQHandler+0xf4>)
 80006c4:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80006c6:	4b27      	ldr	r3, [pc, #156]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006ce:	4293      	cmp	r3, r2
 80006d0:	bf28      	it	cs
 80006d2:	4613      	movcs	r3, r2
 80006d4:	4a25      	ldr	r2, [pc, #148]	; (800076c <Audio_MAL_IRQHandler+0xf4>)
 80006d6:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80006d8:	4b20      	ldr	r3, [pc, #128]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4923      	ldr	r1, [pc, #140]	; (800076c <Audio_MAL_IRQHandler+0xf4>)
 80006de:	4618      	mov	r0, r3
 80006e0:	f005 f978 	bl	80059d4 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80006e4:	4b1d      	ldr	r3, [pc, #116]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2101      	movs	r1, #1
 80006ea:	4618      	mov	r0, r3
 80006ec:	f005 f9ca 	bl	8005a84 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80006f0:	4b1d      	ldr	r3, [pc, #116]	; (8000768 <Audio_MAL_IRQHandler+0xf0>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80006fc:	428b      	cmp	r3, r1
 80006fe:	bf28      	it	cs
 8000700:	460b      	movcs	r3, r1
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	4a18      	ldr	r2, [pc, #96]	; (8000768 <Audio_MAL_IRQHandler+0xf0>)
 8000708:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800070a:	4b16      	ldr	r3, [pc, #88]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000716:	428b      	cmp	r3, r1
 8000718:	bf28      	it	cs
 800071a:	460b      	movcs	r3, r1
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	4a11      	ldr	r2, [pc, #68]	; (8000764 <Audio_MAL_IRQHandler+0xec>)
 8000720:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2101      	movs	r1, #1
 8000728:	4618      	mov	r0, r3
 800072a:	f005 f9ab 	bl	8005a84 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800072e:	e013      	b.n	8000758 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000730:	4b0a      	ldr	r3, [pc, #40]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f005 f9a4 	bl	8005a84 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <Audio_MAL_IRQHandler+0xe4>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b07      	ldr	r3, [pc, #28]	; (8000760 <Audio_MAL_IRQHandler+0xe8>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4619      	mov	r1, r3
 8000746:	4610      	mov	r0, r2
 8000748:	f005 fa0c 	bl	8005b64 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <Audio_MAL_IRQHandler+0xf0>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff7a 	bl	800064c <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000000c 	.word	0x2000000c
 8000760:	20000010 	.word	0x20000010
 8000764:	20000004 	.word	0x20000004
 8000768:	200007d8 	.word	0x200007d8
 800076c:	20000818 	.word	0x20000818

08000770 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000774:	f7ff ff80 	bl	8000678 <Audio_MAL_IRQHandler>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}

0800077c <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000780:	f7ff ff7a 	bl	8000678 <Audio_MAL_IRQHandler>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 800078c:	2102      	movs	r1, #2
 800078e:	480d      	ldr	r0, [pc, #52]	; (80007c4 <SPI3_IRQHandler+0x3c>)
 8000790:	f004 ff5c 	bl	800564c <SPI_I2S_GetFlagStatus>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d011      	beq.n	80007be <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800079a:	4b0b      	ldr	r3, [pc, #44]	; (80007c8 <SPI3_IRQHandler+0x40>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2b02      	cmp	r3, #2
 80007a0:	d106      	bne.n	80007b0 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80007a2:	f7ff ff5f 	bl	8000664 <EVAL_AUDIO_GetSampleCallBack>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4619      	mov	r1, r3
 80007aa:	2004      	movs	r0, #4
 80007ac:	f005 fa08 	bl	8005bc0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80007b0:	f7ff ff58 	bl	8000664 <EVAL_AUDIO_GetSampleCallBack>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4619      	mov	r1, r3
 80007b8:	4802      	ldr	r0, [pc, #8]	; (80007c4 <SPI3_IRQHandler+0x3c>)
 80007ba:	f004 ff37 	bl	800562c <SPI_I2S_SendData>
  }
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40003c00 	.word	0x40003c00
 80007c8:	20000008 	.word	0x20000008

080007cc <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	4a10      	ldr	r2, [pc, #64]	; (800081c <STM_EVAL_LEDInit+0x50>)
 80007da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007de:	2101      	movs	r1, #1
 80007e0:	4618      	mov	r0, r3
 80007e2:	f004 ff4f 	bl	8005684 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	4a0d      	ldr	r2, [pc, #52]	; (8000820 <STM_EVAL_LEDInit+0x54>)
 80007ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80007f0:	2301      	movs	r3, #1
 80007f2:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80007f4:	2300      	movs	r3, #0
 80007f6:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80007fc:	2302      	movs	r3, #2
 80007fe:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a08      	ldr	r2, [pc, #32]	; (8000824 <STM_EVAL_LEDInit+0x58>)
 8000804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000808:	f107 0208 	add.w	r2, r7, #8
 800080c:	4611      	mov	r1, r2
 800080e:	4618      	mov	r0, r3
 8000810:	f004 ffd8 	bl	80057c4 <GPIO_Init>
}
 8000814:	bf00      	nop
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	08005ee0 	.word	0x08005ee0
 8000820:	08005ed8 	.word	0x08005ed8
 8000824:	20000014 	.word	0x20000014

08000828 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	4a09      	ldr	r2, [pc, #36]	; (800085c <STM_EVAL_LEDToggle+0x34>)
 8000836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800083a:	79fa      	ldrb	r2, [r7, #7]
 800083c:	4907      	ldr	r1, [pc, #28]	; (800085c <STM_EVAL_LEDToggle+0x34>)
 800083e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000842:	6952      	ldr	r2, [r2, #20]
 8000844:	79f9      	ldrb	r1, [r7, #7]
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <STM_EVAL_LEDToggle+0x38>)
 8000848:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 800084c:	404a      	eors	r2, r1
 800084e:	615a      	str	r2, [r3, #20]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	20000014 	.word	0x20000014
 8000860:	08005ed8 	.word	0x08005ed8

08000864 <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f001 faa9 	bl	8001dc8 <USB_OTG_IsDeviceMode>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	f000 809c 	beq.w	80009b6 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	f001 fab4 	bl	8001dec <USB_OTG_ReadCoreItr>
 8000884:	4603      	mov	r3, r0
 8000886:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d101      	bne.n	8000892 <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 800088e:	2300      	movs	r3, #0
 8000890:	e092      	b.n	80009b8 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 8000892:	7cbb      	ldrb	r3, [r7, #18]
 8000894:	f003 0308 	and.w	r3, r3, #8
 8000898:	b2db      	uxtb	r3, r3
 800089a:	2b00      	cmp	r3, #0
 800089c:	d006      	beq.n	80008ac <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 800089e:	6878      	ldr	r0, [r7, #4]
 80008a0:	f000 fa12 	bl	8000cc8 <DCD_HandleOutEP_ISR>
 80008a4:	4602      	mov	r2, r0
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 80008ac:	7cbb      	ldrb	r3, [r7, #18]
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d006      	beq.n	80008c6 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f000 f90f 	bl	8000adc <DCD_HandleInEP_ISR>
 80008be:	4602      	mov	r2, r0
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 80008c6:	7c3b      	ldrb	r3, [r7, #16]
 80008c8:	f003 0302 	and.w	r3, r3, #2
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d009      	beq.n	80008e6 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 80008d6:	7b3b      	ldrb	r3, [r7, #12]
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 80008e6:	7cfb      	ldrb	r3, [r7, #19]
 80008e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d006      	beq.n	8000900 <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 80008f2:	6878      	ldr	r0, [r7, #4]
 80008f4:	f000 f864 	bl	80009c0 <DCD_HandleResume_ISR>
 80008f8:	4602      	mov	r2, r0
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 8000900:	7c7b      	ldrb	r3, [r7, #17]
 8000902:	f003 0308 	and.w	r3, r3, #8
 8000906:	b2db      	uxtb	r3, r3
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f000 f897 	bl	8000a40 <DCD_HandleUSBSuspend_ISR>
 8000912:	4602      	mov	r2, r0
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	4313      	orrs	r3, r2
 8000918:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 800091a:	7c3b      	ldrb	r3, [r7, #16]
 800091c:	f003 0308 	and.w	r3, r3, #8
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d006      	beq.n	8000934 <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f000 fa8a 	bl	8000e40 <DCD_HandleSof_ISR>
 800092c:	4602      	mov	r2, r0
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	4313      	orrs	r3, r2
 8000932:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 8000934:	7c3b      	ldrb	r3, [r7, #16]
 8000936:	f003 0310 	and.w	r3, r3, #16
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d006      	beq.n	800094e <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f000 fa97 	bl	8000e74 <DCD_HandleRxStatusQueueLevel_ISR>
 8000946:	4602      	mov	r2, r0
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	4313      	orrs	r3, r2
 800094c:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 800094e:	7c7b      	ldrb	r3, [r7, #17]
 8000950:	f003 0310 	and.w	r3, r3, #16
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2b00      	cmp	r3, #0
 8000958:	d006      	beq.n	8000968 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f000 fb7e 	bl	800105c <DCD_HandleUsbReset_ISR>
 8000960:	4602      	mov	r2, r0
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	4313      	orrs	r3, r2
 8000966:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 8000968:	7c7b      	ldrb	r3, [r7, #17]
 800096a:	f003 0320 	and.w	r3, r3, #32
 800096e:	b2db      	uxtb	r3, r3
 8000970:	2b00      	cmp	r3, #0
 8000972:	d006      	beq.n	8000982 <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8000974:	6878      	ldr	r0, [r7, #4]
 8000976:	f000 fc0d 	bl	8001194 <DCD_HandleEnumDone_ISR>
 800097a:	4602      	mov	r2, r0
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	4313      	orrs	r3, r2
 8000980:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 8000982:	7cbb      	ldrb	r3, [r7, #18]
 8000984:	f003 0310 	and.w	r3, r3, #16
 8000988:	b2db      	uxtb	r3, r3
 800098a:	2b00      	cmp	r3, #0
 800098c:	d006      	beq.n	800099c <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f000 fc3c 	bl	800120c <DCD_IsoINIncomplete_ISR>
 8000994:	4602      	mov	r2, r0
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	4313      	orrs	r3, r2
 800099a:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 800099c:	7cbb      	ldrb	r3, [r7, #18]
 800099e:	f003 0320 	and.w	r3, r3, #32
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d006      	beq.n	80009b6 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f000 fc49 	bl	8001240 <DCD_IsoOUTIncomplete_ISR>
 80009ae:	4602      	mov	r2, r0
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 80009b6:	697b      	ldr	r3, [r7, #20]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	7a9b      	ldrb	r3, [r3, #10]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d011      	beq.n	80009f4 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 80009da:	7b3b      	ldrb	r3, [r7, #12]
 80009dc:	f36f 0341 	bfc	r3, #1, #1
 80009e0:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 80009e2:	7b3b      	ldrb	r3, [r7, #12]
 80009e4:	f36f 0300 	bfc	r3, #0, #1
 80009e8:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 80009f8:	7c3b      	ldrb	r3, [r7, #16]
 80009fa:	f043 0301 	orr.w	r3, r3, #1
 80009fe:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	691b      	ldr	r3, [r3, #16]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	6912      	ldr	r2, [r2, #16]
 8000a08:	6851      	ldr	r1, [r2, #4]
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	43d2      	mvns	r2, r2
 8000a0e:	400a      	ands	r2, r1
 8000a10:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <DCD_HandleResume_ISR+0x7c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	699b      	ldr	r3, [r3, #24]
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 8000a20:	7dfb      	ldrb	r3, [r7, #23]
 8000a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a26:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	697a      	ldr	r2, [r7, #20]
 8000a2e:	615a      	str	r2, [r3, #20]
  return 1;
 8000a30:	2301      	movs	r3, #1
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000050 	.word	0x20000050

08000a40 <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  
  USBD_DCD_INT_fops->Suspend (pdev);      
 8000a48:	4b22      	ldr	r3, [pc, #136]	; (8000ad4 <DCD_HandleUSBSuspend_ISR+0x94>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	695b      	ldr	r3, [r3, #20]
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	691b      	ldr	r3, [r3, #16]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 8000a5e:	7d7b      	ldrb	r3, [r7, #21]
 8000a60:	f043 0308 	orr.w	r3, r3, #8
 8000a64:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	68db      	ldr	r3, [r3, #12]
 8000a6a:	697a      	ldr	r2, [r7, #20]
 8000a6c:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1))
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	7a9b      	ldrb	r3, [r3, #10]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d029      	beq.n	8000aca <DCD_HandleUSBSuspend_ISR+0x8a>
 8000a76:	7b3b      	ldrb	r3, [r7, #12]
 8000a78:	f003 0301 	and.w	r3, r3, #1
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d023      	beq.n	8000aca <DCD_HandleUSBSuspend_ISR+0x8a>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 8000a86:	7c3b      	ldrb	r3, [r7, #16]
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8000a9a:	6811      	ldr	r1, [r2, #0]
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 8000aa2:	7c3b      	ldrb	r3, [r7, #16]
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8000ab6:	6811      	ldr	r1, [r2, #0]
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	430a      	orrs	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 8000abe:	4a06      	ldr	r2, [pc, #24]	; (8000ad8 <DCD_HandleUSBSuspend_ISR+0x98>)
 8000ac0:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <DCD_HandleUSBSuspend_ISR+0x98>)
 8000ac2:	691b      	ldr	r3, [r3, #16]
 8000ac4:	f043 0306 	orr.w	r3, r3, #6
 8000ac8:	6113      	str	r3, [r2, #16]
  }
  return 1;
 8000aca:	2301      	movs	r3, #1
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3718      	adds	r7, #24
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000050 	.word	0x20000050
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f001 ff1f 	bl	8002930 <USB_OTG_ReadDevAllInEPItr>
 8000af2:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 8000af4:	e0dc      	b.n	8000cb0 <DCD_HandleInEP_ISR+0x1d4>
  {
    if (ep_intr&0x1) /* In ITR */
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	f000 80d1 	beq.w	8000ca4 <DCD_HandleInEP_ISR+0x1c8>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	4619      	mov	r1, r3
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f000 fbb3 	bl	8001274 <DCD_ReadDevInEP>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 8000b12:	7a3b      	ldrb	r3, [r7, #8]
 8000b14:	f003 0301 	and.w	r3, r3, #1
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d032      	beq.n	8000b84 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 8000b1e:	2201      	movs	r2, #1
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	691b      	ldr	r3, [r3, #16]
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	6912      	ldr	r2, [r2, #16]
 8000b30:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	43d2      	mvns	r2, r2
 8000b36:	400a      	ands	r2, r1
 8000b38:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	7a3b      	ldrb	r3, [r7, #8]
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	723b      	strb	r3, [r7, #8]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	4413      	add	r3, r2
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8000b56:	4b5b      	ldr	r3, [pc, #364]	; (8000cc4 <DCD_HandleInEP_ISR+0x1e8>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	4611      	mov	r1, r2
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	78db      	ldrb	r3, [r3, #3]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d10a      	bne.n	8000b84 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d107      	bne.n	8000b84 <DCD_HandleInEP_ISR+0xa8>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d102      	bne.n	8000b84 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f001 feec 	bl	800295c <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.ahberr )
 8000b84:	7a3b      	ldrb	r3, [r7, #8]
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d00d      	beq.n	8000bac <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, ahberr);
 8000b90:	2300      	movs	r3, #0
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	7a3b      	ldrb	r3, [r7, #8]
 8000b96:	f043 0304 	orr.w	r3, r3, #4
 8000b9a:	723b      	strb	r3, [r7, #8]
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	4413      	add	r3, r2
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	68ba      	ldr	r2, [r7, #8]
 8000baa:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.timeout )
 8000bac:	7a3b      	ldrb	r3, [r7, #8]
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d00d      	beq.n	8000bd4 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	7a3b      	ldrb	r3, [r7, #8]
 8000bbe:	f043 0308 	orr.w	r3, r3, #8
 8000bc2:	723b      	strb	r3, [r7, #8]
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	4413      	add	r3, r2
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	68ba      	ldr	r2, [r7, #8]
 8000bd2:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 8000bd4:	7a3b      	ldrb	r3, [r7, #8]
 8000bd6:	f003 0310 	and.w	r3, r3, #16
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d00d      	beq.n	8000bfc <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8000be0:	2300      	movs	r3, #0
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	7a3b      	ldrb	r3, [r7, #8]
 8000be6:	f043 0310 	orr.w	r3, r3, #16
 8000bea:	723b      	strb	r3, [r7, #8]
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	3304      	adds	r3, #4
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	4413      	add	r3, r2
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intknepmis)
 8000bfc:	7a3b      	ldrb	r3, [r7, #8]
 8000bfe:	f003 0320 	and.w	r3, r3, #32
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d00d      	beq.n	8000c24 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, intknepmis);
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	7a3b      	ldrb	r3, [r7, #8]
 8000c0e:	f043 0320 	orr.w	r3, r3, #32
 8000c12:	723b      	strb	r3, [r7, #8]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	3304      	adds	r3, #4
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	68ba      	ldr	r2, [r7, #8]
 8000c22:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8000c24:	7a3b      	ldrb	r3, [r7, #8]
 8000c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d00d      	beq.n	8000c4c <DCD_HandleInEP_ISR+0x170>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8000c30:	2300      	movs	r3, #0
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	7a3b      	ldrb	r3, [r7, #8]
 8000c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c3a:	723b      	strb	r3, [r7, #8]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	3304      	adds	r3, #4
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	4413      	add	r3, r2
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	68ba      	ldr	r2, [r7, #8]
 8000c4a:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 8000c4c:	7a3b      	ldrb	r3, [r7, #8]
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d00d      	beq.n	8000c74 <DCD_HandleInEP_ISR+0x198>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	7a3b      	ldrb	r3, [r7, #8]
 8000c5e:	f043 0302 	orr.w	r3, r3, #2
 8000c62:	723b      	strb	r3, [r7, #8]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	3304      	adds	r3, #4
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	68ba      	ldr	r2, [r7, #8]
 8000c72:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 8000c74:	7a3b      	ldrb	r3, [r7, #8]
 8000c76:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d011      	beq.n	8000ca4 <DCD_HandleInEP_ISR+0x1c8>
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
 8000c80:	6939      	ldr	r1, [r7, #16]
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f000 f978 	bl	8000f78 <DCD_WriteEmptyTxFifo>
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	7a3b      	ldrb	r3, [r7, #8]
 8000c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c92:	723b      	strb	r3, [r7, #8]
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	3304      	adds	r3, #4
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	689b      	ldr	r3, [r3, #8]
 8000ca0:	68ba      	ldr	r2, [r7, #8]
 8000ca2:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	085b      	lsrs	r3, r3, #1
 8000cae:	617b      	str	r3, [r7, #20]
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f47f af1f 	bne.w	8000af6 <DCD_HandleInEP_ISR+0x1a>
    }
    epnum++;
    ep_intr >>= 1;
  }
  
  return 1;
 8000cb8:	2301      	movs	r3, #1
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3718      	adds	r7, #24
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000050 	.word	0x20000050

08000cc8 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f001 fdf7 	bl	80028cc <USB_OTG_ReadDevAllOutEp_itr>
 8000cde:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 8000ce0:	e0a3      	b.n	8000e2a <DCD_HandleOutEP_ISR+0x162>
  {
    if (ep_intr&0x1)
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 8098 	beq.w	8000e1e <DCD_HandleOutEP_ISR+0x156>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f001 fdff 	bl	80028f8 <USB_OTG_ReadDevOutEP_itr>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8000cfe:	7b3b      	ldrb	r3, [r7, #12]
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d048      	beq.n	8000d9c <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	7b3b      	ldrb	r3, [r7, #12]
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	733b      	strb	r3, [r7, #12]
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	3314      	adds	r3, #20
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	78db      	ldrb	r3, [r3, #3]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d11f      	bne.n	8000d6e <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	3314      	adds	r3, #20
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	691b      	ldr	r3, [r3, #16]
 8000d3c:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	4613      	mov	r3, r2
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	4413      	add	r3, r2
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	440b      	add	r3, r1
 8000d4c:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8000d50:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	f3c2 0212 	ubfx	r2, r2, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8000d58:	1a99      	subs	r1, r3, r2
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	4413      	add	r3, r2
 8000d64:	00db      	lsls	r3, r3, #3
 8000d66:	4403      	add	r3, r0
 8000d68:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8000d6c:	6019      	str	r1, [r3, #0]
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 8000d6e:	4b33      	ldr	r3, [pc, #204]	; (8000e3c <DCD_HandleOutEP_ISR+0x174>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	4611      	mov	r1, r2
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	78db      	ldrb	r3, [r3, #3]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d10a      	bne.n	8000d9c <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d107      	bne.n	8000d9c <DCD_HandleOutEP_ISR+0xd4>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8000d92:	2b05      	cmp	r3, #5
 8000d94:	d102      	bne.n	8000d9c <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f001 fde0 	bl	800295c <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 8000d9c:	7b3b      	ldrb	r3, [r7, #12]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00d      	beq.n	8000dc4 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	7b3b      	ldrb	r3, [r7, #12]
 8000dae:	f043 0302 	orr.w	r3, r3, #2
 8000db2:	733b      	strb	r3, [r7, #12]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	3314      	adds	r3, #20
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	4413      	add	r3, r2
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	609a      	str	r2, [r3, #8]
      }
      /* AHB Error */
      if ( doepint.b.ahberr )
 8000dc4:	7b3b      	ldrb	r3, [r7, #12]
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d00d      	beq.n	8000dec <DCD_HandleOutEP_ISR+0x124>
      {
        CLEAR_OUT_EP_INTR(epnum, ahberr);
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	7b3b      	ldrb	r3, [r7, #12]
 8000dd6:	f043 0304 	orr.w	r3, r3, #4
 8000dda:	733b      	strb	r3, [r7, #12]
 8000ddc:	687a      	ldr	r2, [r7, #4]
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	3314      	adds	r3, #20
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	4413      	add	r3, r2
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	68fa      	ldr	r2, [r7, #12]
 8000dea:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 8000dec:	7b3b      	ldrb	r3, [r7, #12]
 8000dee:	f003 0308 	and.w	r3, r3, #8
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d012      	beq.n	8000e1e <DCD_HandleOutEP_ISR+0x156>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 8000df8:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <DCD_HandleOutEP_ISR+0x174>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	7b3b      	ldrb	r3, [r7, #12]
 8000e08:	f043 0308 	orr.w	r3, r3, #8
 8000e0c:	733b      	strb	r3, [r7, #12]
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	3314      	adds	r3, #20
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	4413      	add	r3, r2
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	3301      	adds	r3, #1
 8000e22:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	085b      	lsrs	r3, r3, #1
 8000e28:	617b      	str	r3, [r7, #20]
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	f47f af58 	bne.w	8000ce2 <DCD_HandleOutEP_ISR+0x1a>
      }
    }
    epnum++;
    ep_intr >>= 1;
  }
  return 1;
 8000e32:	2301      	movs	r3, #1
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000050 	.word	0x20000050

08000e40 <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <DCD_HandleSof_ISR+0x30>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	68db      	ldr	r3, [r3, #12]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 8000e56:	7b3b      	ldrb	r3, [r7, #12]
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	615a      	str	r2, [r3, #20]
  
  return 1;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000050 	.word	0x20000050

08000e74 <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 8000e80:	7c3b      	ldrb	r3, [r7, #16]
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	68d2      	ldr	r2, [r2, #12]
 8000e90:	6991      	ldr	r1, [r2, #24]
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	43d2      	mvns	r2, r2
 8000e96:	400a      	ands	r2, r1
 8000e98:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	6a1b      	ldr	r3, [r3, #32]
 8000ea0:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 8000ea2:	7b3b      	ldrb	r3, [r7, #12]
 8000ea4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	4413      	add	r3, r2
 8000ebc:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	2b05      	cmp	r3, #5
 8000eca:	d845      	bhi.n	8000f58 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 8000ecc:	a201      	add	r2, pc, #4	; (adr r2, 8000ed4 <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 8000ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed2:	bf00      	nop
 8000ed4:	08000f59 	.word	0x08000f59
 8000ed8:	08000eed 	.word	0x08000eed
 8000edc:	08000f59 	.word	0x08000f59
 8000ee0:	08000f59 	.word	0x08000f59
 8000ee4:	08000f59 	.word	0x08000f59
 8000ee8:	08000f35 	.word	0x08000f35
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 8000eec:	89ba      	ldrh	r2, [r7, #12]
 8000eee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d030      	beq.n	8000f5c <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	68d9      	ldr	r1, [r3, #12]
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	461a      	mov	r2, r3
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 fca7 	bl	800185c <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	89ba      	ldrh	r2, [r7, #12]
 8000f14:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8000f18:	b292      	uxth	r2, r2
 8000f1a:	441a      	add	r2, r3
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	89ba      	ldrh	r2, [r7, #12]
 8000f26:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8000f2a:	b292      	uxth	r2, r2
 8000f2c:	441a      	add	r2, r3
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	619a      	str	r2, [r3, #24]
    }
    break;
 8000f32:	e013      	b.n	8000f5c <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 8000f3a:	2208      	movs	r2, #8
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 fc8c 	bl	800185c <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	89ba      	ldrh	r2, [r7, #12]
 8000f4a:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	441a      	add	r2, r3
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	619a      	str	r2, [r3, #24]
    break;
 8000f56:	e002      	b.n	8000f5e <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 8000f58:	bf00      	nop
 8000f5a:	e000      	b.n	8000f5e <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
      ep->xfer_count += status.b.bcnt;
    }
    break;
 8000f5c:	bf00      	nop
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	68d2      	ldr	r2, [r2, #12]
 8000f66:	6991      	ldr	r1, [r2, #24]
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	619a      	str	r2, [r3, #24]
  
  return 1;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	617b      	str	r3, [r7, #20]
  uint32_t len32b;
  txstatus.d32 = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
  
  ep = &pdev->dev.in_ep[epnum];    
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4413      	add	r3, r2
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	60fb      	str	r3, [r7, #12]
  
  len = ep->xfer_len - ep->xfer_count;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	695a      	ldr	r2, [r3, #20]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	617b      	str	r3, [r7, #20]
  
  if (len > ep->maxpacket)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	689a      	ldr	r2, [r3, #8]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d202      	bcs.n	8000fba <DCD_WriteEmptyTxFifo+0x42>
  {
    len = ep->maxpacket;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	617b      	str	r3, [r7, #20]
  }
  
  len32b = (len + 3) / 4;
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	3303      	adds	r3, #3
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	613b      	str	r3, [r7, #16]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4413      	add	r3, r2
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	60bb      	str	r3, [r7, #8]
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8000fd2:	e02e      	b.n	8001032 <DCD_WriteEmptyTxFifo+0xba>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	695a      	ldr	r2, [r3, #20]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	617b      	str	r3, [r7, #20]
    
    if (len > ep->maxpacket)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d202      	bcs.n	8000ff0 <DCD_WriteEmptyTxFifo+0x78>
    {
      len = ep->maxpacket;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	617b      	str	r3, [r7, #20]
    }
    len32b = (len + 3) / 4;
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	3303      	adds	r3, #3
 8000ff4:	089b      	lsrs	r3, r3, #2
 8000ff6:	613b      	str	r3, [r7, #16]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	68d9      	ldr	r1, [r3, #12]
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	b29b      	uxth	r3, r3
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 fbed 	bl	80017e4 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	68da      	ldr	r2, [r3, #12]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	441a      	add	r2, r3
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	699a      	ldr	r2, [r3, #24]
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	441a      	add	r2, r3
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	3304      	adds	r3, #4
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	4413      	add	r3, r2
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	60bb      	str	r3, [r7, #8]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8001032:	893b      	ldrh	r3, [r7, #8]
 8001034:	461a      	mov	r2, r3
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d909      	bls.n	8001050 <DCD_WriteEmptyTxFifo+0xd8>
          ep->xfer_count < ep->xfer_len &&
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	699a      	ldr	r2, [r3, #24]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	695b      	ldr	r3, [r3, #20]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8001044:	429a      	cmp	r2, r3
 8001046:	d203      	bcs.n	8001050 <DCD_WriteEmptyTxFifo+0xd8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	695b      	ldr	r3, [r3, #20]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
          ep->xfer_count < ep->xfer_len &&
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1c1      	bne.n	8000fd4 <DCD_WriteEmptyTxFifo+0x5c>
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  }
  
  return 1;
 8001050:	2301      	movs	r3, #1
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop

0800105c <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08a      	sub	sp, #40	; 0x28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 800107c:	7c3b      	ldrb	r3, [r7, #16]
 800107e:	f043 0301 	orr.w	r3, r3, #1
 8001082:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	6912      	ldr	r2, [r2, #16]
 800108c:	6851      	ldr	r1, [r2, #4]
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	43d2      	mvns	r2, r2
 8001092:	400a      	ands	r2, r1
 8001094:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 8001096:	2100      	movs	r1, #0
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 fdeb 	bl	8001c74 <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800109e:	2300      	movs	r3, #0
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24
 80010a2:	e012      	b.n	80010ca <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	3304      	adds	r3, #4
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	22ff      	movs	r2, #255	; 0xff
 80010b2:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b8:	3314      	adds	r3, #20
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	22ff      	movs	r2, #255	; 0xff
 80010c2:	609a      	str	r2, [r3, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80010c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c6:	3301      	adds	r3, #1
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	785b      	ldrb	r3, [r3, #1]
 80010ce:	461a      	mov	r2, r3
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d8e6      	bhi.n	80010a4 <DCD_HandleUsbReset_ISR+0x48>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	f04f 32ff 	mov.w	r2, #4294967295
 80010de:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 80010e4:	2301      	movs	r3, #1
 80010e6:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	6a3a      	ldr	r2, [r7, #32]
 80010ee:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 80010f0:	7f3b      	ldrb	r3, [r7, #28]
 80010f2:	f043 0308 	orr.w	r3, r3, #8
 80010f6:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 80010f8:	7f3b      	ldrb	r3, [r7, #28]
 80010fa:	f043 0301 	orr.w	r3, r3, #1
 80010fe:	773b      	strb	r3, [r7, #28]
  doepmsk.b.ahberr = 1;
 8001100:	7f3b      	ldrb	r3, [r7, #28]
 8001102:	f043 0304 	orr.w	r3, r3, #4
 8001106:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 8001108:	7f3b      	ldrb	r3, [r7, #28]
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	69fa      	ldr	r2, [r7, #28]
 8001116:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 8001118:	7e3b      	ldrb	r3, [r7, #24]
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 8001120:	7e3b      	ldrb	r3, [r7, #24]
 8001122:	f043 0308 	orr.w	r3, r3, #8
 8001126:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 8001128:	7e3b      	ldrb	r3, [r7, #24]
 800112a:	f043 0302 	orr.w	r3, r3, #2
 800112e:	763b      	strb	r3, [r7, #24]
  diepmsk.b.ahberr = 1;
 8001130:	7e3b      	ldrb	r3, [r7, #24]
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	763b      	strb	r3, [r7, #24]
  diepmsk.b.intknepmis = 1;
 8001138:	7e3b      	ldrb	r3, [r7, #24]
 800113a:	f043 0320 	orr.w	r3, r3, #32
 800113e:	763b      	strb	r3, [r7, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	691b      	ldr	r3, [r3, #16]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 8001150:	8abb      	ldrh	r3, [r7, #20]
 8001152:	f36f 130a 	bfc	r3, #4, #7
 8001156:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f001 fbfb 	bl	800295c <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 800116a:	7b7b      	ldrb	r3, [r7, #13]
 800116c:	f043 0310 	orr.w	r3, r3, #16
 8001170:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <DCD_HandleUsbReset_ISR+0x134>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	691b      	ldr	r3, [r3, #16]
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	4798      	blx	r3
  return 1;
 8001184:	2301      	movs	r3, #1
}
 8001186:	4618      	mov	r0, r3
 8001188:	3728      	adds	r7, #40	; 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000050 	.word	0x20000050

08001194 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 fffb 	bl	8002198 <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	60bb      	str	r3, [r7, #8]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 ffd0 	bl	8002150 <USB_OTG_GetDeviceSpeed>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	d10c      	bne.n	80011d0 <DCD_HandleEnumDone_ISR+0x3c>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011c2:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 9;
 80011c4:	7a7b      	ldrb	r3, [r7, #9]
 80011c6:	2209      	movs	r2, #9
 80011c8:	f362 0385 	bfi	r3, r2, #2, #4
 80011cc:	727b      	strb	r3, [r7, #9]
 80011ce:	e00a      	b.n	80011e6 <DCD_HandleEnumDone_ISR+0x52>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2201      	movs	r2, #1
 80011d4:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2240      	movs	r2, #64	; 0x40
 80011da:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 5;
 80011dc:	7a7b      	ldrb	r3, [r7, #9]
 80011de:	2205      	movs	r2, #5
 80011e0:	f362 0385 	bfi	r3, r2, #2, #4
 80011e4:	727b      	strb	r3, [r7, #9]
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  gintsts.b.enumdone = 1;
 80011f2:	7b7b      	ldrb	r3, [r7, #13]
 80011f4:	f043 0320 	orr.w	r3, r3, #32
 80011f8:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	68fa      	ldr	r2, [r7, #12]
 8001200:	615a      	str	r2, [r3, #20]
  return 1;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 8001218:	4b08      	ldr	r3, [pc, #32]	; (800123c <DCD_IsoINIncomplete_ISR+0x30>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 8001222:	7bbb      	ldrb	r3, [r7, #14]
 8001224:	f043 0310 	orr.w	r3, r3, #16
 8001228:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	615a      	str	r2, [r3, #20]
  
  return 1;
 8001232:	2301      	movs	r3, #1
}
 8001234:	4618      	mov	r0, r3
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000050 	.word	0x20000050

08001240 <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <DCD_IsoOUTIncomplete_ISR+0x30>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	6a1b      	ldr	r3, [r3, #32]
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 8001256:	7bbb      	ldrb	r3, [r7, #14]
 8001258:	f043 0320 	orr.w	r3, r3, #32
 800125c:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	615a      	str	r2, [r3, #20]
  return 1;
 8001266:	2301      	movs	r3, #1
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000050 	.word	0x20000050

08001274 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8001274:	b480      	push	{r7}
 8001276:	b087      	sub	sp, #28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	691b      	ldr	r3, [r3, #16]
 8001286:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800128e:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 8001290:	78fb      	ldrb	r3, [r7, #3]
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	fa22 f303 	lsr.w	r3, r2, r3
 8001298:	01db      	lsls	r3, r3, #7
 800129a:	b2db      	uxtb	r3, r3
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	4313      	orrs	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 80012a2:	78fb      	ldrb	r3, [r7, #3]
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	3304      	adds	r3, #4
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	4013      	ands	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
  return v;
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	371c      	adds	r7, #28
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	4619      	mov	r1, r3
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f000 faed 	bl	80018b4 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2201      	movs	r2, #1
 80012de:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_address = 0;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	e023      	b.n	8001338 <DCD_Init+0x74>
  {
    ep = &pdev->dev.in_ep[i];
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 1;
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2201      	movs	r2, #1
 8001308:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	b29a      	uxth	r2, r3
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	80da      	strh	r2, [r3, #6]
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	2200      	movs	r2, #0
 800131e:	70da      	strb	r2, [r3, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	2240      	movs	r2, #64	; 0x40
 8001324:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	3301      	adds	r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	785b      	ldrb	r3, [r3, #1]
 800133c:	461a      	mov	r2, r3
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	429a      	cmp	r2, r3
 8001342:	d8d5      	bhi.n	80012f0 <DCD_Init+0x2c>
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	e023      	b.n	8001392 <DCD_Init+0xce>
  {
    ep = &pdev->dev.out_ep[i];
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	4413      	add	r3, r2
 800135c:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 0;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2200      	movs	r2, #0
 8001362:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	b2da      	uxtb	r2, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	b29a      	uxth	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2200      	movs	r2, #0
 8001378:	70da      	strb	r2, [r3, #3]
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2240      	movs	r2, #64	; 0x40
 800137e:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	2200      	movs	r2, #0
 800138a:	615a      	str	r2, [r3, #20]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	3301      	adds	r3, #1
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785b      	ldrb	r3, [r3, #1]
 8001396:	461a      	mov	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	429a      	cmp	r2, r3
 800139c:	d8d5      	bhi.n	800134a <DCD_Init+0x86>
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 fc4c 	bl	8001c3c <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 fb3f 	bl	8001a28 <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 80013aa:	2100      	movs	r1, #0
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f000 fccb 	bl	8001d48 <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 fd4e 	bl	8001e54 <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 fc23 	bl	8001c04 <USB_OTG_EnableGlobalInt>
}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop

080013c8 <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	4608      	mov	r0, r1
 80013d2:	4611      	mov	r1, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4603      	mov	r3, r0
 80013d8:	70fb      	strb	r3, [r7, #3]
 80013da:	460b      	mov	r3, r1
 80013dc:	803b      	strh	r3, [r7, #0]
 80013de:	4613      	mov	r3, r2
 80013e0:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80013e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	da0c      	bge.n	8001404 <DCD_EP_Open+0x3c>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 80013ea:	78fb      	ldrb	r3, [r7, #3]
 80013ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	4413      	add	r3, r2
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	e00b      	b.n	800141c <DCD_EP_Open+0x54>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800140a:	4613      	mov	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4413      	add	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800141c:	78fb      	ldrb	r3, [r7, #3]
 800141e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001422:	b2da      	uxtb	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8001428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	09db      	lsrs	r3, r3, #7
 8001430:	b2db      	uxtb	r3, r3
 8001432:	461a      	mov	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8001438:	883a      	ldrh	r2, [r7, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	78ba      	ldrb	r2, [r7, #2]
 8001442:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	785b      	ldrb	r3, [r3, #1]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d004      	beq.n	8001456 <DCD_EP_Open+0x8e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b29a      	uxth	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 8001456:	78bb      	ldrb	r3, [r7, #2]
 8001458:	2b02      	cmp	r3, #2
 800145a:	d102      	bne.n	8001462 <DCD_EP_Open+0x9a>
  {
    ep->data_pid_start = 0;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2200      	movs	r2, #0
 8001460:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 8001462:	68f9      	ldr	r1, [r7, #12]
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 fed3 	bl	8002210 <USB_OTG_EPActivate>
  return 0;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8001480:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001484:	2b00      	cmp	r3, #0
 8001486:	da0c      	bge.n	80014a2 <DCD_EP_Close+0x2e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8001488:	78fb      	ldrb	r3, [r7, #3]
 800148a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800148e:	4613      	mov	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4413      	add	r3, r2
 8001494:	00db      	lsls	r3, r3, #3
 8001496:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	4413      	add	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	e00b      	b.n	80014ba <DCD_EP_Close+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 80014a2:	78fb      	ldrb	r3, [r7, #3]
 80014a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80014a8:	4613      	mov	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	4413      	add	r3, r2
 80014b8:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	701a      	strb	r2, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 80014c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	09db      	lsrs	r3, r3, #7
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	461a      	mov	r2, r3
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 80014d6:	68f9      	ldr	r1, [r7, #12]
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f000 ff07 	bl	80022ec <USB_OTG_EPDeactivate>
  return 0;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	461a      	mov	r2, r3
 80014f4:	460b      	mov	r3, r1
 80014f6:	72fb      	strb	r3, [r7, #11]
 80014f8:	4613      	mov	r3, r2
 80014fa:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 80014fc:	7afb      	ldrb	r3, [r7, #11]
 80014fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001502:	4613      	mov	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	4413      	add	r3, r2
 8001512:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 800151a:	893a      	ldrh	r2, [r7, #8]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	2200      	movs	r2, #0
 8001524:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2200      	movs	r2, #0
 800152a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 800152c:	7afb      	ldrb	r3, [r7, #11]
 800152e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001532:	b2da      	uxtb	r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	78db      	ldrb	r3, [r3, #3]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d102      	bne.n	8001546 <DCD_EP_PrepareRx+0x5e>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d104      	bne.n	8001558 <DCD_EP_PrepareRx+0x70>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800154e:	6979      	ldr	r1, [r7, #20]
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f001 f851 	bl	80025f8 <USB_OTG_EP0StartXfer>
 8001556:	e003      	b.n	8001560 <DCD_EP_PrepareRx+0x78>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8001558:	6979      	ldr	r1, [r7, #20]
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 ff0c 	bl	8002378 <USB_OTG_EPStartXfer>
  }
  return 0;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop

0800156c <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	460b      	mov	r3, r1
 800157a:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800157c:	7afb      	ldrb	r3, [r7, #11]
 800157e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	4413      	add	r3, r2
 8001592:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	2201      	movs	r2, #1
 8001598:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 800159a:	7afb      	ldrb	r3, [r7, #11]
 800159c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	2200      	movs	r2, #0
 80015b6:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d104      	bne.n	80015d0 <DCD_EP_Tx+0x64>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 80015c6:	6979      	ldr	r1, [r7, #20]
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	f001 f815 	bl	80025f8 <USB_OTG_EP0StartXfer>
 80015ce:	e003      	b.n	80015d8 <DCD_EP_Tx+0x6c>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 80015d0:	6979      	ldr	r1, [r7, #20]
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f000 fed0 	bl	8002378 <USB_OTG_EPStartXfer>
  }
  return 0;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop

080015e4 <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 80015f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	da0c      	bge.n	8001612 <DCD_EP_Stall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80015fe:	4613      	mov	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	e009      	b.n	8001626 <DCD_EP_Stall+0x42>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8001612:	78fa      	ldrb	r2, [r7, #3]
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2201      	movs	r2, #1
 800162a:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001632:	b2da      	uxtb	r2, r3
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8001638:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800163c:	b2db      	uxtb	r3, r3
 800163e:	09db      	lsrs	r3, r3, #7
 8001640:	b2db      	uxtb	r3, r3
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 8001648:	68f9      	ldr	r1, [r7, #12]
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f001 f8be 	bl	80027cc <USB_OTG_EPSetStall>
  return (0);
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop

0800165c <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	460b      	mov	r3, r1
 8001666:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8001668:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800166c:	2b00      	cmp	r3, #0
 800166e:	da0c      	bge.n	800168a <DCD_EP_ClrStall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 8001670:	78fb      	ldrb	r3, [r7, #3]
 8001672:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001676:	4613      	mov	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	4413      	add	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	4413      	add	r3, r2
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	e009      	b.n	800169e <DCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800168a:	78fa      	ldrb	r2, [r7, #3]
 800168c:	4613      	mov	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 80016b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	09db      	lsrs	r3, r3, #7
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 80016c0:	68f9      	ldr	r1, [r7, #12]
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f001 f8c6 	bl	8002854 <USB_OTG_EPClearStall>
  return (0);
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop

080016d4 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 80016e4:	78fb      	ldrb	r3, [r7, #3]
 80016e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	89bb      	ldrh	r3, [r7, #12]
 80016ee:	f362 130a 	bfi	r3, r2, #4, #7
 80016f2:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6912      	ldr	r2, [r2, #16]
 80016fc:	6811      	ldr	r1, [r2, #0]
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <USB_OTG_EnableCommonInt>:
*         Initializes the commmon interrupts, used in both device and modes
* @param  pdev : Selected device
* @retval None
*/
static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	f04f 32ff 	mov.w	r2, #4294967295
 8001724:	605a      	str	r2, [r3, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	f04f 32ff 	mov.w	r2, #4294967295
 800172e:	615a      	str	r2, [r3, #20]
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001736:	73fb      	strb	r3, [r7, #15]
  int_mask.b.usbsuspend = 1; 
 8001738:	7b7b      	ldrb	r3, [r7, #13]
 800173a:	f043 0308 	orr.w	r3, r3, #8
 800173e:	737b      	strb	r3, [r7, #13]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	68fa      	ldr	r2, [r7, #12]
 8001746:	619a      	str	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 8001768:	2003      	movs	r0, #3
 800176a:	f002 fd6f 	bl	800424c <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	3301      	adds	r3, #1
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	4a18      	ldr	r2, [pc, #96]	; (80017e0 <USB_OTG_CoreReset+0x8c>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d901      	bls.n	8001788 <USB_OTG_CoreReset+0x34>
    {
      return USB_OTG_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	e026      	b.n	80017d6 <USB_OTG_CoreReset+0x82>
    }
  }
  while (greset.b.ahbidle == 0);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0e9      	beq.n	8001768 <USB_OTG_CoreReset+0x14>
  /* Core Soft Reset */
  count = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
  greset.b.csftrst = 1;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	3301      	adds	r3, #1
 80017b4:	617b      	str	r3, [r7, #20]
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <USB_OTG_CoreReset+0x8c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d806      	bhi.n	80017cc <USB_OTG_CoreReset+0x78>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d0ee      	beq.n	80017a8 <USB_OTG_CoreReset+0x54>
 80017ca:	e000      	b.n	80017ce <USB_OTG_CoreReset+0x7a>
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 80017cc:	bf00      	nop
    }
  }
  while (greset.b.csftrst == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80017ce:	2003      	movs	r0, #3
 80017d0:	f002 fd3c 	bl	800424c <USB_OTG_BSP_uDelay>
  return status;
 80017d4:	7cfb      	ldrb	r3, [r7, #19]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	00030d40 	.word	0x00030d40

080017e4 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b089      	sub	sp, #36	; 0x24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	4611      	mov	r1, r2
 80017f0:	461a      	mov	r2, r3
 80017f2:	460b      	mov	r3, r1
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	4613      	mov	r3, r2
 80017f8:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	78db      	ldrb	r3, [r3, #3]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d122      	bne.n	800184c <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800180e:	88bb      	ldrh	r3, [r7, #4]
 8001810:	3303      	adds	r3, #3
 8001812:	2b00      	cmp	r3, #0
 8001814:	da00      	bge.n	8001818 <USB_OTG_WritePacket+0x34>
 8001816:	3303      	adds	r3, #3
 8001818:	109b      	asrs	r3, r3, #2
 800181a:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	3332      	adds	r3, #50	; 0x32
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++, src+=4)
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	e009      	b.n	8001844 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	601a      	str	r2, [r3, #0]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	3301      	adds	r3, #1
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	3304      	adds	r3, #4
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	429a      	cmp	r2, r3
 800184a:	d3f1      	bcc.n	8001830 <USB_OTG_WritePacket+0x4c>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
    }
  }
  return status;
 800184c:	7efb      	ldrb	r3, [r7, #27]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	; 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800185c:	b480      	push	{r7}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	4613      	mov	r3, r2
 8001868:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	3303      	adds	r3, #3
 8001872:	2b00      	cmp	r3, #0
 8001874:	da00      	bge.n	8001878 <USB_OTG_ReadPacket+0x1c>
 8001876:	3303      	adds	r3, #3
 8001878:	109b      	asrs	r3, r3, #2
 800187a:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001882:	617b      	str	r3, [r7, #20]
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001884:	2300      	movs	r3, #0
 8001886:	61fb      	str	r3, [r7, #28]
 8001888:	e009      	b.n	800189e <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	601a      	str	r2, [r3, #0]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	3301      	adds	r3, #1
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	3304      	adds	r3, #4
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	69fa      	ldr	r2, [r7, #28]
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d3f1      	bcc.n	800188a <USB_OTG_ReadPacket+0x2e>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
 80018a6:	68bb      	ldr	r3, [r7, #8]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3724      	adds	r7, #36	; 0x24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	70fb      	strb	r3, [r7, #3]
  uint32_t i , baseAddress = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]
  USB_OTG_STS status = USB_OTG_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	73fb      	strb	r3, [r7, #15]
  
  pdev->cfg.dma_enable       = 0;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	70da      	strb	r2, [r3, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	709a      	strb	r2, [r3, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2240      	movs	r2, #64	; 0x40
 80018d8:	809a      	strh	r2, [r3, #4]
    
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d113      	bne.n	8001908 <USB_OTG_SelectCore+0x54>
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 80018e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80018e4:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2201      	movs	r2, #1
 80018ea:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 8 ;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2208      	movs	r2, #8
 80018f0:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2204      	movs	r2, #4
 80018f6:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018fe:	80da      	strh	r2, [r3, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2202      	movs	r2, #2
 8001904:	721a      	strb	r2, [r3, #8]
 8001906:	e011      	b.n	800192c <USB_OTG_SelectCore+0x78>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10e      	bne.n	800192c <USB_OTG_SelectCore+0x78>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 800190e:	4b45      	ldr	r3, [pc, #276]	; (8001a24 <USB_OTG_SelectCore+0x170>)
 8001910:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 12 ;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	220c      	movs	r2, #12
 800191c:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2206      	movs	r2, #6
 8001922:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800192a:	80da      	strh	r2, [r3, #6]
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	60da      	str	r2, [r3, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001938:	461a      	mov	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	611a      	str	r2, [r3, #16]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e01c      	b.n	800197e <USB_OTG_SelectCore+0xca>
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	015a      	lsls	r2, r3, #5
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4413      	add	r3, r2
 800194c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 8001950:	4619      	mov	r1, r3
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	3304      	adds	r3, #4
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	6099      	str	r1, [r3, #8]
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	015a      	lsls	r2, r3, #5
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	4413      	add	r3, r2
 8001966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800196a:	4619      	mov	r1, r3
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	3314      	adds	r3, #20
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	6059      	str	r1, [r3, #4]
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	785b      	ldrb	r3, [r3, #1]
 8001982:	461a      	mov	r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	429a      	cmp	r2, r3
 8001988:	d8dc      	bhi.n	8001944 <USB_OTG_SelectCore+0x90>
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	615a      	str	r2, [r3, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800199c:	461a      	mov	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	e00f      	b.n	80019ca <USB_OTG_SelectCore+0x116>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	015a      	lsls	r2, r3, #5
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	4413      	add	r3, r2
 80019b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 80019b6:	4619      	mov	r1, r3
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	3322      	adds	r3, #34	; 0x22
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	6099      	str	r1, [r3, #8]
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	3301      	adds	r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	461a      	mov	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d8e9      	bhi.n	80019aa <USB_OTG_SelectCore+0xf6>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	e00f      	b.n	80019fc <USB_OTG_SelectCore+0x148>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	031a      	lsls	r2, r3, #12
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	4413      	add	r3, r2
 80019e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019e8:	4619      	mov	r1, r3
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	3332      	adds	r3, #50	; 0x32
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	4413      	add	r3, r2
 80019f4:	6099      	str	r1, [r3, #8]
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3301      	adds	r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d8e9      	bhi.n	80019dc <USB_OTG_SelectCore+0x128>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8001a0e:	461a      	mov	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  
  return status;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	371c      	adds	r7, #28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	40040000 	.word	0x40040000

08001a28 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8001a30:	2300      	movs	r3, #0
 8001a32:	77fb      	strb	r3, [r7, #31]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GI2CCTL_TypeDef  i2cctl;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  usbcfg.d32 = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61bb      	str	r3, [r7, #24]
  gccfg.d32 = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  ahbcfg.d32 = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60fb      	str	r3, [r7, #12]
  

  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	7a1b      	ldrb	r3, [r3, #8]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d14f      	bne.n	8001ae8 <USB_OTG_CoreInit+0xc0>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4e:	617b      	str	r3, [r7, #20]
    gccfg.b.pwdn = 0;
 8001a50:	7dbb      	ldrb	r3, [r7, #22]
 8001a52:	f36f 0300 	bfc	r3, #0, #1
 8001a56:	75bb      	strb	r3, [r7, #22]
    
    if (pdev->cfg.Sof_output)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7a5b      	ldrb	r3, [r3, #9]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d003      	beq.n	8001a68 <USB_OTG_CoreInit+0x40>
    {
      gccfg.b.sofouten = 1;   
 8001a60:	7dbb      	ldrb	r3, [r7, #22]
 8001a62:	f043 0310 	orr.w	r3, r3, #16
 8001a66:	75bb      	strb	r3, [r7, #22]
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	61bb      	str	r3, [r7, #24]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 8001a7c:	7e3b      	ldrb	r3, [r7, #24]
 8001a7e:	f36f 1386 	bfc	r3, #6, #1
 8001a82:	763b      	strb	r3, [r7, #24]
#else
 #ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
 #endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 8001a84:	7ebb      	ldrb	r3, [r7, #26]
 8001a86:	f36f 1386 	bfc	r3, #6, #1
 8001a8a:	76bb      	strb	r3, [r7, #26]
    usbcfg.b.ulpi_utmi_sel     = 1; /* ULPI seleInterfacect */
 8001a8c:	7e3b      	ldrb	r3, [r7, #24]
 8001a8e:	f043 0310 	orr.w	r3, r3, #16
 8001a92:	763b      	strb	r3, [r7, #24]
    
    usbcfg.b.phyif             = 0; /* 8 bits */
 8001a94:	7e3b      	ldrb	r3, [r7, #24]
 8001a96:	f36f 03c3 	bfc	r3, #3, #1
 8001a9a:	763b      	strb	r3, [r7, #24]
    usbcfg.b.ddrsel            = 0; /* single data rate */
 8001a9c:	7e3b      	ldrb	r3, [r7, #24]
 8001a9e:	f36f 13c7 	bfc	r3, #7, #1
 8001aa2:	763b      	strb	r3, [r7, #24]
    
    usbcfg.b.ulpi_fsls = 0;
 8001aa4:	7ebb      	ldrb	r3, [r7, #26]
 8001aa6:	f36f 0341 	bfc	r3, #1, #1
 8001aaa:	76bb      	strb	r3, [r7, #26]
    usbcfg.b.ulpi_clk_sus_m = 0;
 8001aac:	7ebb      	ldrb	r3, [r7, #26]
 8001aae:	f36f 03c3 	bfc	r3, #3, #1
 8001ab2:	76bb      	strb	r3, [r7, #26]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff fe49 	bl	8001754 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	78db      	ldrb	r3, [r3, #3]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	f040 8082 	bne.w	8001bd0 <USB_OTG_CoreInit+0x1a8>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8001acc:	7b3b      	ldrb	r3, [r7, #12]
 8001ace:	2205      	movs	r2, #5
 8001ad0:	f362 0344 	bfi	r3, r2, #1, #4
 8001ad4:	733b      	strb	r3, [r7, #12]
      ahbcfg.b.dmaenable = 1;
 8001ad6:	7b3b      	ldrb	r3, [r7, #12]
 8001ad8:	f043 0320 	orr.w	r3, r3, #32
 8001adc:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	e073      	b.n	8001bd0 <USB_OTG_CoreInit+0x1a8>
    }    
  }
  else /* FS interface (embedded Phy or I2C Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	61bb      	str	r3, [r7, #24]
    usbcfg.b.physel  = 1; /* FS Interface */
 8001af0:	7e3b      	ldrb	r3, [r7, #24]
 8001af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001af6:	763b      	strb	r3, [r7, #24]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	60da      	str	r2, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff fe27 	bl	8001754 <USB_OTG_CoreReset>
    /* Enable the I2C interface and deactivate the power down*/
    gccfg.d32 = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
    gccfg.b.pwdn = 1;
 8001b0a:	7dbb      	ldrb	r3, [r7, #22]
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	75bb      	strb	r3, [r7, #22]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	7a1b      	ldrb	r3, [r3, #8]
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d103      	bne.n	8001b22 <USB_OTG_CoreInit+0xfa>
    {
      gccfg.b.i2cifen = 1;
 8001b1a:	7dbb      	ldrb	r3, [r7, #22]
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	75bb      	strb	r3, [r7, #22]
    }   
    gccfg.b.vbussensingA = 1 ;
 8001b22:	7dbb      	ldrb	r3, [r7, #22]
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	75bb      	strb	r3, [r7, #22]
    gccfg.b.vbussensingB = 1 ;     
 8001b2a:	7dbb      	ldrb	r3, [r7, #22]
 8001b2c:	f043 0308 	orr.w	r3, r3, #8
 8001b30:	75bb      	strb	r3, [r7, #22]
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 8001b32:	7dbb      	ldrb	r3, [r7, #22]
 8001b34:	f043 0320 	orr.w	r3, r3, #32
 8001b38:	75bb      	strb	r3, [r7, #22]
#endif    
    
    if(pdev->cfg.Sof_output)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	7a5b      	ldrb	r3, [r3, #9]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <USB_OTG_CoreInit+0x122>
    {
      gccfg.b.sofouten = 1;  
 8001b42:	7dbb      	ldrb	r3, [r7, #22]
 8001b44:	f043 0310 	orr.w	r3, r3, #16
 8001b48:	75bb      	strb	r3, [r7, #22]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 8001b52:	2014      	movs	r0, #20
 8001b54:	f002 fb9e 	bl	8004294 <USB_OTG_BSP_mDelay>
    /* Program GUSBCFG.OtgUtmifsSel to I2C*/
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	61bb      	str	r3, [r7, #24]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	7a1b      	ldrb	r3, [r3, #8]
 8001b64:	2b03      	cmp	r3, #3
 8001b66:	d103      	bne.n	8001b70 <USB_OTG_CoreInit+0x148>
    {
      usbcfg.b.otgutmifssel = 1;
 8001b68:	7ebb      	ldrb	r3, [r7, #26]
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	76bb      	strb	r3, [r7, #26]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	60da      	str	r2, [r3, #12]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7a1b      	ldrb	r3, [r3, #8]
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d127      	bne.n	8001bd0 <USB_OTG_CoreInit+0x1a8>
    {
      /*Program GI2CCTL.I2CEn*/
      i2cctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GI2CCTL);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	613b      	str	r3, [r7, #16]
      i2cctl.b.i2cdevaddr = 1;
 8001b88:	7cfb      	ldrb	r3, [r7, #19]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f362 0383 	bfi	r3, r2, #2, #2
 8001b90:	74fb      	strb	r3, [r7, #19]
      i2cctl.b.i2cen = 0;
 8001b92:	7cbb      	ldrb	r3, [r7, #18]
 8001b94:	f36f 13c7 	bfc	r3, #7, #1
 8001b98:	74bb      	strb	r3, [r7, #18]
      i2cctl.b.dat_se0 = 1;
 8001b9a:	7cfb      	ldrb	r3, [r7, #19]
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	74fb      	strb	r3, [r7, #19]
      i2cctl.b.addr = 0x2D;
 8001ba2:	7cbb      	ldrb	r3, [r7, #18]
 8001ba4:	222d      	movs	r2, #45	; 0x2d
 8001ba6:	f362 0306 	bfi	r3, r2, #0, #7
 8001baa:	74bb      	strb	r3, [r7, #18]
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	631a      	str	r2, [r3, #48]	; 0x30
      
      USB_OTG_BSP_mDelay(200);
 8001bb4:	20c8      	movs	r0, #200	; 0xc8
 8001bb6:	f002 fb6d 	bl	8004294 <USB_OTG_BSP_mDelay>
      
      i2cctl.b.i2cen = 1;
 8001bba:	7cbb      	ldrb	r3, [r7, #18]
 8001bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bc0:	74bb      	strb	r3, [r7, #18]
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	631a      	str	r2, [r3, #48]	; 0x30
      USB_OTG_BSP_mDelay(200);
 8001bca:	20c8      	movs	r0, #200	; 0xc8
 8001bcc:	f002 fb62 	bl	8004294 <USB_OTG_BSP_mDelay>
    }
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	78db      	ldrb	r3, [r3, #3]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d110      	bne.n	8001bfa <USB_OTG_CoreInit+0x1d2>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	60fb      	str	r3, [r7, #12]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8001be0:	7b3b      	ldrb	r3, [r7, #12]
 8001be2:	2205      	movs	r2, #5
 8001be4:	f362 0344 	bfi	r3, r2, #1, #4
 8001be8:	733b      	strb	r3, [r7, #12]
    ahbcfg.b.dmaenable = 1;
 8001bea:	7b3b      	ldrb	r3, [r7, #12]
 8001bec:	f043 0320 	orr.w	r3, r3, #32
 8001bf0:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	609a      	str	r2, [r3, #8]
  usbcfg.b.hnpcap = 1;
  usbcfg.b.srpcap = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  return status;
 8001bfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3720      	adds	r7, #32
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 8001c14:	7a3b      	ldrb	r3, [r7, #8]
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	68d2      	ldr	r2, [r2, #12]
 8001c24:	6891      	ldr	r1, [r2, #8]
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	609a      	str	r2, [r3, #8]
  return status;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop

08001c3c <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 8001c4c:	7a3b      	ldrb	r3, [r7, #8]
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	68d2      	ldr	r2, [r2, #12]
 8001c5c:	6891      	ldr	r1, [r2, #8]
 8001c5e:	68ba      	ldr	r2, [r7, #8]
 8001c60:	43d2      	mvns	r2, r2
 8001c62:	400a      	ands	r2, r1
 8001c64:	609a      	str	r2, [r3, #8]
  return status;
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f043 0320 	orr.w	r3, r3, #32
 8001c90:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f362 138a 	bfi	r3, r2, #6, #5
 8001ca2:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	4a09      	ldr	r2, [pc, #36]	; (8001ce4 <USB_OTG_FlushTxFifo+0x70>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d806      	bhi.n	8001cd0 <USB_OTG_FlushTxFifo+0x5c>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d0ee      	beq.n	8001cac <USB_OTG_FlushTxFifo+0x38>
 8001cce:	e000      	b.n	8001cd2 <USB_OTG_FlushTxFifo+0x5e>
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 8001cd0:	bf00      	nop
    }
  }
  while (greset.b.txfflsh == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8001cd2:	2003      	movs	r0, #3
 8001cd4:	f002 faba 	bl	800424c <USB_OTG_BSP_uDelay>
  return status;
 8001cd8:	7cfb      	ldrb	r3, [r7, #19]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	00030d40 	.word	0x00030d40

08001ce8 <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  greset.b.rxfflsh = 1;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f043 0310 	orr.w	r3, r3, #16
 8001d02:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	3301      	adds	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <USB_OTG_FlushRxFifo+0x5c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d806      	bhi.n	8001d30 <USB_OTG_FlushRxFifo+0x48>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d0ee      	beq.n	8001d0c <USB_OTG_FlushRxFifo+0x24>
 8001d2e:	e000      	b.n	8001d32 <USB_OTG_FlushRxFifo+0x4a>
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 8001d30:	bf00      	nop
    }
  }
  while (greset.b.rxfflsh == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8001d32:	2003      	movs	r0, #3
 8001d34:	f002 fa8a 	bl	800424c <USB_OTG_BSP_uDelay>
  return status;
 8001d38:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	00030d40 	.word	0x00030d40

08001d48 <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	70fb      	strb	r3, [r7, #3]
  USB_OTG_STS status = USB_OTG_OK;
 8001d54:	2300      	movs	r3, #0
 8001d56:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	60bb      	str	r3, [r7, #8]
  
  usbcfg.b.force_host = 0;
 8001d60:	7afb      	ldrb	r3, [r7, #11]
 8001d62:	f36f 1345 	bfc	r3, #5, #1
 8001d66:	72fb      	strb	r3, [r7, #11]
  usbcfg.b.force_dev = 0;
 8001d68:	7afb      	ldrb	r3, [r7, #11]
 8001d6a:	f36f 1386 	bfc	r3, #6, #1
 8001d6e:	72fb      	strb	r3, [r7, #11]
  
  if ( mode == HOST_MODE)
 8001d70:	78fb      	ldrb	r3, [r7, #3]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d104      	bne.n	8001d80 <USB_OTG_SetCurrentMode+0x38>
  {
    usbcfg.b.force_host = 1;
 8001d76:	7afb      	ldrb	r3, [r7, #11]
 8001d78:	f043 0320 	orr.w	r3, r3, #32
 8001d7c:	72fb      	strb	r3, [r7, #11]
 8001d7e:	e006      	b.n	8001d8e <USB_OTG_SetCurrentMode+0x46>
  }
  else if ( mode == DEVICE_MODE)
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d103      	bne.n	8001d8e <USB_OTG_SetCurrentMode+0x46>
  {
    usbcfg.b.force_dev = 1;
 8001d86:	7afb      	ldrb	r3, [r7, #11]
 8001d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d8c:	72fb      	strb	r3, [r7, #11]
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	60da      	str	r2, [r3, #12]
  USB_OTG_BSP_mDelay(50);
 8001d96:	2032      	movs	r0, #50	; 0x32
 8001d98:	f002 fa7c 	bl	8004294 <USB_OTG_BSP_mDelay>
  return status;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop

08001da8 <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	f003 0301 	and.w	r3, r3, #1
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop

08001dc8 <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ffe9 	bl	8001da8 <USB_OTG_GetMode>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	bf14      	ite	ne
 8001ddc:	2301      	movne	r3, #1
 8001dde:	2300      	moveq	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop

08001dec <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]
  return v;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop

08001e1c <USB_OTG_InitDevSpeed>:
*         depending the PHY type and the enumeration speed of the device.
* @param  pdev : Selected device
* @retval : None
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	60fb      	str	r3, [r7, #12]
  dcfg.b.devspd = speed;
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	7b3b      	ldrb	r3, [r7, #12]
 8001e3a:	f362 0301 	bfi	r3, r2, #0, #2
 8001e3e:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	601a      	str	r2, [r3, #0]
}
 8001e48:	bf00      	nop
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08c      	sub	sp, #48	; 0x30
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status       = USB_OTG_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  USB_OTG_FSIZ_TypeDef    nptxfifosize;
  USB_OTG_FSIZ_TypeDef    txfifosize;
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
  dcfg.d32 = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	623b      	str	r3, [r7, #32]
  nptxfifosize.d32 = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
  txfifosize.d32 = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61bb      	str	r3, [r7, #24]
  msk.d32 = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	623b      	str	r3, [r7, #32]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 8001e88:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e8c:	f36f 03c4 	bfc	r3, #3, #2
 8001e90:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	691b      	ldr	r3, [r3, #16]
 8001e98:	6a3a      	ldr	r2, [r7, #32]
 8001e9a:	601a      	str	r2, [r3, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	7adb      	ldrb	r3, [r3, #11]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d133      	bne.n	8001f0c <USB_OTG_CoreInitDev+0xb8>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 8001ea4:	2103      	movs	r1, #3
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff ffb8 	bl	8001e1c <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	2280      	movs	r2, #128	; 0x80
 8001eb2:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 8001eb4:	2340      	movs	r3, #64	; 0x40
 8001eb6:	83fb      	strh	r3, [r7, #30]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 8001eb8:	2380      	movs	r3, #128	; 0x80
 8001eba:	83bb      	strh	r3, [r7, #28]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	69fa      	ldr	r2, [r7, #28]
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 8001ec4:	8bba      	ldrh	r2, [r7, #28]
 8001ec6:	8bfb      	ldrh	r3, [r7, #30]
 8001ec8:	4413      	add	r3, r2
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 8001ece:	2380      	movs	r3, #128	; 0x80
 8001ed0:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 8001edc:	8b3a      	ldrh	r2, [r7, #24]
 8001ede:	8b7b      	ldrh	r3, [r7, #26]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
 8001ef4:	8b3a      	ldrh	r2, [r7, #24]
 8001ef6:	8b7b      	ldrh	r3, [r7, #26]
 8001ef8:	4413      	add	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 8001efe:	2300      	movs	r3, #0
 8001f00:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 8001f0c:	2110      	movs	r1, #16
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff feb0 	bl	8001c74 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff fee7 	bl	8001ce8 <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f32:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	61da      	str	r2, [r3, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f40:	e03a      	b.n	8001fb8 <USB_OTG_CoreInitDev+0x164>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f46:	3304      	adds	r3, #4
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	627b      	str	r3, [r7, #36]	; 0x24
    if (depctl.b.epena)
 8001f52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00e      	beq.n	8001f7e <USB_OTG_CoreInitDev+0x12a>
    {
      depctl.d32 = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
      depctl.b.epdis = 1;
 8001f64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      depctl.b.snak = 1;
 8001f70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f74:	f043 0308 	orr.w	r3, r3, #8
 8001f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001f7c:	e001      	b.n	8001f82 <USB_OTG_CoreInitDev+0x12e>
    }
    else
    {
      depctl.d32 = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f86:	3304      	adds	r3, #4
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f90:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f96:	3304      	adds	r3, #4
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	22ff      	movs	r2, #255	; 0xff
 8001fb0:	609a      	str	r2, [r3, #8]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8001fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	785b      	ldrb	r3, [r3, #1]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d8be      	bhi.n	8001f42 <USB_OTG_CoreInitDev+0xee>
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fc8:	e035      	b.n	8002036 <USB_OTG_CoreInitDev+0x1e2>
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fce:	3314      	adds	r3, #20
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	60fb      	str	r3, [r7, #12]
    if (depctl.b.epena)
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00a      	beq.n	8001ffc <USB_OTG_CoreInitDev+0x1a8>
    {
      depctl.d32 = 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
      depctl.b.epdis = 1;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ff0:	73fb      	strb	r3, [r7, #15]
      depctl.b.snak = 1;
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	73fb      	strb	r3, [r7, #15]
 8001ffa:	e001      	b.n	8002000 <USB_OTG_CoreInitDev+0x1ac>
    }
    else
    {
      depctl.d32 = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002004:	3314      	adds	r3, #20
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002014:	3314      	adds	r3, #20
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002024:	3314      	adds	r3, #20
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	22ff      	movs	r2, #255	; 0xff
 800202e:	609a      	str	r2, [r3, #8]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8002030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002032:	3301      	adds	r3, #1
 8002034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	785b      	ldrb	r3, [r3, #1]
 800203a:	461a      	mov	r2, r3
 800203c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800203e:	429a      	cmp	r2, r3
 8002040:	d8c3      	bhi.n	8001fca <USB_OTG_CoreInitDev+0x176>
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  msk.d32 = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  msk.b.txfifoundrn = 1;
 8002046:	7d7b      	ldrb	r3, [r7, #21]
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	757b      	strb	r3, [r7, #21]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6912      	ldr	r2, [r2, #16]
 8002056:	6911      	ldr	r1, [r2, #16]
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	43d2      	mvns	r2, r2
 800205c:	4011      	ands	r1, r2
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	430a      	orrs	r2, r1
 8002062:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	78db      	ldrb	r3, [r3, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d11b      	bne.n	80020a4 <USB_OTG_CoreInitDev+0x250>
  {
    dthrctl.d32 = 0;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
    dthrctl.b.non_iso_thr_en = 1;
 8002070:	7c3b      	ldrb	r3, [r7, #16]
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	743b      	strb	r3, [r7, #16]
    dthrctl.b.iso_thr_en = 1;
 8002078:	7c3b      	ldrb	r3, [r7, #16]
 800207a:	f043 0302 	orr.w	r3, r3, #2
 800207e:	743b      	strb	r3, [r7, #16]
    dthrctl.b.tx_thr_len = 64;
 8002080:	8a3b      	ldrh	r3, [r7, #16]
 8002082:	2240      	movs	r2, #64	; 0x40
 8002084:	f362 038a 	bfi	r3, r2, #2, #9
 8002088:	823b      	strh	r3, [r7, #16]
    dthrctl.b.rx_thr_en = 1;
 800208a:	7cbb      	ldrb	r3, [r7, #18]
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	74bb      	strb	r3, [r7, #18]
    dthrctl.b.rx_thr_len = 64;
 8002092:	8a7b      	ldrh	r3, [r7, #18]
 8002094:	2240      	movs	r2, #64	; 0x40
 8002096:	f362 0349 	bfi	r3, r2, #1, #9
 800209a:	827b      	strh	r3, [r7, #18]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f807 	bl	80020b8 <USB_OTG_EnableDevInt>
  return status;
 80020aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3730      	adds	r7, #48	; 0x30
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop

080020b8 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 80020c0:	2300      	movs	r3, #0
 80020c2:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60bb      	str	r3, [r7, #8]
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2200      	movs	r2, #0
 80020ce:	619a      	str	r2, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f04f 32ff 	mov.w	r2, #4294967295
 80020d8:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff fb18 	bl	8001710 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	78db      	ldrb	r3, [r3, #3]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d103      	bne.n	80020f0 <USB_OTG_EnableDevInt+0x38>
  {
    intmsk.b.rxstsqlvl = 1;
 80020e8:	7a3b      	ldrb	r3, [r7, #8]
 80020ea:	f043 0310 	orr.w	r3, r3, #16
 80020ee:	723b      	strb	r3, [r7, #8]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
 80020f0:	7a7b      	ldrb	r3, [r7, #9]
 80020f2:	f043 0308 	orr.w	r3, r3, #8
 80020f6:	727b      	strb	r3, [r7, #9]
  intmsk.b.usbreset   = 1;
 80020f8:	7a7b      	ldrb	r3, [r7, #9]
 80020fa:	f043 0310 	orr.w	r3, r3, #16
 80020fe:	727b      	strb	r3, [r7, #9]
  intmsk.b.enumdone   = 1;
 8002100:	7a7b      	ldrb	r3, [r7, #9]
 8002102:	f043 0320 	orr.w	r3, r3, #32
 8002106:	727b      	strb	r3, [r7, #9]
  intmsk.b.inepintr   = 1;
 8002108:	7abb      	ldrb	r3, [r7, #10]
 800210a:	f043 0304 	orr.w	r3, r3, #4
 800210e:	72bb      	strb	r3, [r7, #10]
  intmsk.b.outepintr  = 1;
 8002110:	7abb      	ldrb	r3, [r7, #10]
 8002112:	f043 0308 	orr.w	r3, r3, #8
 8002116:	72bb      	strb	r3, [r7, #10]
  intmsk.b.sofintr    = 1; 
 8002118:	7a3b      	ldrb	r3, [r7, #8]
 800211a:	f043 0308 	orr.w	r3, r3, #8
 800211e:	723b      	strb	r3, [r7, #8]

  intmsk.b.incomplisoin    = 1; 
 8002120:	7abb      	ldrb	r3, [r7, #10]
 8002122:	f043 0310 	orr.w	r3, r3, #16
 8002126:	72bb      	strb	r3, [r7, #10]
  intmsk.b.incomplisoout    = 1;   
 8002128:	7abb      	ldrb	r3, [r7, #10]
 800212a:	f043 0320 	orr.w	r3, r3, #32
 800212e:	72bb      	strb	r3, [r7, #10]
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	68d2      	ldr	r2, [r2, #12]
 8002138:	6991      	ldr	r1, [r2, #24]
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	43d2      	mvns	r2, r2
 800213e:	4011      	ands	r1, r2
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	430a      	orrs	r2, r1
 8002144:	619a      	str	r2, [r3, #24]
  return status;
 8002146:	7bfb      	ldrb	r3, [r7, #15]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3710      	adds	r7, #16
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 8002158:	2300      	movs	r3, #0
 800215a:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 8002164:	7a3b      	ldrb	r3, [r7, #8]
 8002166:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800216a:	b2db      	uxtb	r3, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d009      	beq.n	8002184 <USB_OTG_GetDeviceSpeed+0x34>
 8002170:	2b03      	cmp	r3, #3
 8002172:	d004      	beq.n	800217e <USB_OTG_GetDeviceSpeed+0x2e>
 8002174:	2b01      	cmp	r3, #1
 8002176:	d002      	beq.n	800217e <USB_OTG_GetDeviceSpeed+0x2e>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 8002178:	2303      	movs	r3, #3
 800217a:	73fb      	strb	r3, [r7, #15]
    break;
 800217c:	e005      	b.n	800218a <USB_OTG_GetDeviceSpeed+0x3a>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 800217e:	2302      	movs	r3, #2
 8002180:	73fb      	strb	r3, [r7, #15]
    break;
 8002182:	e002      	b.n	800218a <USB_OTG_GetDeviceSpeed+0x3a>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
    break;
 8002188:	bf00      	nop
  }
  
  return speed;
 800218a:	7bfb      	ldrb	r3, [r7, #15]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	691b      	ldr	r3, [r3, #16]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 80021b8:	7c3b      	ldrb	r3, [r7, #16]
 80021ba:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d004      	beq.n	80021ce <USB_OTG_EP0Activate+0x36>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 80021c4:	89bb      	ldrh	r3, [r7, #12]
 80021c6:	f36f 030a 	bfc	r3, #0, #11
 80021ca:	81bb      	strh	r3, [r7, #12]
    break;
 80021cc:	e005      	b.n	80021da <USB_OTG_EP0Activate+0x42>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 80021ce:	89bb      	ldrh	r3, [r7, #12]
 80021d0:	2203      	movs	r2, #3
 80021d2:	f362 030a 	bfi	r3, r2, #0, #11
 80021d6:	81bb      	strh	r3, [r7, #12]
    break;
 80021d8:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 80021e2:	7a7b      	ldrb	r3, [r7, #9]
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	6912      	ldr	r2, [r2, #16]
 80021f2:	6851      	ldr	r1, [r2, #4]
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	43d2      	mvns	r2, r2
 80021f8:	4011      	ands	r1, r2
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	605a      	str	r2, [r3, #4]
  return status;
 8002200:	7dfb      	ldrb	r3, [r7, #23]
}
 8002202:	4618      	mov	r0, r3
 8002204:	371c      	adds	r7, #28
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop

08002210 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800221a:	2300      	movs	r3, #0
 800221c:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 8002222:	2300      	movs	r3, #0
 8002224:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	785b      	ldrb	r3, [r3, #1]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d10f      	bne.n	800224e <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	2301      	movs	r3, #1
 8002246:	4093      	lsls	r3, r2
 8002248:	b29b      	uxth	r3, r3
 800224a:	813b      	strh	r3, [r7, #8]
 800224c:	e00e      	b.n	800226c <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	3314      	adds	r3, #20
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	2301      	movs	r3, #1
 8002266:	4093      	lsls	r3, r2
 8002268:	b29b      	uxth	r3, r3
 800226a:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 8002272:	7b7b      	ldrb	r3, [r7, #13]
 8002274:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d127      	bne.n	80022ce <USB_OTG_EPActivate+0xbe>
  {
    depctl.b.mps    = ep->maxpacket;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	b29b      	uxth	r3, r3
 8002284:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002288:	b29a      	uxth	r2, r3
 800228a:	89bb      	ldrh	r3, [r7, #12]
 800228c:	f362 030a 	bfi	r3, r2, #0, #11
 8002290:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	78db      	ldrb	r3, [r3, #3]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	b2da      	uxtb	r2, r3
 800229c:	7bbb      	ldrb	r3, [r7, #14]
 800229e:	f362 0383 	bfi	r3, r2, #2, #2
 80022a2:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	88db      	ldrh	r3, [r3, #6]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	89fb      	ldrh	r3, [r7, #14]
 80022b2:	f362 1389 	bfi	r3, r2, #6, #4
 80022b6:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
 80022ba:	f043 0310 	orr.w	r3, r3, #16
 80022be:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 80022c0:	7b7b      	ldrb	r3, [r7, #13]
 80022c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c6:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6912      	ldr	r2, [r2, #16]
 80022d6:	69d1      	ldr	r1, [r2, #28]
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	430a      	orrs	r2, r1
 80022dc:	61da      	str	r2, [r3, #28]
  return status;
 80022de:	7cfb      	ldrb	r3, [r7, #19]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;  
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	785b      	ldrb	r3, [r3, #1]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d10f      	bne.n	800232a <USB_OTG_EPDeactivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	3304      	adds	r3, #4
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	2301      	movs	r3, #1
 8002322:	4093      	lsls	r3, r2
 8002324:	b29b      	uxth	r3, r3
 8002326:	813b      	strh	r3, [r7, #8]
 8002328:	e00e      	b.n	8002348 <USB_OTG_EPDeactivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	3314      	adds	r3, #20
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	2301      	movs	r3, #1
 8002342:	4093      	lsls	r3, r2
 8002344:	b29b      	uxth	r3, r3
 8002346:	817b      	strh	r3, [r7, #10]
  }
  depctl.b.usbactep = 0;
 8002348:	7b7b      	ldrb	r3, [r7, #13]
 800234a:	f36f 13c7 	bfc	r3, #7, #1
 800234e:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6912      	ldr	r2, [r2, #16]
 800235e:	69d1      	ldr	r1, [r2, #28]
 8002360:	68ba      	ldr	r2, [r7, #8]
 8002362:	43d2      	mvns	r2, r2
 8002364:	400a      	ands	r2, r1
 8002366:	61da      	str	r2, [r3, #28]
  return status;
 8002368:	7cfb      	ldrb	r3, [r7, #19]
}
 800236a:	4618      	mov	r0, r3
 800236c:	371c      	adds	r7, #28
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop

08002378 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 800238e:	2300      	movs	r3, #0
 8002390:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	785b      	ldrb	r3, [r3, #1]
 8002396:	2b01      	cmp	r3, #1
 8002398:	f040 80ab 	bne.w	80024f2 <USB_OTG_EPStartXfer+0x17a>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	3304      	adds	r3, #4
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	3304      	adds	r3, #4
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d109      	bne.n	80023dc <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	f36f 0312 	bfc	r3, #0, #19
 80023ce:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 80023d0:	8a7b      	ldrh	r3, [r7, #18]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f362 03cc 	bfi	r3, r2, #3, #10
 80023d8:	827b      	strh	r3, [r7, #18]
 80023da:	e022      	b.n	8002422 <USB_OTG_EPStartXfer+0xaa>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	695b      	ldr	r3, [r3, #20]
 80023e0:	f3c3 0212 	ubfx	r2, r3, #0, #19
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	f362 0312 	bfi	r3, r2, #0, #19
 80023ea:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	695a      	ldr	r2, [r3, #20]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	4413      	add	r3, r2
 80023f6:	1e5a      	subs	r2, r3, #1
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002400:	b29b      	uxth	r3, r3
 8002402:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002406:	b29a      	uxth	r2, r3
 8002408:	8a7b      	ldrh	r3, [r7, #18]
 800240a:	f362 03cc 	bfi	r3, r2, #3, #10
 800240e:	827b      	strh	r3, [r7, #18]

      if (ep->type == EP_TYPE_ISOC)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	78db      	ldrb	r3, [r3, #3]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d104      	bne.n	8002422 <USB_OTG_EPStartXfer+0xaa>
      {
        deptsiz.b.mc = 1;
 8002418:	7cfb      	ldrb	r3, [r7, #19]
 800241a:	2201      	movs	r2, #1
 800241c:	f362 1346 	bfi	r3, r2, #5, #2
 8002420:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	3304      	adds	r3, #4
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	78db      	ldrb	r3, [r3, #3]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d10a      	bne.n	8002452 <USB_OTG_EPStartXfer+0xda>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	3304      	adds	r3, #4
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	6912      	ldr	r2, [r2, #16]
 800244e:	615a      	str	r2, [r3, #20]
 8002450:	e015      	b.n	800247e <USB_OTG_EPStartXfer+0x106>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	78db      	ldrb	r3, [r3, #3]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d011      	beq.n	800247e <USB_OTG_EPStartXfer+0x106>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <USB_OTG_EPStartXfer+0x106>
        {
          fifoemptymsk = 1 << ep->num;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	2301      	movs	r3, #1
 800246a:	4093      	lsls	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6912      	ldr	r2, [r2, #16]
 8002476:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	430a      	orrs	r2, r1
 800247c:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	78db      	ldrb	r3, [r3, #3]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d114      	bne.n	80024b0 <USB_OTG_EPStartXfer+0x138>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002494:	b29b      	uxth	r3, r3
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d104      	bne.n	80024a8 <USB_OTG_EPStartXfer+0x130>
      {
        depctl.b.setd1pid = 1;
 800249e:	7dfb      	ldrb	r3, [r7, #23]
 80024a0:	f043 0320 	orr.w	r3, r3, #32
 80024a4:	75fb      	strb	r3, [r7, #23]
 80024a6:	e003      	b.n	80024b0 <USB_OTG_EPStartXfer+0x138>
      }
      else
      {
        depctl.b.setd0pid = 1;
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	f043 0310 	orr.w	r3, r3, #16
 80024ae:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 80024b0:	7dfb      	ldrb	r3, [r7, #23]
 80024b2:	f043 0304 	orr.w	r3, r3, #4
 80024b6:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 80024b8:	7dfb      	ldrb	r3, [r7, #23]
 80024ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024be:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	3304      	adds	r3, #4
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	601a      	str	r2, [r3, #0]

    if (ep->type == EP_TYPE_ISOC)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	78db      	ldrb	r3, [r3, #3]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	f040 8089 	bne.w	80025ee <USB_OTG_EPStartXfer+0x276>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	68d9      	ldr	r1, [r3, #12]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	781a      	ldrb	r2, [r3, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff f97a 	bl	80017e4 <USB_OTG_WritePacket>
 80024f0:	e07d      	b.n	80025ee <USB_OTG_EPStartXfer+0x276>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	3314      	adds	r3, #20
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4413      	add	r3, r2
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	3314      	adds	r3, #20
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10d      	bne.n	800253a <USB_OTG_EPStartXfer+0x1c2>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f362 0312 	bfi	r3, r2, #0, #19
 800252c:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800252e:	8a7b      	ldrh	r3, [r7, #18]
 8002530:	2201      	movs	r2, #1
 8002532:	f362 03cc 	bfi	r3, r2, #3, #10
 8002536:	827b      	strh	r3, [r7, #18]
 8002538:	e020      	b.n	800257c <USB_OTG_EPStartXfer+0x204>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	695a      	ldr	r2, [r3, #20]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	4413      	add	r3, r2
 8002544:	1e5a      	subs	r2, r3, #1
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	fbb2 f3f3 	udiv	r3, r2, r3
 800254e:	b29b      	uxth	r3, r3
 8002550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002554:	b29a      	uxth	r2, r3
 8002556:	8a7b      	ldrh	r3, [r7, #18]
 8002558:	f362 03cc 	bfi	r3, r2, #3, #10
 800255c:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800255e:	8a7b      	ldrh	r3, [r7, #18]
 8002560:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 8002564:	b29b      	uxth	r3, r3
 8002566:	461a      	mov	r2, r3
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	fb03 f302 	mul.w	r3, r3, r2
 8002570:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	f362 0312 	bfi	r3, r2, #0, #19
 800257a:	613b      	str	r3, [r7, #16]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	3314      	adds	r3, #20
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	78db      	ldrb	r3, [r3, #3]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d109      	bne.n	80025aa <USB_OTG_EPStartXfer+0x232>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	3314      	adds	r3, #20
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	6912      	ldr	r2, [r2, #16]
 80025a8:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	78db      	ldrb	r3, [r3, #3]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d10c      	bne.n	80025cc <USB_OTG_EPStartXfer+0x254>
    {
      if (ep->even_odd_frame)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	795b      	ldrb	r3, [r3, #5]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d004      	beq.n	80025c4 <USB_OTG_EPStartXfer+0x24c>
      {
        depctl.b.setd1pid = 1;
 80025ba:	7dfb      	ldrb	r3, [r7, #23]
 80025bc:	f043 0320 	orr.w	r3, r3, #32
 80025c0:	75fb      	strb	r3, [r7, #23]
 80025c2:	e003      	b.n	80025cc <USB_OTG_EPStartXfer+0x254>
      }
      else
      {
        depctl.b.setd0pid = 1;
 80025c4:	7dfb      	ldrb	r3, [r7, #23]
 80025c6:	f043 0310 	orr.w	r3, r3, #16
 80025ca:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 80025d4:	7dfb      	ldrb	r3, [r7, #23]
 80025d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025da:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	3314      	adds	r3, #20
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	601a      	str	r2, [r3, #0]
  }
  return status;
 80025ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3720      	adds	r7, #32
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	; 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 800260e:	2300      	movs	r3, #0
 8002610:	60bb      	str	r3, [r7, #8]
  /* IN endpoint */
  if (ep->is_in == 1)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	785b      	ldrb	r3, [r3, #1]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d170      	bne.n	80026fc <USB_OTG_EP0StartXfer+0x104>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	60bb      	str	r3, [r7, #8]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d109      	bne.n	8002648 <USB_OTG_EP0StartXfer+0x50>
    {
      deptsiz.b.xfersize = 0;
 8002634:	7a3b      	ldrb	r3, [r7, #8]
 8002636:	f36f 0306 	bfc	r3, #0, #7
 800263a:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 800263c:	7abb      	ldrb	r3, [r7, #10]
 800263e:	2201      	movs	r2, #1
 8002640:	f362 03c4 	bfi	r3, r2, #3, #2
 8002644:	72bb      	strb	r3, [r7, #10]
 8002646:	e023      	b.n	8002690 <USB_OTG_EP0StartXfer+0x98>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	695a      	ldr	r2, [r3, #20]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	429a      	cmp	r2, r3
 8002652:	d90e      	bls.n	8002672 <USB_OTG_EP0StartXfer+0x7a>
      {
        ep->xfer_len = ep->maxpacket;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002666:	b2da      	uxtb	r2, r3
 8002668:	7a3b      	ldrb	r3, [r7, #8]
 800266a:	f362 0306 	bfi	r3, r2, #0, #7
 800266e:	723b      	strb	r3, [r7, #8]
 8002670:	e009      	b.n	8002686 <USB_OTG_EP0StartXfer+0x8e>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	b2db      	uxtb	r3, r3
 8002678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800267c:	b2da      	uxtb	r2, r3
 800267e:	7a3b      	ldrb	r3, [r7, #8]
 8002680:	f362 0306 	bfi	r3, r2, #0, #7
 8002684:	723b      	strb	r3, [r7, #8]
      }
      deptsiz.b.pktcnt = 1;
 8002686:	7abb      	ldrb	r3, [r7, #10]
 8002688:	2201      	movs	r2, #1
 800268a:	f362 03c4 	bfi	r3, r2, #3, #2
 800268e:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	78db      	ldrb	r3, [r3, #3]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d109      	bne.n	80026b2 <USB_OTG_EP0StartXfer+0xba>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	3304      	adds	r3, #4
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	6912      	ldr	r2, [r2, #16]
 80026b0:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 80026b2:	7cfb      	ldrb	r3, [r7, #19]
 80026b4:	f043 0304 	orr.w	r3, r3, #4
 80026b8:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 80026ba:	7cfb      	ldrb	r3, [r7, #19]
 80026bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c0:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	78db      	ldrb	r3, [r3, #3]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d176      	bne.n	80027be <USB_OTG_EP0StartXfer+0x1c6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d072      	beq.n	80027be <USB_OTG_EP0StartXfer+0x1c6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	461a      	mov	r2, r3
 80026de:	2301      	movs	r3, #1
 80026e0:	4093      	lsls	r3, r2
 80026e2:	461a      	mov	r2, r3
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	6912      	ldr	r2, [r2, #16]
 80026f2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	635a      	str	r2, [r3, #52]	; 0x34
 80026fa:	e060      	b.n	80027be <USB_OTG_EP0StartXfer+0x1c6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	3314      	adds	r3, #20
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	3314      	adds	r3, #20
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	60bb      	str	r3, [r7, #8]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10f      	bne.n	8002748 <USB_OTG_EP0StartXfer+0x150>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002732:	b2da      	uxtb	r2, r3
 8002734:	7a3b      	ldrb	r3, [r7, #8]
 8002736:	f362 0306 	bfi	r3, r2, #0, #7
 800273a:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 800273c:	7abb      	ldrb	r3, [r7, #10]
 800273e:	2201      	movs	r2, #1
 8002740:	f362 03c4 	bfi	r3, r2, #3, #2
 8002744:	72bb      	strb	r3, [r7, #10]
 8002746:	e012      	b.n	800276e <USB_OTG_EP0StartXfer+0x176>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800275a:	b2da      	uxtb	r2, r3
 800275c:	7a3b      	ldrb	r3, [r7, #8]
 800275e:	f362 0306 	bfi	r3, r2, #0, #7
 8002762:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 8002764:	7abb      	ldrb	r3, [r7, #10]
 8002766:	2201      	movs	r2, #1
 8002768:	f362 03c4 	bfi	r3, r2, #3, #2
 800276c:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	3314      	adds	r3, #20
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	78db      	ldrb	r3, [r3, #3]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d109      	bne.n	800279c <USB_OTG_EP0StartXfer+0x1a4>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	3314      	adds	r3, #20
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4413      	add	r3, r2
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	6912      	ldr	r2, [r2, #16]
 800279a:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800279c:	7cfb      	ldrb	r3, [r7, #19]
 800279e:	f043 0304 	orr.w	r3, r3, #4
 80027a2:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 80027a4:	7cfb      	ldrb	r3, [r7, #19]
 80027a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027aa:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	3314      	adds	r3, #20
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	693a      	ldr	r2, [r7, #16]
 80027bc:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 80027be:	7ffb      	ldrb	r3, [r7, #31]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3724      	adds	r7, #36	; 0x24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	785b      	ldrb	r3, [r3, #1]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d11c      	bne.n	8002820 <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	3304      	adds	r3, #4
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
 80027fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800280e:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 8002810:	7bbb      	ldrb	r3, [r7, #14]
 8002812:	f043 0320 	orr.w	r3, r3, #32
 8002816:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	e011      	b.n	8002844 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	3314      	adds	r3, #20
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	f043 0320 	orr.w	r3, r3, #32
 800283c:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002844:	7dfb      	ldrb	r3, [r7, #23]
}
 8002846:	4618      	mov	r0, r3
 8002848:	371c      	adds	r7, #28
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop

08002854 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8002854:	b480      	push	{r7}
 8002856:	b087      	sub	sp, #28
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	785b      	ldrb	r3, [r3, #1]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d108      	bne.n	8002880 <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	3304      	adds	r3, #4
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	e007      	b.n	8002890 <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	3314      	adds	r3, #20
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 8002896:	7bbb      	ldrb	r3, [r7, #14]
 8002898:	f36f 1345 	bfc	r3, #5, #1
 800289c:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	78db      	ldrb	r3, [r3, #3]
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d003      	beq.n	80028ae <USB_OTG_EPClearStall+0x5a>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	78db      	ldrb	r3, [r3, #3]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d103      	bne.n	80028b6 <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	f043 0310 	orr.w	r3, r3, #16
 80028b4:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	601a      	str	r2, [r3, #0]
  return status;
 80028bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop

080028cc <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	4013      	ands	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	0c1b      	lsrs	r3, r3, #16
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	460b      	mov	r3, r1
 8002902:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8002904:	78fb      	ldrb	r3, [r7, #3]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	3314      	adds	r3, #20
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	4013      	ands	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
  return v;
 8002920:	68fb      	ldr	r3, [r7, #12]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop

08002930 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	691b      	ldr	r3, [r3, #16]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4013      	ands	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	b29b      	uxth	r3, r3
}
 8002950:	4618      	mov	r0, r3
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 8002964:	2300      	movs	r3, #0
 8002966:	613b      	str	r3, [r7, #16]
  doeptsize0.b.supcnt = 3;
 8002968:	7cfb      	ldrb	r3, [r7, #19]
 800296a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800296e:	74fb      	strb	r3, [r7, #19]
  doeptsize0.b.pktcnt = 1;
 8002970:	7cbb      	ldrb	r3, [r7, #18]
 8002972:	2201      	movs	r2, #1
 8002974:	f362 03c4 	bfi	r3, r2, #3, #2
 8002978:	74bb      	strb	r3, [r7, #18]
  doeptsize0.b.xfersize = 8 * 3;
 800297a:	7c3b      	ldrb	r3, [r7, #16]
 800297c:	2218      	movs	r2, #24
 800297e:	f362 0306 	bfi	r3, r2, #0, #7
 8002982:	743b      	strb	r3, [r7, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	78db      	ldrb	r3, [r3, #3]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d116      	bne.n	80029c2 <USB_OTG_EP0_OutStart+0x66>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	f502 62b9 	add.w	r2, r2, #1480	; 0x5c8
 80029a2:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	60fb      	str	r3, [r7, #12]
    doepctl.b.epena = 1;
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029b2:	73fb      	strb	r3, [r7, #15]
    doepctl.d32 = 0x80008000;
 80029b4:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80029b8:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	601a      	str	r2, [r3, #0]
  }
}
 80029c2:	bf00      	nop
 80029c4:	371c      	adds	r7, #28
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop

080029d0 <USB_OTG_UngateClock>:
* @brief  USB_OTG_UngateClock : active USB Core clock
* @param  None
* @retval : None
*/
void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  if(pdev->cfg.low_power)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	7a9b      	ldrb	r3, [r3, #10]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01b      	beq.n	8002a18 <USB_OTG_UngateClock+0x48>
  {
    
    USB_OTG_DSTS_TypeDef     dsts;
    USB_OTG_PCGCCTL_TypeDef  power; 
    
    dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	60fb      	str	r3, [r7, #12]
    
    if(dsts.b.suspsts == 1)
 80029e8:	7b3b      	ldrb	r3, [r7, #12]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d011      	beq.n	8002a18 <USB_OTG_UngateClock+0x48>
    {
      /* un-gate USB Core clock */
      power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60bb      	str	r3, [r7, #8]
      power.b.gatehclk = 0;
 80029fe:	7a3b      	ldrb	r3, [r7, #8]
 8002a00:	f36f 0341 	bfc	r3, #1, #1
 8002a04:	723b      	strb	r3, [r7, #8]
      power.b.stoppclk = 0;
 8002a06:	7a3b      	ldrb	r3, [r7, #8]
 8002a08:	f36f 0300 	bfc	r3, #0, #1
 8002a0c:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	601a      	str	r2, [r3, #0]
      
    }
  }
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 8002a2e:	2300      	movs	r3, #0
 8002a30:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	785b      	ldrb	r3, [r3, #1]
 8002a36:	2b09      	cmp	r3, #9
 8002a38:	d839      	bhi.n	8002aae <USBD_StdDevReq+0x8a>
 8002a3a:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <USBD_StdDevReq+0x1c>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002a91 	.word	0x08002a91
 8002a44:	08002aa5 	.word	0x08002aa5
 8002a48:	08002aaf 	.word	0x08002aaf
 8002a4c:	08002a9b 	.word	0x08002a9b
 8002a50:	08002aaf 	.word	0x08002aaf
 8002a54:	08002a73 	.word	0x08002a73
 8002a58:	08002a69 	.word	0x08002a69
 8002a5c:	08002aaf 	.word	0x08002aaf
 8002a60:	08002a87 	.word	0x08002a87
 8002a64:	08002a7d 	.word	0x08002a7d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8002a68:	6839      	ldr	r1, [r7, #0]
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f000 f936 	bl	8002cdc <USBD_GetDescriptor>
    break;
 8002a70:	e022      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8002a72:	6839      	ldr	r1, [r7, #0]
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f000 fa05 	bl	8002e84 <USBD_SetAddress>
    break;
 8002a7a:	e01d      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8002a7c:	6839      	ldr	r1, [r7, #0]
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 fa3e 	bl	8002f00 <USBD_SetConfig>
    break;
 8002a84:	e018      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8002a86:	6839      	ldr	r1, [r7, #0]
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 fab3 	bl	8002ff4 <USBD_GetConfig>
    break;
 8002a8e:	e013      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8002a90:	6839      	ldr	r1, [r7, #0]
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 fade 	bl	8003054 <USBD_GetStatus>
    break;
 8002a98:	e00e      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8002a9a:	6839      	ldr	r1, [r7, #0]
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 fb01 	bl	80030a4 <USBD_SetFeature>
    break;
 8002aa2:	e009      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 fb64 	bl	8003174 <USBD_ClrFeature>
    break;
 8002aac:	e004      	b.n	8002ab8 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8002aae:	6839      	ldr	r1, [r7, #0]
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 fbd1 	bl	8003258 <USBD_CtlError>
    break;
 8002ab6:	bf00      	nop
  }
  
  return ret;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop

08002ac4 <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d11b      	bne.n	8002b14 <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	889b      	ldrh	r3, [r3, #4]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d811      	bhi.n	8002b0a <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	6839      	ldr	r1, [r7, #0]
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	88db      	ldrh	r3, [r3, #6]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d110      	bne.n	8002b1e <USBD_StdItfReq+0x5a>
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10d      	bne.n	8002b1e <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 fc90 	bl	8003428 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8002b08:	e009      	b.n	8002b1e <USBD_StdItfReq+0x5a>
         USBD_CtlSendStatus(pdev);
      }
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
 8002b0a:	6839      	ldr	r1, [r7, #0]
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 fba3 	bl	8003258 <USBD_CtlError>
    }
    break;
 8002b12:	e004      	b.n	8002b1e <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8002b14:	6839      	ldr	r1, [r7, #0]
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 fb9e 	bl	8003258 <USBD_CtlError>
    break;
 8002b1c:	e000      	b.n	8002b20 <USBD_StdItfReq+0x5c>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8002b1e:	bf00      	nop
    
  default:
     USBD_CtlError(pdev , req);
    break;
  }
  return ret;
 8002b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop

08002b2c <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	889b      	ldrh	r3, [r3, #4]
 8002b3e:	73bb      	strb	r3, [r7, #14]
  
  switch (req->bRequest) 
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	785b      	ldrb	r3, [r3, #1]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d039      	beq.n	8002bbc <USBD_StdEPReq+0x90>
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d002      	beq.n	8002b52 <USBD_StdEPReq+0x26>
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d06c      	beq.n	8002c2a <USBD_StdEPReq+0xfe>
      break;
    }
    break;
    
  default:
    break;
 8002b50:	e0bd      	b.n	8002cce <USBD_StdEPReq+0x1a2>
  switch (req->bRequest) 
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d002      	beq.n	8002b62 <USBD_StdEPReq+0x36>
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d00c      	beq.n	8002b7a <USBD_StdEPReq+0x4e>
 8002b60:	e025      	b.n	8002bae <USBD_StdEPReq+0x82>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002b62:	7bbb      	ldrb	r3, [r7, #14]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d027      	beq.n	8002bb8 <USBD_StdEPReq+0x8c>
 8002b68:	7bbb      	ldrb	r3, [r7, #14]
 8002b6a:	2b80      	cmp	r3, #128	; 0x80
 8002b6c:	d024      	beq.n	8002bb8 <USBD_StdEPReq+0x8c>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8002b6e:	7bbb      	ldrb	r3, [r7, #14]
 8002b70:	4619      	mov	r1, r3
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7fe fd36 	bl	80015e4 <DCD_EP_Stall>
      }
      break;	
 8002b78:	e01e      	b.n	8002bb8 <USBD_StdEPReq+0x8c>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	885b      	ldrh	r3, [r3, #2]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10a      	bne.n	8002b98 <USBD_StdEPReq+0x6c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002b82:	7bbb      	ldrb	r3, [r7, #14]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <USBD_StdEPReq+0x6c>
 8002b88:	7bbb      	ldrb	r3, [r7, #14]
 8002b8a:	2b80      	cmp	r3, #128	; 0x80
 8002b8c:	d004      	beq.n	8002b98 <USBD_StdEPReq+0x6c>
        { 
          DCD_EP_Stall(pdev , ep_addr);
 8002b8e:	7bbb      	ldrb	r3, [r7, #14]
 8002b90:	4619      	mov	r1, r3
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe fd26 	bl	80015e4 <DCD_EP_Stall>
          
        }
      }
      pdev->dev.class_cb->Setup (pdev, req);   
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	6839      	ldr	r1, [r7, #0]
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 fc3e 	bl	8003428 <USBD_CtlSendStatus>
      
      break;
 8002bac:	e005      	b.n	8002bba <USBD_StdEPReq+0x8e>
      
    default:                         
      USBD_CtlError(pdev , req);
 8002bae:	6839      	ldr	r1, [r7, #0]
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 fb51 	bl	8003258 <USBD_CtlError>
      break;    
 8002bb6:	e000      	b.n	8002bba <USBD_StdEPReq+0x8e>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 8002bb8:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;    
    }
    break;
 8002bba:	e088      	b.n	8002cce <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d002      	beq.n	8002bcc <USBD_StdEPReq+0xa0>
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d00c      	beq.n	8002be4 <USBD_StdEPReq+0xb8>
 8002bca:	e025      	b.n	8002c18 <USBD_StdEPReq+0xec>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002bcc:	7bbb      	ldrb	r3, [r7, #14]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d027      	beq.n	8002c22 <USBD_StdEPReq+0xf6>
 8002bd2:	7bbb      	ldrb	r3, [r7, #14]
 8002bd4:	2b80      	cmp	r3, #128	; 0x80
 8002bd6:	d024      	beq.n	8002c22 <USBD_StdEPReq+0xf6>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8002bd8:	7bbb      	ldrb	r3, [r7, #14]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7fe fd01 	bl	80015e4 <DCD_EP_Stall>
      }
      break;	
 8002be2:	e01e      	b.n	8002c22 <USBD_StdEPReq+0xf6>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	885b      	ldrh	r3, [r3, #2]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d11c      	bne.n	8002c26 <USBD_StdEPReq+0xfa>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002bec:	7bbb      	ldrb	r3, [r7, #14]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00e      	beq.n	8002c10 <USBD_StdEPReq+0xe4>
 8002bf2:	7bbb      	ldrb	r3, [r7, #14]
 8002bf4:	2b80      	cmp	r3, #128	; 0x80
 8002bf6:	d00b      	beq.n	8002c10 <USBD_StdEPReq+0xe4>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 8002bf8:	7bbb      	ldrb	r3, [r7, #14]
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f7fe fd2d 	bl	800165c <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	6839      	ldr	r1, [r7, #0]
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fc09 	bl	8003428 <USBD_CtlSendStatus>
      }
      break;
 8002c16:	e006      	b.n	8002c26 <USBD_StdEPReq+0xfa>
      
    default:                         
       USBD_CtlError(pdev , req);
 8002c18:	6839      	ldr	r1, [r7, #0]
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fb1c 	bl	8003258 <USBD_CtlError>
      break;    
 8002c20:	e002      	b.n	8002c28 <USBD_StdEPReq+0xfc>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 8002c22:	bf00      	nop
 8002c24:	e053      	b.n	8002cce <USBD_StdEPReq+0x1a2>
          DCD_EP_ClrStall(pdev , ep_addr);
          pdev->dev.class_cb->Setup (pdev, req);
        }
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002c26:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;    
    }
    break;
 8002c28:	e051      	b.n	8002cce <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d002      	beq.n	8002c3a <USBD_StdEPReq+0x10e>
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d00c      	beq.n	8002c52 <USBD_StdEPReq+0x126>
 8002c38:	e042      	b.n	8002cc0 <USBD_StdEPReq+0x194>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002c3a:	7bbb      	ldrb	r3, [r7, #14]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d044      	beq.n	8002cca <USBD_StdEPReq+0x19e>
 8002c40:	7bbb      	ldrb	r3, [r7, #14]
 8002c42:	2b80      	cmp	r3, #128	; 0x80
 8002c44:	d041      	beq.n	8002cca <USBD_StdEPReq+0x19e>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8002c46:	7bbb      	ldrb	r3, [r7, #14]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7fe fcca 	bl	80015e4 <DCD_EP_Stall>
      }
      break;	
 8002c50:	e03b      	b.n	8002cca <USBD_StdEPReq+0x19e>
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 8002c52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	da15      	bge.n	8002c86 <USBD_StdEPReq+0x15a>
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 8002c5a:	7bbb      	ldrb	r3, [r7, #14]
 8002c5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4613      	mov	r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	4413      	add	r3, r2
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	440b      	add	r3, r1
 8002c6c:	f503 738d 	add.w	r3, r3, #282	; 0x11a
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <USBD_StdEPReq+0x152>
        {
          USBD_ep_status = 0x0001;     
 8002c76:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <USBD_StdEPReq+0x1ac>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	e01a      	b.n	8002cb4 <USBD_StdEPReq+0x188>
        }
        else
        {
          USBD_ep_status = 0x0000;  
 8002c7e:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <USBD_StdEPReq+0x1ac>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	e016      	b.n	8002cb4 <USBD_StdEPReq+0x188>
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
 8002c86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	db12      	blt.n	8002cb4 <USBD_StdEPReq+0x188>
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 8002c8e:	7bba      	ldrb	r2, [r7, #14]
 8002c90:	6879      	ldr	r1, [r7, #4]
 8002c92:	4613      	mov	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4413      	add	r3, r2
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	440b      	add	r3, r1
 8002c9c:	f203 3372 	addw	r3, r3, #882	; 0x372
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <USBD_StdEPReq+0x182>
        {
          USBD_ep_status = 0x0001;     
 8002ca6:	4b0c      	ldr	r3, [pc, #48]	; (8002cd8 <USBD_StdEPReq+0x1ac>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	e002      	b.n	8002cb4 <USBD_StdEPReq+0x188>
        }
        
        else 
        {
          USBD_ep_status = 0x0000;     
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <USBD_StdEPReq+0x1ac>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
        }      
      }
      USBD_CtlSendData (pdev,
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	4908      	ldr	r1, [pc, #32]	; (8002cd8 <USBD_StdEPReq+0x1ac>)
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 fb4d 	bl	8003358 <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 8002cbe:	e005      	b.n	8002ccc <USBD_StdEPReq+0x1a0>
      
    default:                         
       USBD_CtlError(pdev , req);
 8002cc0:	6839      	ldr	r1, [r7, #0]
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fac8 	bl	8003258 <USBD_CtlError>
      break;
 8002cc8:	e000      	b.n	8002ccc <USBD_StdEPReq+0x1a0>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 8002cca:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;
    }
    break;
 8002ccc:	bf00      	nop
    
  default:
    break;
  }
  return ret;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200007a8 	.word	0x200007a8

08002cdc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	885b      	ldrh	r3, [r3, #2]
 8002cea:	0a1b      	lsrs	r3, r3, #8
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	2b06      	cmp	r3, #6
 8002cf2:	f200 80a9 	bhi.w	8002e48 <USBD_GetDescriptor+0x16c>
 8002cf6:	a201      	add	r2, pc, #4	; (adr r2, 8002cfc <USBD_GetDescriptor+0x20>)
 8002cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfc:	08002d19 	.word	0x08002d19
 8002d00:	08002d49 	.word	0x08002d49
 8002d04:	08002d71 	.word	0x08002d71
 8002d08:	08002e49 	.word	0x08002e49
 8002d0c:	08002e49 	.word	0x08002e49
 8002d10:	08002e35 	.word	0x08002e35
 8002d14:	08002e3f 	.word	0x08002e3f
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	7892      	ldrb	r2, [r2, #2]
 8002d24:	f107 010a 	add.w	r1, r7, #10
 8002d28:	4610      	mov	r0, r2
 8002d2a:	4798      	blx	r3
 8002d2c:	60f8      	str	r0, [r7, #12]
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	88db      	ldrh	r3, [r3, #6]
 8002d32:	2b40      	cmp	r3, #64	; 0x40
 8002d34:	d005      	beq.n	8002d42 <USBD_GetDescriptor+0x66>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	f040 8088 	bne.w	8002e52 <USBD_GetDescriptor+0x176>
    {                  
      len = 8;
 8002d42:	2308      	movs	r3, #8
 8002d44:	817b      	strh	r3, [r7, #10]
    }
    break;
 8002d46:	e084      	b.n	8002e52 <USBD_GetDescriptor+0x176>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	7892      	ldrb	r2, [r2, #2]
 8002d54:	f107 010a 	add.w	r1, r7, #10
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4798      	blx	r3
 8002d5c:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	3301      	adds	r3, #1
 8002d62:	2202      	movs	r2, #2
 8002d64:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
    break;
 8002d6e:	e071      	b.n	8002e54 <USBD_GetDescriptor+0x178>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	885b      	ldrh	r3, [r3, #2]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b05      	cmp	r3, #5
 8002d78:	d856      	bhi.n	8002e28 <USBD_GetDescriptor+0x14c>
 8002d7a:	a201      	add	r2, pc, #4	; (adr r2, 8002d80 <USBD_GetDescriptor+0xa4>)
 8002d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d80:	08002d99 	.word	0x08002d99
 8002d84:	08002db1 	.word	0x08002db1
 8002d88:	08002dc9 	.word	0x08002dc9
 8002d8c:	08002de1 	.word	0x08002de1
 8002d90:	08002df9 	.word	0x08002df9
 8002d94:	08002e11 	.word	0x08002e11
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	7892      	ldrb	r2, [r2, #2]
 8002da4:	f107 010a 	add.w	r1, r7, #10
 8002da8:	4610      	mov	r0, r2
 8002daa:	4798      	blx	r3
 8002dac:	60f8      	str	r0, [r7, #12]
      break;
 8002dae:	e040      	b.n	8002e32 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	7892      	ldrb	r2, [r2, #2]
 8002dbc:	f107 010a 	add.w	r1, r7, #10
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4798      	blx	r3
 8002dc4:	60f8      	str	r0, [r7, #12]
      break;
 8002dc6:	e034      	b.n	8002e32 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	7892      	ldrb	r2, [r2, #2]
 8002dd4:	f107 010a 	add.w	r1, r7, #10
 8002dd8:	4610      	mov	r0, r2
 8002dda:	4798      	blx	r3
 8002ddc:	60f8      	str	r0, [r7, #12]
      break;
 8002dde:	e028      	b.n	8002e32 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	7892      	ldrb	r2, [r2, #2]
 8002dec:	f107 010a 	add.w	r1, r7, #10
 8002df0:	4610      	mov	r0, r2
 8002df2:	4798      	blx	r3
 8002df4:	60f8      	str	r0, [r7, #12]
      break;
 8002df6:	e01c      	b.n	8002e32 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	7892      	ldrb	r2, [r2, #2]
 8002e04:	f107 010a 	add.w	r1, r7, #10
 8002e08:	4610      	mov	r0, r2
 8002e0a:	4798      	blx	r3
 8002e0c:	60f8      	str	r0, [r7, #12]
      break;
 8002e0e:	e010      	b.n	8002e32 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	7892      	ldrb	r2, [r2, #2]
 8002e1c:	f107 010a 	add.w	r1, r7, #10
 8002e20:	4610      	mov	r0, r2
 8002e22:	4798      	blx	r3
 8002e24:	60f8      	str	r0, [r7, #12]
      break;
 8002e26:	e004      	b.n	8002e32 <USBD_GetDescriptor+0x156>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8002e28:	6839      	ldr	r1, [r7, #0]
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fa14 	bl	8003258 <USBD_CtlError>
      return;
 8002e30:	e025      	b.n	8002e7e <USBD_GetDescriptor+0x1a2>
#endif /* USBD_CtlError(pdev , req); */      
    }
    break;
 8002e32:	e00f      	b.n	8002e54 <USBD_GetDescriptor+0x178>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 8002e34:	6839      	ldr	r1, [r7, #0]
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fa0e 	bl	8003258 <USBD_CtlError>
      return;
 8002e3c:	e01f      	b.n	8002e7e <USBD_GetDescriptor+0x1a2>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 8002e3e:	6839      	ldr	r1, [r7, #0]
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 fa09 	bl	8003258 <USBD_CtlError>
      return;
 8002e46:	e01a      	b.n	8002e7e <USBD_GetDescriptor+0x1a2>
#endif     

    
  default: 
     USBD_CtlError(pdev , req);
 8002e48:	6839      	ldr	r1, [r7, #0]
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fa04 	bl	8003258 <USBD_CtlError>
    return;
 8002e50:	e015      	b.n	8002e7e <USBD_GetDescriptor+0x1a2>
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
    {                  
      len = 8;
    }
    break;
 8002e52:	bf00      	nop
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8002e54:	897b      	ldrh	r3, [r7, #10]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d011      	beq.n	8002e7e <USBD_GetDescriptor+0x1a2>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	88db      	ldrh	r3, [r3, #6]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00d      	beq.n	8002e7e <USBD_GetDescriptor+0x1a2>
  {
    
    len = MIN(len , req->wLength);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	88da      	ldrh	r2, [r3, #6]
 8002e66:	897b      	ldrh	r3, [r7, #10]
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	bf28      	it	cs
 8002e6c:	4613      	movcs	r3, r2
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8002e72:	897b      	ldrh	r3, [r7, #10]
 8002e74:	461a      	mov	r2, r3
 8002e76:	68f9      	ldr	r1, [r7, #12]
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 fa6d 	bl	8003358 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	889b      	ldrh	r3, [r3, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d12c      	bne.n	8002ef0 <USBD_SetAddress+0x6c>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	88db      	ldrh	r3, [r3, #6]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d128      	bne.n	8002ef0 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	885b      	ldrh	r3, [r3, #2]
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ea8:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d104      	bne.n	8002ebe <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8002eb4:	6839      	ldr	r1, [r7, #0]
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 f9ce 	bl	8003258 <USBD_CtlError>
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8002ebc:	e01c      	b.n	8002ef8 <USBD_SetAddress+0x74>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	7bfa      	ldrb	r2, [r7, #15]
 8002ec2:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
      DCD_EP_SetAddress(pdev, dev_addr);               
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7fe fc02 	bl	80016d4 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 faa9 	bl	8003428 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d004      	beq.n	8002ee6 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8002ee4:	e008      	b.n	8002ef8 <USBD_SetAddress+0x74>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8002eee:	e003      	b.n	8002ef8 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8002ef0:	6839      	ldr	r1, [r7, #0]
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f9b0 	bl	8003258 <USBD_CtlError>
  } 
}
 8002ef8:	bf00      	nop
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	885b      	ldrh	r3, [r3, #2]
 8002f0e:	b2da      	uxtb	r2, r3
 8002f10:	4b37      	ldr	r3, [pc, #220]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f12:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8002f14:	4b36      	ldr	r3, [pc, #216]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d904      	bls.n	8002f26 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8002f1c:	6839      	ldr	r1, [r7, #0]
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 f99a 	bl	8003258 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 8002f24:	e05f      	b.n	8002fe6 <USBD_SetConfig+0xe6>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d002      	beq.n	8002f36 <USBD_SetConfig+0x36>
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d01b      	beq.n	8002f6c <USBD_SetConfig+0x6c>
 8002f34:	e052      	b.n	8002fdc <USBD_SetConfig+0xdc>
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 8002f36:	4b2e      	ldr	r3, [pc, #184]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d012      	beq.n	8002f64 <USBD_SetConfig+0x64>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 8002f3e:	4b2c      	ldr	r3, [pc, #176]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 8002f50:	4b27      	ldr	r3, [pc, #156]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	4619      	mov	r1, r3
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f000 fc48 	bl	80037ec <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fa63 	bl	8003428 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8002f62:	e040      	b.n	8002fe6 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f000 fa5f 	bl	8003428 <USBD_CtlSendStatus>
      }
      break;
 8002f6a:	e03c      	b.n	8002fe6 <USBD_SetConfig+0xe6>
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 8002f6c:	4b20      	ldr	r3, [pc, #128]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d112      	bne.n	8002f9a <USBD_SetConfig+0x9a>
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2202      	movs	r2, #2
 8002f78:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f7e:	781a      	ldrb	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 8002f86:	4b1a      	ldr	r3, [pc, #104]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fc45 	bl	800381c <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fa48 	bl	8003428 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002f98:	e025      	b.n	8002fe6 <USBD_SetConfig+0xe6>
        pdev->dev.device_config = cfgidx;          
        USBD_ClrCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 8002fa0:	4b13      	ldr	r3, [pc, #76]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d015      	beq.n	8002fd4 <USBD_SetConfig+0xd4>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8002fae:	4619      	mov	r1, r3
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 fc33 	bl	800381c <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8002fb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002fb8:	781a      	ldrb	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 8002fc0:	4b0b      	ldr	r3, [pc, #44]	; (8002ff0 <USBD_SetConfig+0xf0>)
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 fc10 	bl	80037ec <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 fa2b 	bl	8003428 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002fd2:	e008      	b.n	8002fe6 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 fa27 	bl	8003428 <USBD_CtlSendStatus>
      }
      break;
 8002fda:	e004      	b.n	8002fe6 <USBD_SetConfig+0xe6>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8002fdc:	6839      	ldr	r1, [r7, #0]
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f93a 	bl	8003258 <USBD_CtlError>
      break;
 8002fe4:	bf00      	nop
    }
  }
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200007b4 	.word	0x200007b4

08002ff4 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	88db      	ldrh	r3, [r3, #6]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d004      	beq.n	8003010 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8003006:	6839      	ldr	r1, [r7, #0]
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f000 f925 	bl	8003258 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800300e:	e01b      	b.n	8003048 <USBD_GetConfig+0x54>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8003016:	2b02      	cmp	r3, #2
 8003018:	d002      	beq.n	8003020 <USBD_GetConfig+0x2c>
 800301a:	2b03      	cmp	r3, #3
 800301c:	d006      	beq.n	800302c <USBD_GetConfig+0x38>
 800301e:	e00e      	b.n	800303e <USBD_GetConfig+0x4a>
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 8003020:	2201      	movs	r2, #1
 8003022:	490b      	ldr	r1, [pc, #44]	; (8003050 <USBD_GetConfig+0x5c>)
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f997 	bl	8003358 <USBD_CtlSendData>
                        (uint8_t *)&USBD_default_cfg,
                        1);
      break;
 800302a:	e00d      	b.n	8003048 <USBD_GetConfig+0x54>
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8003032:	2201      	movs	r2, #1
 8003034:	4619      	mov	r1, r3
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f98e 	bl	8003358 <USBD_CtlSendData>
                        &pdev->dev.device_config,
                        1);
      break;
 800303c:	e004      	b.n	8003048 <USBD_GetConfig+0x54>
      
    default:
       USBD_CtlError(pdev , req);
 800303e:	6839      	ldr	r1, [r7, #0]
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f909 	bl	8003258 <USBD_CtlError>
      break;
 8003046:	bf00      	nop
    }
  }
}
 8003048:	bf00      	nop
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	200007ac 	.word	0x200007ac

08003054 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  
  switch (pdev->dev.device_status) 
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8003064:	3b02      	subs	r3, #2
 8003066:	2b01      	cmp	r3, #1
 8003068:	d811      	bhi.n	800308e <USBD_GetStatus+0x3a>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
    if (pdev->dev.DevRemoteWakeup) 
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <USBD_GetStatus+0x28>
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED | USB_CONFIG_REMOTE_WAKEUP;                                
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <USBD_GetStatus+0x4c>)
 8003076:	2203      	movs	r2, #3
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	e002      	b.n	8003082 <USBD_GetStatus+0x2e>
    }
    else
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED;   
 800307c:	4b08      	ldr	r3, [pc, #32]	; (80030a0 <USBD_GetStatus+0x4c>)
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]
    }
    
    USBD_CtlSendData (pdev, 
 8003082:	2201      	movs	r2, #1
 8003084:	4906      	ldr	r1, [pc, #24]	; (80030a0 <USBD_GetStatus+0x4c>)
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f966 	bl	8003358 <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      1);
    break;
 800308c:	e004      	b.n	8003098 <USBD_GetStatus+0x44>
    
  default :
    USBD_CtlError(pdev , req);                        
 800308e:	6839      	ldr	r1, [r7, #0]
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f8e1 	bl	8003258 <USBD_CtlError>
    break;
 8003096:	bf00      	nop
  }
}
 8003098:	bf00      	nop
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	200007b0 	.word	0x200007b0

080030a4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	885b      	ldrh	r3, [r3, #2]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d10e      	bne.n	80030d8 <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    pdev->dev.class_cb->Setup (pdev, req);   
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	6839      	ldr	r1, [r7, #0]
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 f9a9 	bl	8003428 <USBD_CtlSendStatus>
    }
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
    USBD_CtlSendStatus(pdev);
  }

}
 80030d6:	e048      	b.n	800316a <USBD_SetFeature+0xc6>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	885b      	ldrh	r3, [r3, #2]
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d144      	bne.n	800316a <USBD_SetFeature+0xc6>
           ((req->wIndex & 0xFF) == 0))
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	889b      	ldrh	r3, [r3, #4]
 80030e4:	b2db      	uxtb	r3, r3
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d13f      	bne.n	800316a <USBD_SetFeature+0xc6>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	60bb      	str	r3, [r7, #8]
    
    test_mode = req->wIndex >> 8;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	889b      	ldrh	r3, [r3, #4]
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	3b01      	subs	r3, #1
 8003100:	2b04      	cmp	r3, #4
 8003102:	d82b      	bhi.n	800315c <USBD_SetFeature+0xb8>
 8003104:	a201      	add	r2, pc, #4	; (adr r2, 800310c <USBD_SetFeature+0x68>)
 8003106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310a:	bf00      	nop
 800310c:	08003121 	.word	0x08003121
 8003110:	0800312d 	.word	0x0800312d
 8003114:	08003139 	.word	0x08003139
 8003118:	08003145 	.word	0x08003145
 800311c:	08003151 	.word	0x08003151
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 8003120:	7a3b      	ldrb	r3, [r7, #8]
 8003122:	2201      	movs	r2, #1
 8003124:	f362 1306 	bfi	r3, r2, #4, #3
 8003128:	723b      	strb	r3, [r7, #8]
      break;
 800312a:	e017      	b.n	800315c <USBD_SetFeature+0xb8>
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 800312c:	7a3b      	ldrb	r3, [r7, #8]
 800312e:	2202      	movs	r2, #2
 8003130:	f362 1306 	bfi	r3, r2, #4, #3
 8003134:	723b      	strb	r3, [r7, #8]
      break;
 8003136:	e011      	b.n	800315c <USBD_SetFeature+0xb8>
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 8003138:	7a3b      	ldrb	r3, [r7, #8]
 800313a:	2203      	movs	r2, #3
 800313c:	f362 1306 	bfi	r3, r2, #4, #3
 8003140:	723b      	strb	r3, [r7, #8]
      break;
 8003142:	e00b      	b.n	800315c <USBD_SetFeature+0xb8>
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 8003144:	7a3b      	ldrb	r3, [r7, #8]
 8003146:	2204      	movs	r2, #4
 8003148:	f362 1306 	bfi	r3, r2, #4, #3
 800314c:	723b      	strb	r3, [r7, #8]
      break;
 800314e:	e005      	b.n	800315c <USBD_SetFeature+0xb8>
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 8003150:	7a3b      	ldrb	r3, [r7, #8]
 8003152:	2205      	movs	r2, #5
 8003154:	f362 1306 	bfi	r3, r2, #4, #3
 8003158:	723b      	strb	r3, [r7, #8]
      break;
 800315a:	bf00      	nop
    }
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	605a      	str	r2, [r3, #4]
    USBD_CtlSendStatus(pdev);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f000 f95f 	bl	8003428 <USBD_CtlSendStatus>
  }

}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop

08003174 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8003184:	3b02      	subs	r3, #2
 8003186:	2b01      	cmp	r3, #1
 8003188:	d812      	bhi.n	80031b0 <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	885b      	ldrh	r3, [r3, #2]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d113      	bne.n	80031ba <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
      pdev->dev.class_cb->Setup (pdev, req);   
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	6839      	ldr	r1, [r7, #0]
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f93d 	bl	8003428 <USBD_CtlSendStatus>
    }
    break;
 80031ae:	e004      	b.n	80031ba <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80031b0:	6839      	ldr	r1, [r7, #0]
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f850 	bl	8003258 <USBD_CtlError>
    break;
 80031b8:	e000      	b.n	80031bc <USBD_ClrFeature+0x48>
    {
      pdev->dev.DevRemoteWakeup = 0; 
      pdev->dev.class_cb->Setup (pdev, req);   
      USBD_CtlSendStatus(pdev);
    }
    break;
 80031ba:	bf00      	nop
    
  default :
     USBD_CtlError(pdev , req);
    break;
  }
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 25c8 	ldrb.w	r2, [r3, #1480]	; 0x5c8
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f893 25c9 	ldrb.w	r2, [r3, #1481]	; 0x5c9
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 35ca 	ldrb.w	r3, [r3, #1482]	; 0x5ca
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 35cb 	ldrb.w	r3, [r3, #1483]	; 0x5cb
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	4413      	add	r3, r2
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 35cc 	ldrb.w	r3, [r3, #1484]	; 0x5cc
 8003204:	b29a      	uxth	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 35cd 	ldrb.w	r3, [r3, #1485]	; 0x5cd
 800320c:	b29b      	uxth	r3, r3
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	b29b      	uxth	r3, r3
 8003212:	4413      	add	r3, r2
 8003214:	b29a      	uxth	r2, r3
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 8003220:	b29a      	uxth	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 8003228:	b29b      	uxth	r3, r3
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	b29b      	uxth	r3, r3
 800322e:	4413      	add	r3, r2
 8003230:	b29a      	uxth	r2, r3
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	88db      	ldrh	r3, [r3, #6]
 800323a:	461a      	mov	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop

08003258 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  if((req->bmRequest & 0x80) == 0x80)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	b25b      	sxtb	r3, r3
 8003268:	2b00      	cmp	r3, #0
 800326a:	da04      	bge.n	8003276 <USBD_CtlError+0x1e>
  {
    DCD_EP_Stall(pdev , 0x80);
 800326c:	2180      	movs	r1, #128	; 0x80
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7fe f9b8 	bl	80015e4 <DCD_EP_Stall>
 8003274:	e00c      	b.n	8003290 <USBD_CtlError+0x38>
  }
  else 
  {
    if(req->wLength == 0)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	88db      	ldrh	r3, [r3, #6]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d104      	bne.n	8003288 <USBD_CtlError+0x30>
    {
       DCD_EP_Stall(pdev , 0x80);
 800327e:	2180      	movs	r1, #128	; 0x80
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f7fe f9af 	bl	80015e4 <DCD_EP_Stall>
 8003286:	e003      	b.n	8003290 <USBD_CtlError+0x38>
    }
    else
    {
      DCD_EP_Stall(pdev , 0);
 8003288:	2100      	movs	r1, #0
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7fe f9aa 	bl	80015e4 <DCD_EP_Stall>
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7ff fb63 	bl	800295c <USB_OTG_EP0_OutStart>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop

080032a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d033      	beq.n	800331e <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f836 	bl	8003328 <USBD_GetLen>
 80032bc:	4603      	mov	r3, r0
 80032be:	3301      	adds	r3, #1
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	75fa      	strb	r2, [r7, #23]
 80032d0:	461a      	mov	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	4413      	add	r3, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	8812      	ldrh	r2, [r2, #0]
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80032de:	7dfb      	ldrb	r3, [r7, #23]
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	75fa      	strb	r2, [r7, #23]
 80032e4:	461a      	mov	r2, r3
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	4413      	add	r3, r2
 80032ea:	2203      	movs	r2, #3
 80032ec:	701a      	strb	r2, [r3, #0]
    
    while (*desc != NULL) 
 80032ee:	e012      	b.n	8003316 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80032f0:	7dfb      	ldrb	r3, [r7, #23]
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	75fa      	strb	r2, [r7, #23]
 80032f6:	461a      	mov	r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	441a      	add	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1c59      	adds	r1, r3, #1
 8003300:	60f9      	str	r1, [r7, #12]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	1c5a      	adds	r2, r3, #1
 800330a:	75fa      	strb	r2, [r7, #23]
 800330c:	461a      	mov	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4413      	add	r3, r2
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != NULL) 
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1e8      	bne.n	80032f0 <USBD_GetString+0x50>
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
    }
  } 
}
 800331e:	bf00      	nop
 8003320:	3718      	adds	r7, #24
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop

08003328 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8003330:	2300      	movs	r3, #0
 8003332:	73fb      	strb	r3, [r7, #15]

    while (*buf != NULL) 
 8003334:	e005      	b.n	8003342 <USBD_GetLen+0x1a>
    {
        len++;
 8003336:	7bfb      	ldrb	r3, [r7, #15]
 8003338:	3301      	adds	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
        buf++;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3301      	adds	r3, #1
 8003340:	607b      	str	r3, [r7, #4]
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f5      	bne.n	8003336 <USBD_GetLen+0xe>
    {
        len++;
        buf++;
    }

    return len;
 800334a:	7bfb      	ldrb	r3, [r7, #15]
}
 800334c:	4618      	mov	r0, r3
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	4613      	mov	r3, r2
 8003364:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8003366:	2300      	movs	r3, #0
 8003368:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 800336a:	88fa      	ldrh	r2, [r7, #6]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.in_ep[0].rem_data_len   = len;
 8003372:	88fa      	ldrh	r2, [r7, #6]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2202      	movs	r2, #2
 800337e:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8003382:	88fb      	ldrh	r3, [r7, #6]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	2100      	movs	r1, #0
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7fe f8ef 	bl	800156c <DCD_EP_Tx>
 
  return ret;
 800338e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	4613      	mov	r3, r2
 80033a4:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 80033aa:	88fb      	ldrh	r3, [r7, #6]
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	2100      	movs	r1, #0
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f7fe f8db 	bl	800156c <DCD_EP_Tx>
  
  
  return ret;
 80033b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3718      	adds	r7, #24
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.out_ep[0].total_data_len = len;
 80033d2:	88fa      	ldrh	r2, [r7, #6]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
  pdev->dev.out_ep[0].rem_data_len   = len;
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2203      	movs	r2, #3
 80033e6:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	2100      	movs	r1, #0
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f7fe f879 	bl	80014e8 <DCD_EP_PrepareRx>
                    0,
                    pbuf,
                    len);
  

  return ret;
 80033f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	4613      	mov	r3, r2
 800340c:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800340e:	2300      	movs	r3, #0
 8003410:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 8003412:	88fb      	ldrh	r3, [r7, #6]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	2100      	movs	r1, #0
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f7fe f865 	bl	80014e8 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 800341e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2204      	movs	r2, #4
 8003438:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 800343c:	2300      	movs	r3, #0
 800343e:	2200      	movs	r2, #0
 8003440:	2100      	movs	r1, #0
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f7fe f892 	bl	800156c <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff fa87 	bl	800295c <USB_OTG_EP0_OutStart>
  
  return ret;
 800344e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2205      	movs	r2, #5
 8003468:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 800346c:	2300      	movs	r3, #0
 800346e:	2200      	movs	r2, #0
 8003470:	2100      	movs	r1, #0
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fe f838 	bl	80014e8 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff fa6f 	bl	800295c <USB_OTG_EP0_OutStart>
  
  return ret;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003480:	4618      	mov	r0, r3
 8003482:	3710      	adds	r7, #16
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	607a      	str	r2, [r7, #4]
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	460b      	mov	r3, r1
 8003496:	72fb      	strb	r3, [r7, #11]
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 fe65 	bl	8004168 <USB_OTG_BSP_Init>
  
  USBD_DeInit(pdev);
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f81e 	bl	80034e0 <USBD_DeInit>
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	f8c3 25e0 	str.w	r2, [r3, #1504]	; 0x5e0
  pdev->dev.usr_cb = usr_cb;  
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
  pdev->dev.usr_device = pDevice;    
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 80034bc:	7afb      	ldrb	r3, [r7, #11]
 80034be:	4619      	mov	r1, r3
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f7fd feff 	bl	80012c4 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 fea1 	bl	8004218 <USB_OTG_BSP_EnableInterrupt>
}
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop

080034e0 <USBD_DeInit>:
*         Re-Initialize th deviuce library
* @param  pdev: device instance
* @retval status: status
*/
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Software Init */
  
  return USBD_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop

080034f8 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8003500:	f107 0308 	add.w	r3, r7, #8
 8003504:	4619      	mov	r1, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7ff fe5c 	bl	80031c4 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 800350c:	7a3b      	ldrb	r3, [r7, #8]
 800350e:	f003 031f 	and.w	r3, r3, #31
 8003512:	2b01      	cmp	r3, #1
 8003514:	d00a      	beq.n	800352c <USBD_SetupStage+0x34>
 8003516:	2b02      	cmp	r3, #2
 8003518:	d00f      	beq.n	800353a <USBD_SetupStage+0x42>
 800351a:	2b00      	cmp	r3, #0
 800351c:	d114      	bne.n	8003548 <USBD_SetupStage+0x50>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 800351e:	f107 0308 	add.w	r3, r7, #8
 8003522:	4619      	mov	r1, r3
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff fa7d 	bl	8002a24 <USBD_StdDevReq>
    break;
 800352a:	e016      	b.n	800355a <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 800352c:	f107 0308 	add.w	r3, r7, #8
 8003530:	4619      	mov	r1, r3
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff fac6 	bl	8002ac4 <USBD_StdItfReq>
    break;
 8003538:	e00f      	b.n	800355a <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 800353a:	f107 0308 	add.w	r3, r7, #8
 800353e:	4619      	mov	r1, r3
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f7ff faf3 	bl	8002b2c <USBD_StdEPReq>
    break;
 8003546:	e008      	b.n	800355a <USBD_SetupStage+0x62>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8003548:	7a3b      	ldrb	r3, [r7, #8]
 800354a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800354e:	b2db      	uxtb	r3, r3
 8003550:	4619      	mov	r1, r3
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fe f846 	bl	80015e4 <DCD_EP_Stall>
    break;
 8003558:	bf00      	nop
  }  
  return USBD_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d144      	bne.n	8003600 <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800357c:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8003584:	2b03      	cmp	r3, #3
 8003586:	d14e      	bne.n	8003626 <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	69da      	ldr	r2, [r3, #28]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	429a      	cmp	r2, r3
 8003592:	d920      	bls.n	80035d6 <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	69da      	ldr	r2, [r3, #28]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	1ad2      	subs	r2, r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	78db      	ldrb	r3, [r3, #3]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d106      	bne.n	80035b8 <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	441a      	add	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bf28      	it	cs
 80035c8:	4613      	movcs	r3, r2
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	461a      	mov	r2, r3
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7ff ff16 	bl	8003400 <USBD_CtlContinueRx>
 80035d4:	e027      	b.n	8003626 <USBD_DataOutStage+0xc2>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00a      	beq.n	80035f8 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d105      	bne.n	80035f8 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7ff ff15 	bl	8003428 <USBD_CtlSendStatus>
 80035fe:	e012      	b.n	8003626 <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00c      	beq.n	8003626 <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        }
        USBD_CtlSendStatus(pdev);
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8003612:	2b03      	cmp	r3, #3
 8003614:	d107      	bne.n	8003626 <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	78fa      	ldrb	r2, [r7, #3]
 8003620:	4611      	mov	r1, r2
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	4798      	blx	r3
  }  
  return USBD_OK;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800363c:	78fb      	ldrb	r3, [r7, #3]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d15f      	bne.n	8003702 <USBD_DataInStage+0xd2>
  {
    ep = &pdev->dev.in_ep[0];
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8003648:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8003650:	2b02      	cmp	r3, #2
 8003652:	d169      	bne.n	8003728 <USBD_DataInStage+0xf8>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	69da      	ldr	r2, [r3, #28]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	429a      	cmp	r2, r3
 800365e:	d91b      	bls.n	8003698 <USBD_DataInStage+0x68>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	69da      	ldr	r2, [r3, #28]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	1ad2      	subs	r2, r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	78db      	ldrb	r3, [r3, #3]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d106      	bne.n	8003684 <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	441a      	add	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	69db      	ldr	r3, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
        }
        USBD_CtlContinueSendData (pdev, 
 800368c:	b29b      	uxth	r3, r3
 800368e:	461a      	mov	r2, r3
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff fe81 	bl	8003398 <USBD_CtlContinueSendData>
 8003696:	e047      	b.n	8003728 <USBD_DataInStage+0xf8>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	6892      	ldr	r2, [r2, #8]
 80036a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80036a4:	fb02 f201 	mul.w	r2, r2, r1
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d114      	bne.n	80036d8 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a1a      	ldr	r2, [r3, #32]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	689b      	ldr	r3, [r3, #8]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d30e      	bcc.n	80036d8 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
             (ep->total_data_len < ep->ctl_data_len ))
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a1a      	ldr	r2, [r3, #32]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
           (ep->total_data_len >= ep->maxpacket) &&
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d208      	bcs.n	80036d8 <USBD_DataInStage+0xa8>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80036c6:	2200      	movs	r2, #0
 80036c8:	2100      	movs	r1, #0
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff fe64 	bl	8003398 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24
 80036d6:	e027      	b.n	8003728 <USBD_DataInStage+0xf8>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          USBD_CtlContinueSendData(pdev , NULL, 0);
          ep->ctl_data_len = 0;
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d105      	bne.n	80036fa <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff feac 	bl	8003458 <USBD_CtlReceiveStatus>
 8003700:	e012      	b.n	8003728 <USBD_DataInStage+0xf8>
        }
      }
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00c      	beq.n	8003728 <USBD_DataInStage+0xf8>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8003714:	2b03      	cmp	r3, #3
 8003716:	d107      	bne.n	8003728 <USBD_DataInStage+0xf8>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	4611      	mov	r1, r2
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	4798      	blx	r3
  }  
  return USBD_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop

08003734 <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 800373c:	2300      	movs	r3, #0
 800373e:	2240      	movs	r2, #64	; 0x40
 8003740:	2100      	movs	r1, #0
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7fd fe40 	bl	80013c8 <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 8003748:	2300      	movs	r3, #0
 800374a:	2240      	movs	r2, #64	; 0x40
 800374c:	2180      	movs	r1, #128	; 0x80
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fd fe3a 	bl	80013c8 <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	7892      	ldrb	r2, [r2, #2]
 8003768:	4610      	mov	r0, r2
 800376a:	4798      	blx	r3
  
  return USBD_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop

08003778 <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	4798      	blx	r3
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2203      	movs	r2, #3
 800378e:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3708      	adds	r7, #8
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2204      	movs	r2, #4
 80037a8:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4798      	blx	r3
  return USBD_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	4798      	blx	r3
  }
  return USBD_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop

080037ec <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	4611      	mov	r1, r2
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	4798      	blx	r3
  return USBD_OK; 
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3708      	adds	r7, #8
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	78fa      	ldrb	r2, [r7, #3]
 8003832:	4611      	mov	r1, r2
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
  return USBD_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop

08003844 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	4798      	blx	r3
  return USBD_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop

08003864 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	4798      	blx	r3
  return USBD_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop

08003884 <VCP_Init>:
 * @brief  VCP_Init
 *         Initializes the Media on the STM32
 * @param  None
 * @retval Result of the opeartion (USBD_OK in all cases)
 */
static uint16_t VCP_Init(void) {
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
	return USBD_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <VCP_DeInit>:
 * @brief  VCP_DeInit
 *         DeInitializes the Media on the STM32
 * @param  None
 * @retval Result of the opeartion (USBD_OK in all cases)
 */
static uint16_t VCP_DeInit(void) {
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
	return USBD_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <VCP_Ctrl>:
 * @param  Cmd: Command code
 * @param  Buf: Buffer containing command data (request parameters)
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the operation (USBD_OK in all cases)
 */
static uint16_t VCP_Ctrl(uint32_t Cmd, uint8_t* Buf, uint32_t Len) {
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
	switch (Cmd) {
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b23      	cmp	r3, #35	; 0x23
 80038b4:	d874      	bhi.n	80039a0 <VCP_Ctrl+0xfc>
 80038b6:	a201      	add	r2, pc, #4	; (adr r2, 80038bc <VCP_Ctrl+0x18>)
 80038b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038bc:	080039a1 	.word	0x080039a1
 80038c0:	080039a1 	.word	0x080039a1
 80038c4:	080039a1 	.word	0x080039a1
 80038c8:	080039a1 	.word	0x080039a1
 80038cc:	080039a1 	.word	0x080039a1
 80038d0:	080039a1 	.word	0x080039a1
 80038d4:	080039a1 	.word	0x080039a1
 80038d8:	080039a1 	.word	0x080039a1
 80038dc:	080039a1 	.word	0x080039a1
 80038e0:	080039a1 	.word	0x080039a1
 80038e4:	080039a1 	.word	0x080039a1
 80038e8:	080039a1 	.word	0x080039a1
 80038ec:	080039a1 	.word	0x080039a1
 80038f0:	080039a1 	.word	0x080039a1
 80038f4:	080039a1 	.word	0x080039a1
 80038f8:	080039a1 	.word	0x080039a1
 80038fc:	080039a1 	.word	0x080039a1
 8003900:	080039a1 	.word	0x080039a1
 8003904:	080039a1 	.word	0x080039a1
 8003908:	080039a1 	.word	0x080039a1
 800390c:	080039a1 	.word	0x080039a1
 8003910:	080039a1 	.word	0x080039a1
 8003914:	080039a1 	.word	0x080039a1
 8003918:	080039a1 	.word	0x080039a1
 800391c:	080039a1 	.word	0x080039a1
 8003920:	080039a1 	.word	0x080039a1
 8003924:	080039a1 	.word	0x080039a1
 8003928:	080039a1 	.word	0x080039a1
 800392c:	080039a1 	.word	0x080039a1
 8003930:	080039a1 	.word	0x080039a1
 8003934:	080039a1 	.word	0x080039a1
 8003938:	080039a1 	.word	0x080039a1
 800393c:	080039a1 	.word	0x080039a1
 8003940:	0800394d 	.word	0x0800394d
 8003944:	080039a1 	.word	0x080039a1
 8003948:	080039a1 	.word	0x080039a1
	case SET_LINE_CODING:
		/* Not  needed for this driver */
		break;

	case GET_LINE_CODING:
		Buf[0] = (uint8_t) (linecoding.bitrate);
 800394c:	4b18      	ldr	r3, [pc, #96]	; (80039b0 <VCP_Ctrl+0x10c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	b2da      	uxtb	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	701a      	strb	r2, [r3, #0]
		Buf[1] = (uint8_t) (linecoding.bitrate >> 8);
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	3301      	adds	r3, #1
 800395a:	4a15      	ldr	r2, [pc, #84]	; (80039b0 <VCP_Ctrl+0x10c>)
 800395c:	6812      	ldr	r2, [r2, #0]
 800395e:	0a12      	lsrs	r2, r2, #8
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	701a      	strb	r2, [r3, #0]
		Buf[2] = (uint8_t) (linecoding.bitrate >> 16);
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	3302      	adds	r3, #2
 8003968:	4a11      	ldr	r2, [pc, #68]	; (80039b0 <VCP_Ctrl+0x10c>)
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	0c12      	lsrs	r2, r2, #16
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]
		Buf[3] = (uint8_t) (linecoding.bitrate >> 24);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	3303      	adds	r3, #3
 8003976:	4a0e      	ldr	r2, [pc, #56]	; (80039b0 <VCP_Ctrl+0x10c>)
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	0e12      	lsrs	r2, r2, #24
 800397c:	b2d2      	uxtb	r2, r2
 800397e:	701a      	strb	r2, [r3, #0]
		Buf[4] = linecoding.format;
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	3304      	adds	r3, #4
 8003984:	4a0a      	ldr	r2, [pc, #40]	; (80039b0 <VCP_Ctrl+0x10c>)
 8003986:	7912      	ldrb	r2, [r2, #4]
 8003988:	701a      	strb	r2, [r3, #0]
		Buf[5] = linecoding.paritytype;
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	3305      	adds	r3, #5
 800398e:	4a08      	ldr	r2, [pc, #32]	; (80039b0 <VCP_Ctrl+0x10c>)
 8003990:	7952      	ldrb	r2, [r2, #5]
 8003992:	701a      	strb	r2, [r3, #0]
		Buf[6] = linecoding.datatype;
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	3306      	adds	r3, #6
 8003998:	4a05      	ldr	r2, [pc, #20]	; (80039b0 <VCP_Ctrl+0x10c>)
 800399a:	7992      	ldrb	r2, [r2, #6]
 800399c:	701a      	strb	r2, [r3, #0]
		break;
 800399e:	e000      	b.n	80039a2 <VCP_Ctrl+0xfe>
	case SEND_BREAK:
		/* Not  needed for this driver */
		break;

	default:
		break;
 80039a0:	bf00      	nop
	}

	return USBD_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	20000054 	.word	0x20000054

080039b4 <VCP_send_buffer>:
		i++;
	}
	VCP_DataTx(buf, i);
}

void VCP_send_buffer(uint8_t* buf, int len) {
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
	VCP_DataTx(buf, len);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	4619      	mov	r1, r3
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f804 	bl	80039d0 <VCP_DataTx>
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <VCP_DataTx>:
 *         this function.
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 80039da:	2300      	movs	r3, #0
 80039dc:	60fb      	str	r3, [r7, #12]
	while (i < Len) {
 80039de:	e017      	b.n	8003a10 <VCP_DataTx+0x40>
		APP_Rx_Buffer[APP_Rx_ptr_in] = *(Buf + i);
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <VCP_DataTx+0x58>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	440a      	add	r2, r1
 80039ea:	7811      	ldrb	r1, [r2, #0]
 80039ec:	4a0f      	ldr	r2, [pc, #60]	; (8003a2c <VCP_DataTx+0x5c>)
 80039ee:	54d1      	strb	r1, [r2, r3]
		APP_Rx_ptr_in++;
 80039f0:	4b0d      	ldr	r3, [pc, #52]	; (8003a28 <VCP_DataTx+0x58>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	4a0c      	ldr	r2, [pc, #48]	; (8003a28 <VCP_DataTx+0x58>)
 80039f8:	6013      	str	r3, [r2, #0]
		i++;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3301      	adds	r3, #1
 80039fe:	60fb      	str	r3, [r7, #12]
		/* To avoid buffer overflow */
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
 8003a00:	4b09      	ldr	r3, [pc, #36]	; (8003a28 <VCP_DataTx+0x58>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a08:	d102      	bne.n	8003a10 <VCP_DataTx+0x40>
			APP_Rx_ptr_in = 0;
 8003a0a:	4b07      	ldr	r3, [pc, #28]	; (8003a28 <VCP_DataTx+0x58>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
	uint32_t i = 0;
	while (i < Len) {
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d3e3      	bcc.n	80039e0 <VCP_DataTx+0x10>
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
			APP_Rx_ptr_in = 0;
		}
	}

	return USBD_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	200007bc 	.word	0x200007bc
 8003a2c:	200009ac 	.word	0x200009ac

08003a30 <VCP_DataRx>:
#define APP_TX_BUF_SIZE 128
uint8_t APP_Tx_Buffer[APP_TX_BUF_SIZE];
uint32_t APP_tx_ptr_head;
uint32_t APP_tx_ptr_tail;

static uint16_t VCP_DataRx(uint8_t* Buf, uint32_t Len) {
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	uint32_t i;

	for (i = 0; i < Len; i++) {
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	e01e      	b.n	8003a7e <VCP_DataRx+0x4e>
		APP_Tx_Buffer[APP_tx_ptr_head] = *(Buf + i);
 8003a40:	4b14      	ldr	r3, [pc, #80]	; (8003a94 <VCP_DataRx+0x64>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6879      	ldr	r1, [r7, #4]
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	440a      	add	r2, r1
 8003a4a:	7811      	ldrb	r1, [r2, #0]
 8003a4c:	4a12      	ldr	r2, [pc, #72]	; (8003a98 <VCP_DataRx+0x68>)
 8003a4e:	54d1      	strb	r1, [r2, r3]
		APP_tx_ptr_head++;
 8003a50:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <VCP_DataRx+0x64>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	3301      	adds	r3, #1
 8003a56:	4a0f      	ldr	r2, [pc, #60]	; (8003a94 <VCP_DataRx+0x64>)
 8003a58:	6013      	str	r3, [r2, #0]
		if (APP_tx_ptr_head == APP_TX_BUF_SIZE)
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <VCP_DataRx+0x64>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b80      	cmp	r3, #128	; 0x80
 8003a60:	d102      	bne.n	8003a68 <VCP_DataRx+0x38>
			APP_tx_ptr_head = 0;
 8003a62:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <VCP_DataRx+0x64>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

		if (APP_tx_ptr_head == APP_tx_ptr_tail)
 8003a68:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <VCP_DataRx+0x64>)
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	4b0b      	ldr	r3, [pc, #44]	; (8003a9c <VCP_DataRx+0x6c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d101      	bne.n	8003a78 <VCP_DataRx+0x48>
			return USBD_FAIL;
 8003a74:	2302      	movs	r3, #2
 8003a76:	e007      	b.n	8003a88 <VCP_DataRx+0x58>
uint32_t APP_tx_ptr_tail;

static uint16_t VCP_DataRx(uint8_t* Buf, uint32_t Len) {
	uint32_t i;

	for (i = 0; i < Len; i++) {
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d3dc      	bcc.n	8003a40 <VCP_DataRx+0x10>

		if (APP_tx_ptr_head == APP_tx_ptr_tail)
			return USBD_FAIL;
	}

	return USBD_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3714      	adds	r7, #20
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	2000091c 	.word	0x2000091c
 8003a98:	20000888 	.word	0x20000888
 8003a9c:	20000908 	.word	0x20000908

08003aa0 <VCP_get_char>:

int VCP_get_char(uint8_t *buf) {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
	if (APP_tx_ptr_head == APP_tx_ptr_tail)
 8003aa8:	4b10      	ldr	r3, [pc, #64]	; (8003aec <VCP_get_char+0x4c>)
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	4b10      	ldr	r3, [pc, #64]	; (8003af0 <VCP_get_char+0x50>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d101      	bne.n	8003ab8 <VCP_get_char+0x18>
		return 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e012      	b.n	8003ade <VCP_get_char+0x3e>

	*buf = APP_Tx_Buffer[APP_tx_ptr_tail];
 8003ab8:	4b0d      	ldr	r3, [pc, #52]	; (8003af0 <VCP_get_char+0x50>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a0d      	ldr	r2, [pc, #52]	; (8003af4 <VCP_get_char+0x54>)
 8003abe:	5cd2      	ldrb	r2, [r2, r3]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	701a      	strb	r2, [r3, #0]
	APP_tx_ptr_tail++;
 8003ac4:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <VCP_get_char+0x50>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <VCP_get_char+0x50>)
 8003acc:	6013      	str	r3, [r2, #0]
	if (APP_tx_ptr_tail == APP_TX_BUF_SIZE)
 8003ace:	4b08      	ldr	r3, [pc, #32]	; (8003af0 <VCP_get_char+0x50>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b80      	cmp	r3, #128	; 0x80
 8003ad4:	d102      	bne.n	8003adc <VCP_get_char+0x3c>
		APP_tx_ptr_tail = 0;
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <VCP_get_char+0x50>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]

	return 1;
 8003adc:	2301      	movs	r3, #1
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	2000091c 	.word	0x2000091c
 8003af0:	20000908 	.word	0x20000908
 8003af4:	20000888 	.word	0x20000888

08003af8 <usbd_cdc_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	70fb      	strb	r3, [r7, #3]
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003b0a:	3339      	adds	r3, #57	; 0x39
                               uint8_t cfgidx)
{
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 8003b0c:	881a      	ldrh	r2, [r3, #0]
 8003b0e:	2302      	movs	r3, #2
 8003b10:	2181      	movs	r1, #129	; 0x81
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fd fc58 	bl	80013c8 <DCD_EP_Open>
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003b1e:	3340      	adds	r3, #64	; 0x40
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 8003b20:	881a      	ldrh	r2, [r3, #0]
 8003b22:	2302      	movs	r3, #2
 8003b24:	2101      	movs	r1, #1
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7fd fc4e 	bl	80013c8 <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	2208      	movs	r2, #8
 8003b30:	2182      	movs	r1, #130	; 0x82
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fd fc48 	bl	80013c8 <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
 8003b38:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <usbd_cdc_Init+0x78>)
 8003b3a:	60fb      	str	r3, [r7, #12]
  pbuf[4] = DEVICE_CLASS_CDC;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	2202      	movs	r2, #2
 8003b42:	701a      	strb	r2, [r3, #0]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3305      	adds	r3, #5
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 8003b4c:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <usbd_cdc_Init+0x7c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003b58:	3340      	adds	r3, #64	; 0x40
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	4a06      	ldr	r2, [pc, #24]	; (8003b78 <usbd_cdc_Init+0x80>)
 8003b5e:	2101      	movs	r1, #1
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7fd fcc1 	bl	80014e8 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	2000011c 	.word	0x2000011c
 8003b74:	2000005c 	.word	0x2000005c
 8003b78:	20000964 	.word	0x20000964

08003b7c <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  DCD_EP_Close(pdev,
 8003b88:	2181      	movs	r1, #129	; 0x81
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd fc72 	bl	8001474 <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 8003b90:	2101      	movs	r1, #1
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7fd fc6e 	bl	8001474 <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 8003b98:	2182      	movs	r1, #130	; 0x82
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fd fc6a 	bl	8001474 <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 8003ba0:	4b03      	ldr	r3, [pc, #12]	; (8003bb0 <usbd_cdc_DeInit+0x34>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	4798      	blx	r3
  
  return USBD_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	2000005c 	.word	0x2000005c

08003bb4 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t  *pbuf;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d03d      	beq.n	8003c46 <usbd_cdc_Setup+0x92>
 8003bca:	2b20      	cmp	r3, #32
 8003bcc:	d135      	bne.n	8003c3a <usbd_cdc_Setup+0x86>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	88db      	ldrh	r3, [r3, #6]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d027      	beq.n	8003c26 <usbd_cdc_Setup+0x72>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	b25b      	sxtb	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	da10      	bge.n	8003c02 <usbd_cdc_Setup+0x4e>
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 8003be0:	4b35      	ldr	r3, [pc, #212]	; (8003cb8 <usbd_cdc_Setup+0x104>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	7852      	ldrb	r2, [r2, #1]
 8003be8:	4610      	mov	r0, r2
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	88d2      	ldrh	r2, [r2, #6]
 8003bee:	4933      	ldr	r1, [pc, #204]	; (8003cbc <usbd_cdc_Setup+0x108>)
 8003bf0:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	88db      	ldrh	r3, [r3, #6]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4930      	ldr	r1, [pc, #192]	; (8003cbc <usbd_cdc_Setup+0x108>)
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff fbac 	bl	8003358 <USBD_CtlSendData>
 8003c00:	e019      	b.n	8003c36 <usbd_cdc_Setup+0x82>
                            req->wLength);          
        }
        else /* Host-to-Device requeset */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	785b      	ldrb	r3, [r3, #1]
 8003c06:	461a      	mov	r2, r3
 8003c08:	4b2d      	ldr	r3, [pc, #180]	; (8003cc0 <usbd_cdc_Setup+0x10c>)
 8003c0a:	601a      	str	r2, [r3, #0]
          cdcLen = req->wLength;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	88db      	ldrh	r3, [r3, #6]
 8003c10:	461a      	mov	r2, r3
 8003c12:	4b2c      	ldr	r3, [pc, #176]	; (8003cc4 <usbd_cdc_Setup+0x110>)
 8003c14:	601a      	str	r2, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	88db      	ldrh	r3, [r3, #6]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	4927      	ldr	r1, [pc, #156]	; (8003cbc <usbd_cdc_Setup+0x108>)
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff fbce 	bl	80033c0 <USBD_CtlPrepareRx>
 8003c24:	e007      	b.n	8003c36 <usbd_cdc_Setup+0x82>
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <usbd_cdc_Setup+0x104>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	7852      	ldrb	r2, [r2, #1]
 8003c2e:	4610      	mov	r0, r2
 8003c30:	2200      	movs	r2, #0
 8003c32:	2100      	movs	r1, #0
 8003c34:	4798      	blx	r3
      }
      
      return USBD_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e03a      	b.n	8003cb0 <usbd_cdc_Setup+0xfc>
      
    default:
      USBD_CtlError (pdev, req);
 8003c3a:	6839      	ldr	r1, [r7, #0]
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff fb0b 	bl	8003258 <USBD_CtlError>
      return USBD_FAIL;
 8003c42:	2302      	movs	r3, #2
 8003c44:	e034      	b.n	8003cb0 <usbd_cdc_Setup+0xfc>
    
      
      
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	785b      	ldrb	r3, [r3, #1]
 8003c4a:	2b0a      	cmp	r3, #10
 8003c4c:	d018      	beq.n	8003c80 <usbd_cdc_Setup+0xcc>
 8003c4e:	2b0b      	cmp	r3, #11
 8003c50:	d01c      	beq.n	8003c8c <usbd_cdc_Setup+0xd8>
 8003c52:	2b06      	cmp	r3, #6
 8003c54:	d12b      	bne.n	8003cae <usbd_cdc_Setup+0xfa>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( (req->wValue >> 8) == CDC_DESCRIPTOR_TYPE)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	885b      	ldrh	r3, [r3, #2]
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b21      	cmp	r3, #33	; 0x21
 8003c60:	d107      	bne.n	8003c72 <usbd_cdc_Setup+0xbe>
      {
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
        pbuf = usbd_cdc_Desc;   
#else
        pbuf = usbd_cdc_CfgDesc + 9 + (9 * USBD_ITF_MAX_NUM);
 8003c62:	4b19      	ldr	r3, [pc, #100]	; (8003cc8 <usbd_cdc_Setup+0x114>)
 8003c64:	60bb      	str	r3, [r7, #8]
#endif 
        len = MIN(USB_CDC_DESC_SIZ , req->wLength);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	88db      	ldrh	r3, [r3, #6]
 8003c6a:	2b3a      	cmp	r3, #58	; 0x3a
 8003c6c:	bf28      	it	cs
 8003c6e:	233a      	movcs	r3, #58	; 0x3a
 8003c70:	81fb      	strh	r3, [r7, #14]
      }
      
      USBD_CtlSendData (pdev, 
 8003c72:	89fb      	ldrh	r3, [r7, #14]
 8003c74:	461a      	mov	r2, r3
 8003c76:	68b9      	ldr	r1, [r7, #8]
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff fb6d 	bl	8003358 <USBD_CtlSendData>
                        pbuf,
                        len);
      break;
 8003c7e:	e016      	b.n	8003cae <usbd_cdc_Setup+0xfa>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 8003c80:	2201      	movs	r2, #1
 8003c82:	4912      	ldr	r1, [pc, #72]	; (8003ccc <usbd_cdc_Setup+0x118>)
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7ff fb67 	bl	8003358 <USBD_CtlSendData>
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 8003c8a:	e010      	b.n	8003cae <usbd_cdc_Setup+0xfa>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	885b      	ldrh	r3, [r3, #2]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d106      	bne.n	8003ca4 <usbd_cdc_Setup+0xf0>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	885b      	ldrh	r3, [r3, #2]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <usbd_cdc_Setup+0x118>)
 8003ca0:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 8003ca2:	e003      	b.n	8003cac <usbd_cdc_Setup+0xf8>
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
      }
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
 8003ca4:	6839      	ldr	r1, [r7, #0]
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7ff fad6 	bl	8003258 <USBD_CtlError>
      }
      break;
 8003cac:	bf00      	nop
    }
  }
  return USBD_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	2000005c 	.word	0x2000005c
 8003cbc:	200009a4 	.word	0x200009a4
 8003cc0:	200000b4 	.word	0x200000b4
 8003cc4:	200007cc 	.word	0x200007cc
 8003cc8:	20000082 	.word	0x20000082
 8003ccc:	200007b8 	.word	0x200007b8

08003cd0 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device device instance
  * @retval status
  */
static uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  if (cdcCmd != NO_CMD)
 8003cd8:	4b09      	ldr	r3, [pc, #36]	; (8003d00 <usbd_cdc_EP0_RxReady+0x30>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2bff      	cmp	r3, #255	; 0xff
 8003cde:	d00a      	beq.n	8003cf6 <usbd_cdc_EP0_RxReady+0x26>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 8003ce0:	4b08      	ldr	r3, [pc, #32]	; (8003d04 <usbd_cdc_EP0_RxReady+0x34>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	4a06      	ldr	r2, [pc, #24]	; (8003d00 <usbd_cdc_EP0_RxReady+0x30>)
 8003ce6:	6810      	ldr	r0, [r2, #0]
 8003ce8:	4a07      	ldr	r2, [pc, #28]	; (8003d08 <usbd_cdc_EP0_RxReady+0x38>)
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	4907      	ldr	r1, [pc, #28]	; (8003d0c <usbd_cdc_EP0_RxReady+0x3c>)
 8003cee:	4798      	blx	r3
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 8003cf0:	4b03      	ldr	r3, [pc, #12]	; (8003d00 <usbd_cdc_EP0_RxReady+0x30>)
 8003cf2:	22ff      	movs	r2, #255	; 0xff
 8003cf4:	601a      	str	r2, [r3, #0]
  }
  
  return USBD_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	200000b4 	.word	0x200000b4
 8003d04:	2000005c 	.word	0x2000005c
 8003d08:	200007cc 	.word	0x200007cc
 8003d0c:	200009a4 	.word	0x200009a4

08003d10 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;

  if (USB_Tx_State == 1)
 8003d1c:	4b28      	ldr	r3, [pc, #160]	; (8003dc0 <usbd_cdc_DataIn+0xb0>)
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d148      	bne.n	8003db6 <usbd_cdc_DataIn+0xa6>
  {
    if (APP_Rx_length == 0) 
 8003d24:	4b27      	ldr	r3, [pc, #156]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d103      	bne.n	8003d34 <usbd_cdc_DataIn+0x24>
    {
      USB_Tx_State = 0;
 8003d2c:	4b24      	ldr	r3, [pc, #144]	; (8003dc0 <usbd_cdc_DataIn+0xb0>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	e040      	b.n	8003db6 <usbd_cdc_DataIn+0xa6>
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003d3a:	3339      	adds	r3, #57	; 0x39
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	4b20      	ldr	r3, [pc, #128]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d21e      	bcs.n	8003d86 <usbd_cdc_DataIn+0x76>
        USB_Tx_ptr = APP_Rx_ptr_out;
 8003d48:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003d54:	f8b3 3039 	ldrh.w	r3, [r3, #57]	; 0x39
 8003d58:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003d60:	3339      	adds	r3, #57	; 0x39
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	461a      	mov	r2, r3
 8003d66:	4b18      	ldr	r3, [pc, #96]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	4a16      	ldr	r2, [pc, #88]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d6e:	6013      	str	r3, [r2, #0]
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	f8d2 25ec 	ldr.w	r2, [r2, #1516]	; 0x5ec
 8003d7a:	3239      	adds	r2, #57	; 0x39
 8003d7c:	8812      	ldrh	r2, [r2, #0]
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	4a10      	ldr	r2, [pc, #64]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d82:	6013      	str	r3, [r2, #0]
 8003d84:	e00f      	b.n	8003da6 <usbd_cdc_DataIn+0x96>
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 8003d86:	4b10      	ldr	r3, [pc, #64]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = APP_Rx_length;
 8003d8c:	4b0d      	ldr	r3, [pc, #52]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += APP_Rx_length;
 8003d92:	4b0d      	ldr	r3, [pc, #52]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	4b0b      	ldr	r3, [pc, #44]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	4a0a      	ldr	r2, [pc, #40]	; (8003dc8 <usbd_cdc_DataIn+0xb8>)
 8003d9e:	6013      	str	r3, [r2, #0]
        APP_Rx_length = 0;
 8003da0:	4b08      	ldr	r3, [pc, #32]	; (8003dc4 <usbd_cdc_DataIn+0xb4>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
                 CDC_IN_EP,
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 8003da6:	89fb      	ldrh	r3, [r7, #14]
        APP_Rx_ptr_out += APP_Rx_length;
        APP_Rx_length = 0;
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
 8003da8:	4a08      	ldr	r2, [pc, #32]	; (8003dcc <usbd_cdc_DataIn+0xbc>)
 8003daa:	441a      	add	r2, r3
 8003dac:	89bb      	ldrh	r3, [r7, #12]
 8003dae:	2181      	movs	r1, #129	; 0x81
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f7fd fbdb 	bl	800156c <DCD_EP_Tx>
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
                 USB_Tx_length);
    }
  }  
  
  return USBD_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3710      	adds	r7, #16
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	200007c8 	.word	0x200007c8
 8003dc4:	200007c4 	.word	0x200007c4
 8003dc8:	200007c0 	.word	0x200007c0
 8003dcc:	200009ac 	.word	0x200009ac

08003dd0 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 8003ddc:	78fa      	ldrb	r2, [r7, #3]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	440b      	add	r3, r1
 8003dea:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	81fb      	strh	r3, [r7, #14]
  
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 8003df2:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <usbd_cdc_DataOut+0x4c>)
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	89fa      	ldrh	r2, [r7, #14]
 8003df8:	4611      	mov	r1, r2
 8003dfa:	4809      	ldr	r0, [pc, #36]	; (8003e20 <usbd_cdc_DataOut+0x50>)
 8003dfc:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003e04:	3340      	adds	r3, #64	; 0x40
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	4a05      	ldr	r2, [pc, #20]	; (8003e20 <usbd_cdc_DataOut+0x50>)
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7fd fb6b 	bl	80014e8 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	2000005c 	.word	0x2000005c
 8003e20:	20000964 	.word	0x20000964

08003e24 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_SOF (void *pdev)
{      
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 8003e2c:	4b08      	ldr	r3, [pc, #32]	; (8003e50 <usbd_cdc_SOF+0x2c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	1c5a      	adds	r2, r3, #1
 8003e32:	4907      	ldr	r1, [pc, #28]	; (8003e50 <usbd_cdc_SOF+0x2c>)
 8003e34:	600a      	str	r2, [r1, #0]
 8003e36:	2b05      	cmp	r3, #5
 8003e38:	d105      	bne.n	8003e46 <usbd_cdc_SOF+0x22>
  {
    /* Reset the frame counter */
    FrameCount = 0;
 8003e3a:	4b05      	ldr	r3, [pc, #20]	; (8003e50 <usbd_cdc_SOF+0x2c>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]
    
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f807 	bl	8003e54 <Handle_USBAsynchXfer>
  }
  
  return USBD_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	200007d0 	.word	0x200007d0

08003e54 <Handle_USBAsynchXfer>:
  *         Send data to USB
  * @param  pdev: instance
  * @retval None
  */
static void Handle_USBAsynchXfer (void *pdev)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 8003e5c:	4b38      	ldr	r3, [pc, #224]	; (8003f40 <Handle_USBAsynchXfer+0xec>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d069      	beq.n	8003f38 <Handle_USBAsynchXfer+0xe4>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 8003e64:	4b37      	ldr	r3, [pc, #220]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e6c:	d102      	bne.n	8003e74 <Handle_USBAsynchXfer+0x20>
    {
      APP_Rx_ptr_out = 0;
 8003e6e:	4b35      	ldr	r3, [pc, #212]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 8003e74:	4b33      	ldr	r3, [pc, #204]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	4b33      	ldr	r3, [pc, #204]	; (8003f48 <Handle_USBAsynchXfer+0xf4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d103      	bne.n	8003e88 <Handle_USBAsynchXfer+0x34>
    {
      USB_Tx_State = 0; 
 8003e80:	4b2f      	ldr	r3, [pc, #188]	; (8003f40 <Handle_USBAsynchXfer+0xec>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	701a      	strb	r2, [r3, #0]
      return;
 8003e86:	e057      	b.n	8003f38 <Handle_USBAsynchXfer+0xe4>
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 8003e88:	4b2e      	ldr	r3, [pc, #184]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <Handle_USBAsynchXfer+0xf4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d906      	bls.n	8003ea2 <Handle_USBAsynchXfer+0x4e>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 8003e94:	4b2b      	ldr	r3, [pc, #172]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8003e9c:	4a2b      	ldr	r2, [pc, #172]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003e9e:	6013      	str	r3, [r2, #0]
 8003ea0:	e006      	b.n	8003eb0 <Handle_USBAsynchXfer+0x5c>
    
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 8003ea2:	4b29      	ldr	r3, [pc, #164]	; (8003f48 <Handle_USBAsynchXfer+0xf4>)
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b27      	ldr	r3, [pc, #156]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	4a27      	ldr	r2, [pc, #156]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003eae:	6013      	str	r3, [r2, #0]
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
     APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003eb6:	3339      	adds	r3, #57	; 0x39
 8003eb8:	881b      	ldrh	r3, [r3, #0]
 8003eba:	461a      	mov	r2, r3
 8003ebc:	4b23      	ldr	r3, [pc, #140]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d21e      	bcs.n	8003f02 <Handle_USBAsynchXfer+0xae>
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 8003ec4:	4b1f      	ldr	r3, [pc, #124]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003ed0:	f8b3 3039 	ldrh.w	r3, [r3, #57]	; 0x39
 8003ed4:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 8003edc:	3339      	adds	r3, #57	; 0x39
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	4b18      	ldr	r3, [pc, #96]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	4a16      	ldr	r2, [pc, #88]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003eea:	6013      	str	r3, [r2, #0]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 8003eec:	4b17      	ldr	r3, [pc, #92]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	f8d2 25ec 	ldr.w	r2, [r2, #1516]	; 0x5ec
 8003ef6:	3239      	adds	r2, #57	; 0x39
 8003ef8:	8812      	ldrh	r2, [r2, #0]
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	4a13      	ldr	r2, [pc, #76]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	e00f      	b.n	8003f22 <Handle_USBAsynchXfer+0xce>
    }
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 8003f02:	4b10      	ldr	r3, [pc, #64]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = APP_Rx_length;
 8003f08:	4b10      	ldr	r3, [pc, #64]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += APP_Rx_length;
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4b0e      	ldr	r3, [pc, #56]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4413      	add	r3, r2
 8003f18:	4a0a      	ldr	r2, [pc, #40]	; (8003f44 <Handle_USBAsynchXfer+0xf0>)
 8003f1a:	6013      	str	r3, [r2, #0]
      APP_Rx_length = 0;
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <Handle_USBAsynchXfer+0xf8>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
    }
    USB_Tx_State = 1; 
 8003f22:	4b07      	ldr	r3, [pc, #28]	; (8003f40 <Handle_USBAsynchXfer+0xec>)
 8003f24:	2201      	movs	r2, #1
 8003f26:	701a      	strb	r2, [r3, #0]

    DCD_EP_Tx (pdev,
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 8003f28:	89fb      	ldrh	r3, [r7, #14]
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 

    DCD_EP_Tx (pdev,
 8003f2a:	4a09      	ldr	r2, [pc, #36]	; (8003f50 <Handle_USBAsynchXfer+0xfc>)
 8003f2c:	441a      	add	r2, r3
 8003f2e:	89bb      	ldrh	r3, [r7, #12]
 8003f30:	2181      	movs	r1, #129	; 0x81
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7fd fb1a 	bl	800156c <DCD_EP_Tx>
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
               USB_Tx_length);
  }  
  
}
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	200007c8 	.word	0x200007c8
 8003f44:	200007c0 	.word	0x200007c0
 8003f48:	200007bc 	.word	0x200007bc
 8003f4c:	200007c4 	.word	0x200007c4
 8003f50:	200009ac 	.word	0x200009ac

08003f54 <USBD_cdc_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	6039      	str	r1, [r7, #0]
 8003f5e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_cdc_CfgDesc);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2243      	movs	r2, #67	; 0x43
 8003f64:	801a      	strh	r2, [r3, #0]
  return usbd_cdc_CfgDesc;
 8003f66:	4b03      	ldr	r3, [pc, #12]	; (8003f74 <USBD_cdc_GetCfgDesc+0x20>)
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	20000070 	.word	0x20000070

08003f78 <USBD_USR_Init>:
*         Displays the message on LCD for host lib initialization
* @param  None
* @retval None
*/
void USBD_USR_Init(void)
{   
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0

}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop

08003f88 <USBD_USR_DeviceReset>:
*         Displays the message on LCD on device Reset Event
* @param  speed : device speed
* @retval None
*/
void USBD_USR_DeviceReset(uint8_t speed )
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71fb      	strb	r3, [r7, #7]
 switch (speed)
 8003f92:	79fb      	ldrb	r3, [r7, #7]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <USBD_USR_DeviceReset+0x16>
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d002      	beq.n	8003fa2 <USBD_USR_DeviceReset+0x1a>
     break;

  case USB_OTG_SPEED_FULL: 
     break;
 default:
     break;
 8003f9c:	e002      	b.n	8003fa4 <USBD_USR_DeviceReset+0x1c>
void USBD_USR_DeviceReset(uint8_t speed )
{
 switch (speed)
 {
   case USB_OTG_SPEED_HIGH: 
     break;
 8003f9e:	bf00      	nop
 8003fa0:	e000      	b.n	8003fa4 <USBD_USR_DeviceReset+0x1c>

  case USB_OTG_SPEED_FULL: 
     break;
 8003fa2:	bf00      	nop
 default:
     break;
     
 }
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <USBD_USR_DeviceConfigured>:
*         Displays the message on LCD on device configuration Event
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceConfigured (void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
}
 8003fb4:	bf00      	nop
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop

08003fc0 <USBD_USR_DeviceConnected>:
*         Displays the message on LCD on device connection Event
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceConnected (void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
}
 8003fc4:	bf00      	nop
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop

08003fd0 <USBD_USR_DeviceDisconnected>:
*         Displays the message on LCD on device disconnection Event
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceDisconnected (void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
}
 8003fd4:	bf00      	nop
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop

08003fe0 <USBD_USR_DeviceSuspended>:
*         Displays the message on LCD on device suspend Event
* @param  None
* @retval None
*/
void USBD_USR_DeviceSuspended(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  /* Users can do their application actions here for the USB-Reset */
}
 8003fe4:	bf00      	nop
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop

08003ff0 <USBD_USR_DeviceResumed>:
*         Displays the message on LCD on device resume Event
* @param  None
* @retval None
*/
void USBD_USR_DeviceResumed(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  /* Users can do their application actions here for the USB-Reset */
}
 8003ff4:	bf00      	nop
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop

08004000 <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2212      	movs	r2, #18
 8004010:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 8004012:	4b03      	ldr	r3, [pc, #12]	; (8004020 <USBD_USR_DeviceDescriptor+0x20>)
}
 8004014:	4618      	mov	r0, r3
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	2000011c 	.word	0x2000011c

08004024 <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	4603      	mov	r3, r0
 800402c:	6039      	str	r1, [r7, #0]
 800402e:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2204      	movs	r2, #4
 8004034:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004036:	4b03      	ldr	r3, [pc, #12]	; (8004044 <USBD_USR_LangIDStrDescriptor+0x20>)
}
 8004038:	4618      	mov	r0, r3
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr
 8004044:	20000130 	.word	0x20000130

08004048 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	6039      	str	r1, [r7, #0]
 8004052:	71fb      	strb	r3, [r7, #7]
 
  
  if(speed == 0)
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d105      	bne.n	8004066 <USBD_USR_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString ((uint8_t*)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	4907      	ldr	r1, [pc, #28]	; (800407c <USBD_USR_ProductStrDescriptor+0x34>)
 800405e:	4808      	ldr	r0, [pc, #32]	; (8004080 <USBD_USR_ProductStrDescriptor+0x38>)
 8004060:	f7ff f91e 	bl	80032a0 <USBD_GetString>
 8004064:	e004      	b.n	8004070 <USBD_USR_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	4904      	ldr	r1, [pc, #16]	; (800407c <USBD_USR_ProductStrDescriptor+0x34>)
 800406a:	4806      	ldr	r0, [pc, #24]	; (8004084 <USBD_USR_ProductStrDescriptor+0x3c>)
 800406c:	f7ff f918 	bl	80032a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004070:	4b02      	ldr	r3, [pc, #8]	; (800407c <USBD_USR_ProductStrDescriptor+0x34>)
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20000854 	.word	0x20000854
 8004080:	08005e30 	.word	0x08005e30
 8004084:	08005e54 	.word	0x08005e54

08004088 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	4603      	mov	r3, r0
 8004090:	6039      	str	r1, [r7, #0]
 8004092:	71fb      	strb	r3, [r7, #7]
  USBD_GetString ((uint8_t*)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	4904      	ldr	r1, [pc, #16]	; (80040a8 <USBD_USR_ManufacturerStrDescriptor+0x20>)
 8004098:	4804      	ldr	r0, [pc, #16]	; (80040ac <USBD_USR_ManufacturerStrDescriptor+0x24>)
 800409a:	f7ff f901 	bl	80032a0 <USBD_GetString>
  return USBD_StrDesc;
 800409e:	4b02      	ldr	r3, [pc, #8]	; (80040a8 <USBD_USR_ManufacturerStrDescriptor+0x20>)
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	20000854 	.word	0x20000854
 80040ac:	08005e78 	.word	0x08005e78

080040b0 <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	6039      	str	r1, [r7, #0]
 80040ba:	71fb      	strb	r3, [r7, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 80040bc:	79fb      	ldrb	r3, [r7, #7]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d105      	bne.n	80040ce <USBD_USR_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString ((uint8_t*)USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	4907      	ldr	r1, [pc, #28]	; (80040e4 <USBD_USR_SerialStrDescriptor+0x34>)
 80040c6:	4808      	ldr	r0, [pc, #32]	; (80040e8 <USBD_USR_SerialStrDescriptor+0x38>)
 80040c8:	f7ff f8ea 	bl	80032a0 <USBD_GetString>
 80040cc:	e004      	b.n	80040d8 <USBD_USR_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	4904      	ldr	r1, [pc, #16]	; (80040e4 <USBD_USR_SerialStrDescriptor+0x34>)
 80040d2:	4806      	ldr	r0, [pc, #24]	; (80040ec <USBD_USR_SerialStrDescriptor+0x3c>)
 80040d4:	f7ff f8e4 	bl	80032a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80040d8:	4b02      	ldr	r3, [pc, #8]	; (80040e4 <USBD_USR_SerialStrDescriptor+0x34>)
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	20000854 	.word	0x20000854
 80040e8:	08005e8c 	.word	0x08005e8c
 80040ec:	08005e9c 	.word	0x08005e9c

080040f0 <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	4603      	mov	r3, r0
 80040f8:	6039      	str	r1, [r7, #0]
 80040fa:	71fb      	strb	r3, [r7, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d105      	bne.n	800410e <USBD_USR_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString ((uint8_t*)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	4907      	ldr	r1, [pc, #28]	; (8004124 <USBD_USR_ConfigStrDescriptor+0x34>)
 8004106:	4808      	ldr	r0, [pc, #32]	; (8004128 <USBD_USR_ConfigStrDescriptor+0x38>)
 8004108:	f7ff f8ca 	bl	80032a0 <USBD_GetString>
 800410c:	e004      	b.n	8004118 <USBD_USR_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	4904      	ldr	r1, [pc, #16]	; (8004124 <USBD_USR_ConfigStrDescriptor+0x34>)
 8004112:	4805      	ldr	r0, [pc, #20]	; (8004128 <USBD_USR_ConfigStrDescriptor+0x38>)
 8004114:	f7ff f8c4 	bl	80032a0 <USBD_GetString>
  }
  return USBD_StrDesc;  
 8004118:	4b02      	ldr	r3, [pc, #8]	; (8004124 <USBD_USR_ConfigStrDescriptor+0x34>)
}
 800411a:	4618      	mov	r0, r3
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20000854 	.word	0x20000854
 8004128:	08005eac 	.word	0x08005eac

0800412c <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	4603      	mov	r3, r0
 8004134:	6039      	str	r1, [r7, #0]
 8004136:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d105      	bne.n	800414a <USBD_USR_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString ((uint8_t*)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 800413e:	683a      	ldr	r2, [r7, #0]
 8004140:	4907      	ldr	r1, [pc, #28]	; (8004160 <USBD_USR_InterfaceStrDescriptor+0x34>)
 8004142:	4808      	ldr	r0, [pc, #32]	; (8004164 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8004144:	f7ff f8ac 	bl	80032a0 <USBD_GetString>
 8004148:	e004      	b.n	8004154 <USBD_USR_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	4904      	ldr	r1, [pc, #16]	; (8004160 <USBD_USR_InterfaceStrDescriptor+0x34>)
 800414e:	4805      	ldr	r0, [pc, #20]	; (8004164 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8004150:	f7ff f8a6 	bl	80032a0 <USBD_GetString>
  }
  return USBD_StrDesc;  
 8004154:	4b02      	ldr	r3, [pc, #8]	; (8004160 <USBD_USR_InterfaceStrDescriptor+0x34>)
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	20000854 	.word	0x20000854
 8004164:	08005eb8 	.word	0x08005eb8

08004168 <USB_OTG_BSP_Init>:
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
#endif


 #ifdef USE_USB_OTG_FS

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 8004170:	2101      	movs	r1, #1
 8004172:	2001      	movs	r0, #1
 8004174:	f001 fa86 	bl	8005684 <RCC_AHB1PeriphClockCmd>

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8  |
 8004178:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800417c:	60bb      	str	r3, [r7, #8]
    GPIO_Pin_9  |
      GPIO_Pin_11 |
        GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800417e:	2303      	movs	r3, #3
 8004180:	737b      	strb	r3, [r7, #13]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8004182:	2302      	movs	r3, #2
 8004184:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8004186:	2300      	movs	r3, #0
 8004188:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 800418a:	2300      	movs	r3, #0
 800418c:	73fb      	strb	r3, [r7, #15]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 800418e:	f107 0308 	add.w	r3, r7, #8
 8004192:	4619      	mov	r1, r3
 8004194:	481f      	ldr	r0, [pc, #124]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 8004196:	f001 fb15 	bl	80057c4 <GPIO_Init>

  GPIO_PinAFConfig(GPIOA,GPIO_PinSource8,GPIO_AF_OTG1_FS) ;
 800419a:	220a      	movs	r2, #10
 800419c:	2108      	movs	r1, #8
 800419e:	481d      	ldr	r0, [pc, #116]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041a0:	f001 fbbe 	bl	8005920 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_OTG1_FS) ;
 80041a4:	220a      	movs	r2, #10
 80041a6:	2109      	movs	r1, #9
 80041a8:	481a      	ldr	r0, [pc, #104]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041aa:	f001 fbb9 	bl	8005920 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
 80041ae:	220a      	movs	r2, #10
 80041b0:	210b      	movs	r1, #11
 80041b2:	4818      	ldr	r0, [pc, #96]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041b4:	f001 fbb4 	bl	8005920 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
 80041b8:	220a      	movs	r2, #10
 80041ba:	210c      	movs	r1, #12
 80041bc:	4815      	ldr	r0, [pc, #84]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041be:	f001 fbaf 	bl	8005920 <GPIO_PinAFConfig>

  /* this for ID line debug */


  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 80041c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 80041c8:	2301      	movs	r3, #1
 80041ca:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80041cc:	2301      	movs	r3, #1
 80041ce:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80041d0:	2303      	movs	r3, #3
 80041d2:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80041d4:	f107 0308 	add.w	r3, r7, #8
 80041d8:	4619      	mov	r1, r3
 80041da:	480e      	ldr	r0, [pc, #56]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041dc:	f001 faf2 	bl	80057c4 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;
 80041e0:	220a      	movs	r2, #10
 80041e2:	210a      	movs	r1, #10
 80041e4:	480b      	ldr	r0, [pc, #44]	; (8004214 <USB_OTG_BSP_Init+0xac>)
 80041e6:	f001 fb9b 	bl	8005920 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80041ea:	2101      	movs	r1, #1
 80041ec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80041f0:	f001 faa8 	bl	8005744 <RCC_APB2PeriphClockCmd>
  RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
 80041f4:	2101      	movs	r1, #1
 80041f6:	2080      	movs	r0, #128	; 0x80
 80041f8:	f001 fa64 	bl	80056c4 <RCC_AHB2PeriphClockCmd>

 #endif //USB_OTG_HS


  /* enable the PWR clock */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80041fc:	2101      	movs	r1, #1
 80041fe:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004202:	f001 fabf 	bl	8005784 <RCC_APB1PeriphResetCmd>
  NVIC_Init(&NVIC_InitStructure);

  EXTI_ClearITPendingBit(EXTI_Line20);
#endif

  EXTI_ClearITPendingBit(EXTI_Line0);
 8004206:	2001      	movs	r0, #1
 8004208:	f001 fbd4 	bl	80059b4 <EXTI_ClearITPendingBit>
}
 800420c:	bf00      	nop
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40020000 	.word	0x40020000

08004218 <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8004220:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8004224:	f001 fce8 	bl	8005bf8 <NVIC_PriorityGroupConfig>
#ifdef USE_USB_OTG_HS
  NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_IRQn;
#else
  NVIC_InitStructure.NVIC_IRQChannel = OTG_FS_IRQn;
 8004228:	2343      	movs	r3, #67	; 0x43
 800422a:	733b      	strb	r3, [r7, #12]
#endif
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800422c:	2301      	movs	r3, #1
 800422e:	737b      	strb	r3, [r7, #13]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8004230:	2303      	movs	r3, #3
 8004232:	73bb      	strb	r3, [r7, #14]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
  NVIC_Init(&NVIC_InitStructure);
 8004238:	f107 030c 	add.w	r3, r7, #12
 800423c:	4618      	mov	r0, r3
 800423e:	f001 fcef 	bl	8005c20 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
#endif
}
 8004242:	bf00      	nop
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop

0800424c <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004254:	2300      	movs	r3, #0
 8004256:	60fb      	str	r3, [r7, #12]
  const uint32_t utime = (120 * usec / 7);
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	1a9b      	subs	r3, r3, r2
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	461a      	mov	r2, r3
 8004264:	4b0a      	ldr	r3, [pc, #40]	; (8004290 <USB_OTG_BSP_uDelay+0x44>)
 8004266:	fba3 1302 	umull	r1, r3, r3, r2
 800426a:	1ad2      	subs	r2, r2, r3
 800426c:	0852      	lsrs	r2, r2, #1
 800426e:	4413      	add	r3, r2
 8004270:	089b      	lsrs	r3, r3, #2
 8004272:	60bb      	str	r3, [r7, #8]
  do
  {
    if ( ++count > utime )
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	3301      	adds	r3, #1
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	429a      	cmp	r2, r3
 8004280:	d800      	bhi.n	8004284 <USB_OTG_BSP_uDelay+0x38>
    {
      return ;
    }
  }
  while (1);
 8004282:	e7f7      	b.n	8004274 <USB_OTG_BSP_uDelay+0x28>
  const uint32_t utime = (120 * usec / 7);
  do
  {
    if ( ++count > utime )
    {
      return ;
 8004284:	bf00      	nop
    }
  }
  while (1);
}
 8004286:	3714      	adds	r7, #20
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	24924925 	.word	0x24924925

08004294 <USB_OTG_BSP_mDelay>:
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  USB_OTG_BSP_uDelay(msec * 1000);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042a2:	fb02 f303 	mul.w	r3, r2, r3
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff ffd0 	bl	800424c <USB_OTG_BSP_uDelay>
}
 80042ac:	bf00      	nop
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>:
#include "stm32f4xx_gpio.h"
#include "SPI_interface.h"
#include "CONFIG.h" //para usar SPI_Clock_Cmd() e GPIO_Clock_Cmd()

//TODO: resolver a incompatibilidade de velocidades do NRF e do SPI
SPI::SPI(SPI_TypeDef* SPI,GPIO_TypeDef* CS_GPIO,uint16_t CS_Pin){
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08c      	sub	sp, #48	; 0x30
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
 80042c0:	807b      	strh	r3, [r7, #2]
	NRF_SPI 	= SPI;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	601a      	str	r2, [r3, #0]
	NRF_CS_GPIO = CS_GPIO;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	605a      	str	r2, [r3, #4]
	NRF_CS_Pin 	= CS_Pin;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	887a      	ldrh	r2, [r7, #2]
 80042d2:	811a      	strh	r2, [r3, #8]

	//CSN CLOCK ENABLE
	GPIO_Clock_Cmd(NRF_CS_GPIO, ENABLE);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2101      	movs	r1, #1
 80042da:	4618      	mov	r0, r3
 80042dc:	f000 ff64 	bl	80051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CSN GPIO configuration
	GPIO_InitTypeDef GPIO_CSN_initstruct;
	GPIO_CSN_initstruct.GPIO_Mode = GPIO_Mode_OUT;
 80042e0:	2301      	movs	r3, #1
 80042e2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_CSN_initstruct.GPIO_OType = GPIO_OType_PP;
 80042e6:	2300      	movs	r3, #0
 80042e8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_CSN_initstruct.GPIO_Pin = NRF_CS_Pin;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	891b      	ldrh	r3, [r3, #8]
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_CSN_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_CSN_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 80042f8:	2302      	movs	r3, #2
 80042fa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_CS_GPIO, &GPIO_CSN_initstruct);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004306:	4611      	mov	r1, r2
 8004308:	4618      	mov	r0, r3
 800430a:	f001 fa5b 	bl	80057c4 <GPIO_Init>
	GPIO_SetBits(NRF_CS_GPIO, NRF_CS_Pin);//CSN inicialization
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	891b      	ldrh	r3, [r3, #8]
 8004316:	4619      	mov	r1, r3
 8004318:	4610      	mov	r0, r2
 800431a:	f001 fae1 	bl	80058e0 <GPIO_SetBits>

	//SPI1 CLOCK ENABLE
	SPI_Clock_Cmd(NRF_SPI,ENABLE);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2101      	movs	r1, #1
 8004324:	4618      	mov	r0, r3
 8004326:	f000 ffdd 	bl	80052e4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>
	//SPI1 CONFIG
	SPI_InitTypeDef SPI_InitStruct;										//SPI config
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256;	//SPI config
 800432a:	2338      	movs	r3, #56	; 0x38
 800432c:	843b      	strh	r3, [r7, #32]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;							//SPI config
 800432e:	2300      	movs	r3, #0
 8004330:	83bb      	strh	r3, [r7, #28]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;								//SPI config
 8004332:	2300      	movs	r3, #0
 8004334:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;						//SPI config
 8004336:	2300      	movs	r3, #0
 8004338:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;		//SPI config
 800433a:	2300      	movs	r3, #0
 800433c:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;						//SPI config
 800433e:	2300      	movs	r3, #0
 8004340:	847b      	strh	r3, [r7, #34]	; 0x22
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;							//SPI config
 8004342:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004346:	82fb      	strh	r3, [r7, #22]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;								//SPI config
 8004348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800434c:	83fb      	strh	r3, [r7, #30]
	SPI_Init(NRF_SPI, &SPI_InitStruct);									//SPI config
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f107 0214 	add.w	r2, r7, #20
 8004356:	4611      	mov	r1, r2
 8004358:	4618      	mov	r0, r3
 800435a:	f001 f8f5 	bl	8005548 <SPI_Init>
	SPI_Cmd(NRF_SPI,ENABLE);											//SPI config
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2101      	movs	r1, #1
 8004364:	4618      	mov	r0, r3
 8004366:	f001 f933 	bl	80055d0 <SPI_Cmd>
}
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4618      	mov	r0, r3
 800436e:	3730      	adds	r7, #48	; 0x30
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <_ZN3SPI9ASSERT_CSEi>:

void SPI::ASSERT_CS(int STATE){
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d108      	bne.n	8004396 <_ZN3SPI9ASSERT_CSEi+0x22>
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	891b      	ldrh	r3, [r3, #8]
 800438c:	4619      	mov	r1, r3
 800438e:	4610      	mov	r0, r2
 8004390:	f001 faa6 	bl	80058e0 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}
}
 8004394:	e00a      	b.n	80043ac <_ZN3SPI9ASSERT_CSEi+0x38>
}

void SPI::ASSERT_CS(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}else if(STATE==RESET){
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d107      	bne.n	80043ac <_ZN3SPI9ASSERT_CSEi+0x38>
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	891b      	ldrh	r3, [r3, #8]
 80043a4:	4619      	mov	r1, r3
 80043a6:	4610      	mov	r0, r2
 80043a8:	f001 faaa 	bl	8005900 <GPIO_ResetBits>
	}
}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <_ZN3SPI3CMDEhhPhS0_>:
 * cmd: comando a ser enviado pela discovery (master)
 * size: número de bytes que devem ser recebidos/enviados pelo SPI
 * ptr_send: ponteiro com os size bytes a serem enviados, use NULL para somente receber
 * ptr_receive: ponteiro com os size bytes a serem recebidos, use NULL para apenas enviar
 */
int SPI::CMD(uint8_t cmd, uint8_t size,uint8_t* ptr_send,uint8_t* ptr_receive){
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	607b      	str	r3, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	72fb      	strb	r3, [r7, #11]
 80043c2:	4613      	mov	r3, r2
 80043c4:	72bb      	strb	r3, [r7, #10]
	ASSERT_CS(RESET);
 80043c6:	2100      	movs	r1, #0
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f7ff ffd3 	bl	8004374 <_ZN3SPI9ASSERT_CSEi>

	//limpa o buffer de recepção
	SPI_I2S_ReceiveData(NRF_SPI);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f001 f91c 	bl	8005610 <SPI_I2S_ReceiveData>

	SPI_I2S_SendData(NRF_SPI,cmd);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	7afa      	ldrb	r2, [r7, #11]
 80043de:	b292      	uxth	r2, r2
 80043e0:	4611      	mov	r1, r2
 80043e2:	4618      	mov	r0, r3
 80043e4:	f001 f922 	bl	800562c <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2102      	movs	r1, #2
 80043ee:	4618      	mov	r0, r3
 80043f0:	f001 f92c 	bl	800564c <SPI_I2S_GetFlagStatus>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	bf0c      	ite	eq
 80043fa:	2301      	moveq	r3, #1
 80043fc:	2300      	movne	r3, #0
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d000      	beq.n	8004406 <_ZN3SPI3CMDEhhPhS0_+0x52>
 8004404:	e7f0      	b.n	80043e8 <_ZN3SPI3CMDEhhPhS0_+0x34>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2101      	movs	r1, #1
 800440c:	4618      	mov	r0, r3
 800440e:	f001 f91d 	bl	800564c <SPI_I2S_GetFlagStatus>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	bf0c      	ite	eq
 8004418:	2301      	moveq	r3, #1
 800441a:	2300      	movne	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d000      	beq.n	8004424 <_ZN3SPI3CMDEhhPhS0_+0x70>
 8004422:	e7f0      	b.n	8004406 <_ZN3SPI3CMDEhhPhS0_+0x52>
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4618      	mov	r0, r3
 800442a:	f001 f8f1 	bl	8005610 <SPI_I2S_ReceiveData>
 800442e:	4603      	mov	r3, r0
 8004430:	75fb      	strb	r3, [r7, #23]

	uint8_t trash;

	while(size--){
 8004432:	7abb      	ldrb	r3, [r7, #10]
 8004434:	1e5a      	subs	r2, r3, #1
 8004436:	72ba      	strb	r2, [r7, #10]
 8004438:	2b00      	cmp	r3, #0
 800443a:	bf14      	ite	ne
 800443c:	2301      	movne	r3, #1
 800443e:	2300      	moveq	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d04c      	beq.n	80044e0 <_ZN3SPI3CMDEhhPhS0_+0x12c>
		if(ptr_send!=0x00){
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00c      	beq.n	8004466 <_ZN3SPI3CMDEhhPhS0_+0xb2>
			SPI_I2S_SendData(NRF_SPI,*ptr_send);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	b29b      	uxth	r3, r3
 8004456:	4619      	mov	r1, r3
 8004458:	4610      	mov	r0, r2
 800445a:	f001 f8e7 	bl	800562c <SPI_I2S_SendData>
			ptr_send++;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3301      	adds	r3, #1
 8004462:	607b      	str	r3, [r7, #4]
 8004464:	e005      	b.n	8004472 <_ZN3SPI3CMDEhhPhS0_+0xbe>
		}else{
			SPI_I2S_SendData(NRF_SPI,0x00);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2100      	movs	r1, #0
 800446c:	4618      	mov	r0, r3
 800446e:	f001 f8dd 	bl	800562c <SPI_I2S_SendData>
		}
		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2102      	movs	r1, #2
 8004478:	4618      	mov	r0, r3
 800447a:	f001 f8e7 	bl	800564c <SPI_I2S_GetFlagStatus>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	bf0c      	ite	eq
 8004484:	2301      	moveq	r3, #1
 8004486:	2300      	movne	r3, #0
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d000      	beq.n	8004490 <_ZN3SPI3CMDEhhPhS0_+0xdc>
 800448e:	e7f0      	b.n	8004472 <_ZN3SPI3CMDEhhPhS0_+0xbe>

		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2101      	movs	r1, #1
 8004496:	4618      	mov	r0, r3
 8004498:	f001 f8d8 	bl	800564c <SPI_I2S_GetFlagStatus>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	bf0c      	ite	eq
 80044a2:	2301      	moveq	r3, #1
 80044a4:	2300      	movne	r3, #0
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d000      	beq.n	80044ae <_ZN3SPI3CMDEhhPhS0_+0xfa>
 80044ac:	e7f0      	b.n	8004490 <_ZN3SPI3CMDEhhPhS0_+0xdc>
		if(ptr_receive!=0x00){
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00f      	beq.n	80044d4 <_ZN3SPI3CMDEhhPhS0_+0x120>
			*ptr_receive = SPI_I2S_ReceiveData(NRF_SPI);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f001 f8a9 	bl	8005610 <SPI_I2S_ReceiveData>
 80044be:	4603      	mov	r3, r0
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	701a      	strb	r2, [r3, #0]
			trash = *ptr_receive;
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	75bb      	strb	r3, [r7, #22]
			ptr_receive++;
 80044cc:	6a3b      	ldr	r3, [r7, #32]
 80044ce:	3301      	adds	r3, #1
 80044d0:	623b      	str	r3, [r7, #32]
 80044d2:	e7ae      	b.n	8004432 <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f001 f899 	bl	8005610 <SPI_I2S_ReceiveData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);

	uint8_t trash;

	while(size--){
 80044de:	e7a8      	b.n	8004432 <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
		}
	}

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2102      	movs	r1, #2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f001 f8b0 	bl	800564c <SPI_I2S_GetFlagStatus>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	bf0c      	ite	eq
 80044f2:	2301      	moveq	r3, #1
 80044f4:	2300      	movne	r3, #0
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d000      	beq.n	80044fe <_ZN3SPI3CMDEhhPhS0_+0x14a>
 80044fc:	e7f0      	b.n	80044e0 <_ZN3SPI3CMDEhhPhS0_+0x12c>
	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2180      	movs	r1, #128	; 0x80
 8004504:	4618      	mov	r0, r3
 8004506:	f001 f8a1 	bl	800564c <SPI_I2S_GetFlagStatus>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	bf14      	ite	ne
 8004510:	2301      	movne	r3, #1
 8004512:	2300      	moveq	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d000      	beq.n	800451c <_ZN3SPI3CMDEhhPhS0_+0x168>
 800451a:	e7f0      	b.n	80044fe <_ZN3SPI3CMDEhhPhS0_+0x14a>

	ASSERT_CS(SET);
 800451c:	2101      	movs	r1, #1
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f7ff ff28 	bl	8004374 <_ZN3SPI9ASSERT_CSEi>
	return status;
 8004524:	7dfb      	ldrb	r3, [r7, #23]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop

08004530 <_ZN3SPI10W_REGISTEREhhPh>:

//TODO: resolver a incompatibilidade de velocidades do NRF e da STM32 sem usar Delay_ms()
//escreve registrador do NRF24 via SPI
int SPI::W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value){//VALUE: array com os bits do registrador SIZE: EM BYTES
 8004530:	b580      	push	{r7, lr}
 8004532:	b088      	sub	sp, #32
 8004534:	af02      	add	r7, sp, #8
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	607b      	str	r3, [r7, #4]
 800453a:	460b      	mov	r3, r1
 800453c:	72fb      	strb	r3, [r7, #11]
 800453e:	4613      	mov	r3, r2
 8004540:	72bb      	strb	r3, [r7, #10]
	//verifica se adress é mesmo um  endereço
	if(adress > 0x1d){
 8004542:	7afb      	ldrb	r3, [r7, #11]
 8004544:	2b1d      	cmp	r3, #29
 8004546:	d901      	bls.n	800454c <_ZN3SPI10W_REGISTEREhhPh+0x1c>
		return 1;
 8004548:	2301      	movs	r3, #1
 800454a:	e00e      	b.n	800456a <_ZN3SPI10W_REGISTEREhhPh+0x3a>
	}

	uint8_t wcommand = adress;
 800454c:	7afb      	ldrb	r3, [r7, #11]
 800454e:	75fb      	strb	r3, [r7, #23]
	wcommand |= 32;
 8004550:	7dfb      	ldrb	r3, [r7, #23]
 8004552:	f043 0320 	orr.w	r3, r3, #32
 8004556:	75fb      	strb	r3, [r7, #23]

	return CMD(wcommand,size,value,0x00);
 8004558:	7aba      	ldrb	r2, [r7, #10]
 800455a:	7df9      	ldrb	r1, [r7, #23]
 800455c:	2300      	movs	r3, #0
 800455e:	9300      	str	r3, [sp, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f7ff ff26 	bl	80043b4 <_ZN3SPI3CMDEhhPhS0_>
 8004568:	4603      	mov	r3, r0
}//WORKED! but SPI seems too much fast to NRF
 800456a:	4618      	mov	r0, r3
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop

08004574 <_ZN3SPI10R_REGISTEREhhPh>:

//POINTER: array com os bits do registrador SIZE: EM BYTES
int SPI::R_REGISTER(uint8_t address, uint8_t size,uint8_t* pointer){
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af02      	add	r7, sp, #8
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	607b      	str	r3, [r7, #4]
 800457e:	460b      	mov	r3, r1
 8004580:	72fb      	strb	r3, [r7, #11]
 8004582:	4613      	mov	r3, r2
 8004584:	72bb      	strb	r3, [r7, #10]
	if(address>0x1d)
 8004586:	7afb      	ldrb	r3, [r7, #11]
 8004588:	2b1d      	cmp	r3, #29
 800458a:	d902      	bls.n	8004592 <_ZN3SPI10R_REGISTEREhhPh+0x1e>
		return -1;
 800458c:	f04f 33ff 	mov.w	r3, #4294967295
 8004590:	e008      	b.n	80045a4 <_ZN3SPI10R_REGISTEREhhPh+0x30>
	return CMD(address,size,0x00,pointer);
 8004592:	7aba      	ldrb	r2, [r7, #10]
 8004594:	7af9      	ldrb	r1, [r7, #11]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	2300      	movs	r3, #0
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f7ff ff09 	bl	80043b4 <_ZN3SPI3CMDEhhPhS0_>
 80045a2:	4603      	mov	r3, r0
}//WORKED!
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <_ZN3SPI12W_TX_PAYLOADEPhh>:
	CMD(0x61,payload_width,0x00,pointer);//comando R_RX_PLD

	return 0;
}

int SPI::W_TX_PAYLOAD(uint8_t* pointer,uint8_t number){//number: número de bytes de pointer para transmitir
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	4613      	mov	r3, r2
 80045b8:	71fb      	strb	r3, [r7, #7]
	uint8_t command = 0xa0;
 80045ba:	23a0      	movs	r3, #160	; 0xa0
 80045bc:	75fb      	strb	r3, [r7, #23]

	return CMD(command,number,pointer,0x00);
 80045be:	79fa      	ldrb	r2, [r7, #7]
 80045c0:	7df9      	ldrb	r1, [r7, #23]
 80045c2:	2300      	movs	r3, #0
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f7ff fef3 	bl	80043b4 <_ZN3SPI3CMDEhhPhS0_>
 80045ce:	4603      	mov	r3, r0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3718      	adds	r7, #24
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <_ZN8REGISTERC1Ev>:
 *      Author: Renan
 */
#include "stm32f4xx.h" //para incluir stdint.h
#include "REGISTER.h"

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	size = 0;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
	address = 0;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	705a      	strb	r2, [r3, #1]
	uint8_t i;
	for(i=0;i<5;i++)
 80045ec:	2300      	movs	r3, #0
 80045ee:	73fb      	strb	r3, [r7, #15]
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d808      	bhi.n	8004608 <_ZN8REGISTERC1Ev+0x30>
		content[i]=0;
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	4413      	add	r3, r2
 80045fc:	2200      	movs	r2, #0
 80045fe:	709a      	strb	r2, [r3, #2]

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
	size = 0;
	address = 0;
	uint8_t i;
	for(i=0;i<5;i++)
 8004600:	7bfb      	ldrb	r3, [r7, #15]
 8004602:	3301      	adds	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
 8004606:	e7f3      	b.n	80045f0 <_ZN8REGISTERC1Ev+0x18>
		content[i]=0;
}
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop

08004618 <_ZN8REGISTER8set_sizeEh>:

void REGISTER::set_size(uint8_t _size){
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	70fb      	strb	r3, [r7, #3]
	size = _size;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	78fa      	ldrb	r2, [r7, #3]
 8004628:	701a      	strb	r2, [r3, #0]
}
 800462a:	bf00      	nop
 800462c:	370c      	adds	r7, #12
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop

08004638 <_ZN8REGISTER8get_sizeEv>:

uint8_t REGISTER::get_size(){
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
	return size;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	781b      	ldrb	r3, [r3, #0]
}
 8004644:	4618      	mov	r0, r3
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <_ZN8REGISTER11set_addressEh>:

void REGISTER::set_address(uint8_t _address){
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	460b      	mov	r3, r1
 800465a:	70fb      	strb	r3, [r7, #3]
	address = _address;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	78fa      	ldrb	r2, [r7, #3]
 8004660:	705a      	strb	r2, [r3, #1]
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop

08004670 <_ZN8REGISTER11get_addressEv>:

uint8_t REGISTER::get_address(){
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
	return address;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	785b      	ldrb	r3, [r3, #1]
}
 800467c:	4618      	mov	r0, r3
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <_ZN16NRF_REGISTER_MAP7REFRESHEv>:
 *      Author: Renan
 */
#include "CONFIG.h"
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
 8004688:	b5b0      	push	{r4, r5, r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
	REGISTER* current_register = &(CONFIG);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	60bb      	str	r3, [r7, #8]
	for(i=0x00;i<=0x19;i++){
 800469a:	2300      	movs	r3, #0
 800469c:	73fb      	strb	r3, [r7, #15]
 800469e:	7bfb      	ldrb	r3, [r7, #15]
 80046a0:	2b19      	cmp	r3, #25
 80046a2:	d81c      	bhi.n	80046de <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x56>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	3304      	adds	r3, #4
 80046aa:	681c      	ldr	r4, [r3, #0]
 80046ac:	68b8      	ldr	r0, [r7, #8]
 80046ae:	f7ff ffdf 	bl	8004670 <_ZN8REGISTER11get_addressEv>
 80046b2:	4603      	mov	r3, r0
 80046b4:	461d      	mov	r5, r3
 80046b6:	68b8      	ldr	r0, [r7, #8]
 80046b8:	f7ff ffbe 	bl	8004638 <_ZN8REGISTER8get_sizeEv>
 80046bc:	4603      	mov	r3, r0
 80046be:	461a      	mov	r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	3302      	adds	r3, #2
 80046c4:	4629      	mov	r1, r5
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	47a0      	blx	r4
		Delay_ms(1);
 80046ca:	2001      	movs	r0, #1
 80046cc:	f000 fd5a 	bl	8005184 <_Z8Delay_msm>
		current_register++;
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	3307      	adds	r3, #7
 80046d4:	60bb      	str	r3, [r7, #8]
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
	uint8_t i=0;
	REGISTER* current_register = &(CONFIG);
	for(i=0x00;i<=0x19;i++){
 80046d6:	7bfb      	ldrb	r3, [r7, #15]
 80046d8:	3301      	adds	r3, #1
 80046da:	73fb      	strb	r3, [r7, #15]
 80046dc:	e7df      	b.n	800469e <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x16>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
		Delay_ms(1);
		current_register++;
	}
	return;
 80046de:	bf00      	nop
}//WORKED!
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bdb0      	pop	{r4, r5, r7, pc}
 80046e6:	bf00      	nop

080046e8 <_ZN16NRF_REGISTER_MAPC1Ev>:

//inicializa objeto da classe NRF_REGISTERS, põe os valores de address e size, coloca os valores de RESET dos registradores
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	4aaf      	ldr	r2, [pc, #700]	; (80049b0 <_ZN16NRF_REGISTER_MAPC1Ev+0x2c8>)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3304      	adds	r3, #4
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7ff ff6c 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	330b      	adds	r3, #11
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff ff67 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3312      	adds	r3, #18
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff ff62 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3319      	adds	r3, #25
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff ff5d 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3320      	adds	r3, #32
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff ff58 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	3327      	adds	r3, #39	; 0x27
 800472c:	4618      	mov	r0, r3
 800472e:	f7ff ff53 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	332e      	adds	r3, #46	; 0x2e
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff ff4e 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3335      	adds	r3, #53	; 0x35
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff49 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	333c      	adds	r3, #60	; 0x3c
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff ff44 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3343      	adds	r3, #67	; 0x43
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff ff3f 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	334a      	adds	r3, #74	; 0x4a
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff ff3a 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	3351      	adds	r3, #81	; 0x51
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff ff35 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3358      	adds	r3, #88	; 0x58
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff ff30 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	335f      	adds	r3, #95	; 0x5f
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff ff2b 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	3366      	adds	r3, #102	; 0x66
 8004786:	4618      	mov	r0, r3
 8004788:	f7ff ff26 	bl	80045d8 <_ZN8REGISTERC1Ev>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	336d      	adds	r3, #109	; 0x6d
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff ff21 	bl	80045d8 <_ZN8REGISTERC1Ev>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3374      	adds	r3, #116	; 0x74
 800479a:	4618      	mov	r0, r3
 800479c:	f7ff ff1c 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	337b      	adds	r3, #123	; 0x7b
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff ff17 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3382      	adds	r3, #130	; 0x82
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff ff12 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3389      	adds	r3, #137	; 0x89
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7ff ff0d 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	3390      	adds	r3, #144	; 0x90
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff ff08 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	3397      	adds	r3, #151	; 0x97
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7ff ff03 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	339e      	adds	r3, #158	; 0x9e
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff fefe 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	33a5      	adds	r3, #165	; 0xa5
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff fef9 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	33ac      	adds	r3, #172	; 0xac
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fef4 	bl	80045d8 <_ZN8REGISTERC1Ev>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	33b3      	adds	r3, #179	; 0xb3
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff feef 	bl	80045d8 <_ZN8REGISTERC1Ev>
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	3304      	adds	r3, #4
 80047fe:	60fb      	str	r3, [r7, #12]

	//inicializa os campos address
	uint8_t i=0;
 8004800:	2300      	movs	r3, #0
 8004802:	72fb      	strb	r3, [r7, #11]
	for(i=0x00;i<=0x17;i++){
 8004804:	2300      	movs	r3, #0
 8004806:	72fb      	strb	r3, [r7, #11]
 8004808:	7afb      	ldrb	r3, [r7, #11]
 800480a:	2b17      	cmp	r3, #23
 800480c:	d80b      	bhi.n	8004826 <_ZN16NRF_REGISTER_MAPC1Ev+0x13e>
		tmp_pointer->set_address(i);
 800480e:	7afb      	ldrb	r3, [r7, #11]
 8004810:	4619      	mov	r1, r3
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f7ff ff1c 	bl	8004650 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	3307      	adds	r3, #7
 800481c:	60fb      	str	r3, [r7, #12]
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS

	//inicializa os campos address
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
 800481e:	7afb      	ldrb	r3, [r7, #11]
 8004820:	3301      	adds	r3, #1
 8004822:	72fb      	strb	r3, [r7, #11]
 8004824:	e7f0      	b.n	8004808 <_ZN16NRF_REGISTER_MAPC1Ev+0x120>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8004826:	231c      	movs	r3, #28
 8004828:	72fb      	strb	r3, [r7, #11]
 800482a:	7afb      	ldrb	r3, [r7, #11]
 800482c:	2b1d      	cmp	r3, #29
 800482e:	d80b      	bhi.n	8004848 <_ZN16NRF_REGISTER_MAPC1Ev+0x160>
		tmp_pointer->set_address(i);
 8004830:	7afb      	ldrb	r3, [r7, #11]
 8004832:	4619      	mov	r1, r3
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff ff0b 	bl	8004650 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	3307      	adds	r3, #7
 800483e:	60fb      	str	r3, [r7, #12]
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8004840:	7afb      	ldrb	r3, [r7, #11]
 8004842:	3301      	adds	r3, #1
 8004844:	72fb      	strb	r3, [r7, #11]
 8004846:	e7f0      	b.n	800482a <_ZN16NRF_REGISTER_MAPC1Ev+0x142>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	3304      	adds	r3, #4
 800484c:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 800484e:	2300      	movs	r3, #0
 8004850:	72fb      	strb	r3, [r7, #11]
 8004852:	7afb      	ldrb	r3, [r7, #11]
 8004854:	2b09      	cmp	r3, #9
 8004856:	d80a      	bhi.n	800486e <_ZN16NRF_REGISTER_MAPC1Ev+0x186>
		tmp_pointer->set_size(1);
 8004858:	2101      	movs	r1, #1
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f7ff fedc 	bl	8004618 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	3307      	adds	r3, #7
 8004864:	60fb      	str	r3, [r7, #12]
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 8004866:	7afb      	ldrb	r3, [r7, #11]
 8004868:	3301      	adds	r3, #1
 800486a:	72fb      	strb	r3, [r7, #11]
 800486c:	e7f1      	b.n	8004852 <_ZN16NRF_REGISTER_MAPC1Ev+0x16a>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 800486e:	230a      	movs	r3, #10
 8004870:	72fb      	strb	r3, [r7, #11]
 8004872:	7afb      	ldrb	r3, [r7, #11]
 8004874:	2b0b      	cmp	r3, #11
 8004876:	d80a      	bhi.n	800488e <_ZN16NRF_REGISTER_MAPC1Ev+0x1a6>
		tmp_pointer->set_size(5);
 8004878:	2105      	movs	r1, #5
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f7ff fecc 	bl	8004618 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	3307      	adds	r3, #7
 8004884:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 8004886:	7afb      	ldrb	r3, [r7, #11]
 8004888:	3301      	adds	r3, #1
 800488a:	72fb      	strb	r3, [r7, #11]
 800488c:	e7f1      	b.n	8004872 <_ZN16NRF_REGISTER_MAPC1Ev+0x18a>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 800488e:	230c      	movs	r3, #12
 8004890:	72fb      	strb	r3, [r7, #11]
 8004892:	7afb      	ldrb	r3, [r7, #11]
 8004894:	2b0f      	cmp	r3, #15
 8004896:	d80a      	bhi.n	80048ae <_ZN16NRF_REGISTER_MAPC1Ev+0x1c6>
		tmp_pointer->set_size(1);
 8004898:	2101      	movs	r1, #1
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f7ff febc 	bl	8004618 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	3307      	adds	r3, #7
 80048a4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0a;i<=0x0b;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 80048a6:	7afb      	ldrb	r3, [r7, #11]
 80048a8:	3301      	adds	r3, #1
 80048aa:	72fb      	strb	r3, [r7, #11]
 80048ac:	e7f1      	b.n	8004892 <_ZN16NRF_REGISTER_MAPC1Ev+0x1aa>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 80048ae:	2310      	movs	r3, #16
 80048b0:	72fb      	strb	r3, [r7, #11]
 80048b2:	7afb      	ldrb	r3, [r7, #11]
 80048b4:	2b10      	cmp	r3, #16
 80048b6:	d80a      	bhi.n	80048ce <_ZN16NRF_REGISTER_MAPC1Ev+0x1e6>
		tmp_pointer->set_size(5);
 80048b8:	2105      	movs	r1, #5
 80048ba:	68f8      	ldr	r0, [r7, #12]
 80048bc:	f7ff feac 	bl	8004618 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	3307      	adds	r3, #7
 80048c4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0c;i<=0x0f;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 80048c6:	7afb      	ldrb	r3, [r7, #11]
 80048c8:	3301      	adds	r3, #1
 80048ca:	72fb      	strb	r3, [r7, #11]
 80048cc:	e7f1      	b.n	80048b2 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ca>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 80048ce:	2311      	movs	r3, #17
 80048d0:	72fb      	strb	r3, [r7, #11]
 80048d2:	7afb      	ldrb	r3, [r7, #11]
 80048d4:	2b19      	cmp	r3, #25
 80048d6:	d80a      	bhi.n	80048ee <_ZN16NRF_REGISTER_MAPC1Ev+0x206>
		tmp_pointer->set_size(1);
 80048d8:	2101      	movs	r1, #1
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f7ff fe9c 	bl	8004618 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	3307      	adds	r3, #7
 80048e4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x10;i<=0x10;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 80048e6:	7afb      	ldrb	r3, [r7, #11]
 80048e8:	3301      	adds	r3, #1
 80048ea:	72fb      	strb	r3, [r7, #11]
 80048ec:	e7f1      	b.n	80048d2 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ea>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}//terminou de inicializar os campos de size

	//inicializa os campos content
	(CONFIG).content[0] = 0b1000;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2208      	movs	r2, #8
 80048f2:	719a      	strb	r2, [r3, #6]
	(EN_AA).content[0] = 0b111111;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	223f      	movs	r2, #63	; 0x3f
 80048f8:	735a      	strb	r2, [r3, #13]
	(EN_RXADDR).content[0] = 0b11;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2203      	movs	r2, #3
 80048fe:	751a      	strb	r2, [r3, #20]
	(SETUP_AW).content[0] = 0b11;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2203      	movs	r2, #3
 8004904:	76da      	strb	r2, [r3, #27]
	(SETUP_RETR).content[0] = 0b11;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2203      	movs	r2, #3
 800490a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	(RF_CH).content[0] = 0b10;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2202      	movs	r2, #2
 8004912:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	(RF_SETUP).content[0] = 0b1111;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	220f      	movs	r2, #15
 800491a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	(STATUS).content[0] = 0b1110;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	220e      	movs	r2, #14
 8004922:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	(OBSERVE_TX).content[0] = 0b0;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	(CD).content[0] = 0b0;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	for(i=0;i<5;i++){
 8004936:	2300      	movs	r3, #0
 8004938:	72fb      	strb	r3, [r7, #11]
 800493a:	7afb      	ldrb	r3, [r7, #11]
 800493c:	2b04      	cmp	r3, #4
 800493e:	d809      	bhi.n	8004954 <_ZN16NRF_REGISTER_MAPC1Ev+0x26c>
		(RX_ADDR_P0).content[i] = 0xe7;
 8004940:	7afb      	ldrb	r3, [r7, #11]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	22e7      	movs	r2, #231	; 0xe7
 8004948:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	(RF_SETUP).content[0] = 0b1111;
	(STATUS).content[0] = 0b1110;
	(OBSERVE_TX).content[0] = 0b0;
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
 800494c:	7afb      	ldrb	r3, [r7, #11]
 800494e:	3301      	adds	r3, #1
 8004950:	72fb      	strb	r3, [r7, #11]
 8004952:	e7f2      	b.n	800493a <_ZN16NRF_REGISTER_MAPC1Ev+0x252>
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 8004954:	2300      	movs	r3, #0
 8004956:	72fb      	strb	r3, [r7, #11]
 8004958:	7afb      	ldrb	r3, [r7, #11]
 800495a:	2b04      	cmp	r3, #4
 800495c:	d809      	bhi.n	8004972 <_ZN16NRF_REGISTER_MAPC1Ev+0x28a>
		(RX_ADDR_P1).content[i] = 0xc2;
 800495e:	7afb      	ldrb	r3, [r7, #11]
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	4413      	add	r3, r2
 8004964:	22c2      	movs	r2, #194	; 0xc2
 8004966:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 800496a:	7afb      	ldrb	r3, [r7, #11]
 800496c:	3301      	adds	r3, #1
 800496e:	72fb      	strb	r3, [r7, #11]
 8004970:	e7f2      	b.n	8004958 <_ZN16NRF_REGISTER_MAPC1Ev+0x270>
		(RX_ADDR_P1).content[i] = 0xc2;
	}
	(RX_ADDR_P2).content[0] = 0xc3;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	22c3      	movs	r2, #195	; 0xc3
 8004976:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	(RX_ADDR_P3).content[0] = 0xc4;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	22c4      	movs	r2, #196	; 0xc4
 800497e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	(RX_ADDR_P4).content[0] = 0xc5;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	22c5      	movs	r2, #197	; 0xc5
 8004986:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	(RX_ADDR_P5).content[0] = 0xc6;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	22c6      	movs	r2, #198	; 0xc6
 800498e:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	for(i=0;i<5;i++){
 8004992:	2300      	movs	r3, #0
 8004994:	72fb      	strb	r3, [r7, #11]
 8004996:	7afb      	ldrb	r3, [r7, #11]
 8004998:	2b04      	cmp	r3, #4
 800499a:	d80b      	bhi.n	80049b4 <_ZN16NRF_REGISTER_MAPC1Ev+0x2cc>
		(TX_ADDR).content[i] = 0xe7;
 800499c:	7afb      	ldrb	r3, [r7, #11]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	4413      	add	r3, r2
 80049a2:	22e7      	movs	r2, #231	; 0xe7
 80049a4:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	}
	(RX_ADDR_P2).content[0] = 0xc3;
	(RX_ADDR_P3).content[0] = 0xc4;
	(RX_ADDR_P4).content[0] = 0xc5;
	(RX_ADDR_P5).content[0] = 0xc6;
	for(i=0;i<5;i++){
 80049a8:	7afb      	ldrb	r3, [r7, #11]
 80049aa:	3301      	adds	r3, #1
 80049ac:	72fb      	strb	r3, [r7, #11]
 80049ae:	e7f2      	b.n	8004996 <_ZN16NRF_REGISTER_MAPC1Ev+0x2ae>
 80049b0:	08005ef8 	.word	0x08005ef8
		(TX_ADDR).content[i] = 0xe7;
	}
	(RX_PW_P0).content[0] = 0x00;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	(RX_PW_P1).content[0] = 0x00;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	(RX_PW_P2).content[0] = 0x00;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
	(RX_PW_P3).content[0] = 0x00;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
	(RX_PW_P4).content[0] = 0x00;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
	(RX_PW_P5).content[0] = 0x00;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	(FIFO_STATUS).content[0] = 0b10001;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2211      	movs	r2, #17
 80049e8:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	(DYNPD).content[0] = 0x00;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
	(FEATURE).content[0] = 0x00;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	//terminou de inicializar os campos de content
}
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop

08004a08 <_ZN3NRF10W_REGISTEREhhPh>:
	void RX_configure();
	void TX_configure();

private:
	//métodos
	int W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value) {return SPI::W_REGISTER(adress, size,value); };//WORKED! but SPI seems too much fast to NRF
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	607b      	str	r3, [r7, #4]
 8004a12:	460b      	mov	r3, r1
 8004a14:	72fb      	strb	r3, [r7, #11]
 8004a16:	4613      	mov	r3, r2
 8004a18:	72bb      	strb	r3, [r7, #10]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8004a20:	7aba      	ldrb	r2, [r7, #10]
 8004a22:	7af9      	ldrb	r1, [r7, #11]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f7ff fd83 	bl	8004530 <_ZN3SPI10W_REGISTEREhhPh>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <_ZN3NRF10R_REGISTEREhhPh>:
	int R_REGISTER(uint8_t adress, uint8_t size,uint8_t* pointer) {return SPI::R_REGISTER(adress, size, pointer); };//WORKED!
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	607b      	str	r3, [r7, #4]
 8004a3e:	460b      	mov	r3, r1
 8004a40:	72fb      	strb	r3, [r7, #11]
 8004a42:	4613      	mov	r3, r2
 8004a44:	72bb      	strb	r3, [r7, #10]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8004a4c:	7aba      	ldrb	r2, [r7, #10]
 8004a4e:	7af9      	ldrb	r1, [r7, #11]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f7ff fd8f 	bl	8004574 <_ZN3SPI10R_REGISTEREhhPh>
 8004a56:	4603      	mov	r3, r0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <_ZN3NRFC1EP12GPIO_TypeDeftP11SPI_TypeDefS1_tS1_tS1_tS1_t>:
#include "stm32f4_discovery.h"
#include "stm32f4xx_gpio.h"
#include "CONFIG.h"
#include "NRF24.h"

NRF::NRF(GPIO_TypeDef* CE_GPIO,uint16_t CE_Pin,SPI_TypeDef* NRF_SPI,GPIO_TypeDef* NRF_CS_GPIO,uint16_t NRF_CS_Pin,
 8004a60:	b590      	push	{r4, r7, lr}
 8004a62:	b089      	sub	sp, #36	; 0x24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	80fb      	strh	r3, [r7, #6]
		GPIO_TypeDef* SCK_GPIO,uint16_t SCK_Pin,
		GPIO_TypeDef* MISO_GPIO,uint16_t MISO_Pin,
		GPIO_TypeDef* MOSI_GPIO,uint16_t MOSI_Pin):
	SPI(NRF_SPI,NRF_CS_GPIO,NRF_CS_Pin), NRF_REGISTER_MAP(){
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8004a76:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a7a:	6839      	ldr	r1, [r7, #0]
 8004a7c:	f7ff fc1a 	bl	80042b4 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff fe30 	bl	80046e8 <_ZN16NRF_REGISTER_MAPC1Ev>
 8004a88:	4a45      	ldr	r2, [pc, #276]	; (8004ba0 <_ZN3NRFC1EP12GPIO_TypeDeftP11SPI_TypeDefS1_tS1_tS1_tS1_t+0x140>)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	601a      	str	r2, [r3, #0]
	NRF_CE_GPIO = CE_GPIO;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	NRF_CE_Pin 	= CE_Pin;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	88fa      	ldrh	r2, [r7, #6]
 8004a9a:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc

	//ENABLE the clock of NRF_CE_GPIO
	GPIO_Clock_Cmd(NRF_CE_GPIO,ENABLE);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fb7e 	bl	80051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CE GPIO configuration
	GPIO_InitTypeDef GPIO_CE_initstruct;
	GPIO_CE_initstruct.GPIO_Mode = GPIO_Mode_OUT;
 8004aac:	2301      	movs	r3, #1
 8004aae:	773b      	strb	r3, [r7, #28]
	GPIO_CE_initstruct.GPIO_OType = GPIO_OType_PP;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	77bb      	strb	r3, [r7, #30]
	GPIO_CE_initstruct.GPIO_Pin = NRF_CE_Pin;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8004aba:	61bb      	str	r3, [r7, #24]
	GPIO_CE_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004abc:	2300      	movs	r3, #0
 8004abe:	77fb      	strb	r3, [r7, #31]
	GPIO_CE_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	777b      	strb	r3, [r7, #29]
	GPIO_Init(NRF_CE_GPIO, &GPIO_CE_initstruct);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004aca:	f107 0218 	add.w	r2, r7, #24
 8004ace:	4611      	mov	r1, r2
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f000 fe77 	bl	80057c4 <GPIO_Init>

	//MOSI, MISO, SCK GPIO configuration
	GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
	GPIO_SPI_Pins_initstruct.GPIO_Mode = GPIO_Mode_AF;
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	753b      	strb	r3, [r7, #20]
	GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 8004ada:	2300      	movs	r3, #0
 8004adc:	75bb      	strb	r3, [r7, #22]
	GPIO_SPI_Pins_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	75fb      	strb	r3, [r7, #23]
	GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	757b      	strb	r3, [r7, #21]

	GPIO_Clock_Cmd(SCK_GPIO, ENABLE);
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004aea:	f000 fb5d 	bl	80051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = SCK_Pin;
 8004aee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004af0:	613b      	str	r3, [r7, #16]
	GPIO_Init(SCK_GPIO, &GPIO_SPI_Pins_initstruct);
 8004af2:	f107 0310 	add.w	r3, r7, #16
 8004af6:	4619      	mov	r1, r3
 8004af8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004afa:	f000 fe63 	bl	80057c4 <GPIO_Init>

	GPIO_Clock_Cmd(MISO_GPIO, ENABLE);
 8004afe:	2101      	movs	r1, #1
 8004b00:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004b02:	f000 fb51 	bl	80051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MISO_Pin;
 8004b06:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004b0a:	613b      	str	r3, [r7, #16]
	GPIO_Init(MISO_GPIO, &GPIO_SPI_Pins_initstruct);
 8004b0c:	f107 0310 	add.w	r3, r7, #16
 8004b10:	4619      	mov	r1, r3
 8004b12:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004b14:	f000 fe56 	bl	80057c4 <GPIO_Init>

	GPIO_Clock_Cmd(MOSI_GPIO, ENABLE);
 8004b18:	2101      	movs	r1, #1
 8004b1a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004b1c:	f000 fb44 	bl	80051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MOSI_Pin;
 8004b20:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004b24:	613b      	str	r3, [r7, #16]
	GPIO_Init(MOSI_GPIO, &GPIO_SPI_Pins_initstruct);
 8004b26:	f107 0310 	add.w	r3, r7, #16
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004b2e:	f000 fe49 	bl	80057c4 <GPIO_Init>

	//SPI1 CONFIG MOSI, MISO, SCK
	GPIO_PinAFConfig(SCK_GPIO , GPIO_PinSource(SCK_Pin) , GPIO_AF_SPIx(NRF_SPI));
 8004b32:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fc49 	bl	80053cc <_Z14GPIO_PinSourcet>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	461c      	mov	r4, r3
 8004b3e:	6838      	ldr	r0, [r7, #0]
 8004b40:	f000 fcae 	bl	80054a0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8004b44:	4603      	mov	r3, r0
 8004b46:	461a      	mov	r2, r3
 8004b48:	4621      	mov	r1, r4
 8004b4a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004b4c:	f000 fee8 	bl	8005920 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MISO_GPIO, GPIO_PinSource(MISO_Pin), GPIO_AF_SPIx(NRF_SPI));
 8004b50:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fc39 	bl	80053cc <_Z14GPIO_PinSourcet>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	461c      	mov	r4, r3
 8004b5e:	6838      	ldr	r0, [r7, #0]
 8004b60:	f000 fc9e 	bl	80054a0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8004b64:	4603      	mov	r3, r0
 8004b66:	461a      	mov	r2, r3
 8004b68:	4621      	mov	r1, r4
 8004b6a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004b6c:	f000 fed8 	bl	8005920 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MOSI_GPIO, GPIO_PinSource(MOSI_Pin), GPIO_AF_SPIx(NRF_SPI));
 8004b70:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fc29 	bl	80053cc <_Z14GPIO_PinSourcet>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	461c      	mov	r4, r3
 8004b7e:	6838      	ldr	r0, [r7, #0]
 8004b80:	f000 fc8e 	bl	80054a0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8004b84:	4603      	mov	r3, r0
 8004b86:	461a      	mov	r2, r3
 8004b88:	4621      	mov	r1, r4
 8004b8a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004b8c:	f000 fec8 	bl	8005920 <GPIO_PinAFConfig>

	//finalizada a etapa de configuração, faz o Power Up
	begin();
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 f82b 	bl	8004bec <_ZN3NRF5beginEv>
}
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3724      	adds	r7, #36	; 0x24
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd90      	pop	{r4, r7, pc}
 8004ba0:	08005f08 	.word	0x08005f08

08004ba4 <_ZN3NRF9ASSERT_CEEi>:

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d10a      	bne.n	8004bca <_ZN3NRF9ASSERT_CEEi+0x26>
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4610      	mov	r0, r2
 8004bc4:	f000 fe8c 	bl	80058e0 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
	}
}
 8004bc8:	e00c      	b.n	8004be4 <_ZN3NRF9ASSERT_CEEi+0x40>

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
	}else if(STATE==RESET){
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d109      	bne.n	8004be4 <_ZN3NRF9ASSERT_CEEi+0x40>
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4610      	mov	r0, r2
 8004be0:	f000 fe8e 	bl	8005900 <GPIO_ResetBits>
	}
}
 8004be4:	bf00      	nop
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <_ZN3NRF5beginEv>:

//supõe que o NRF estava desligado e põe ele em standby-I
void NRF::begin(){
 8004bec:	b590      	push	{r4, r7, lr}
 8004bee:	b089      	sub	sp, #36	; 0x24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	Delay_ms(11);
 8004bf4:	200b      	movs	r0, #11
 8004bf6:	f000 fac5 	bl	8005184 <_Z8Delay_msm>

	ASSERT_CS(SET);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	33bc      	adds	r3, #188	; 0xbc
 8004bfe:	2101      	movs	r1, #1
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff fbb7 	bl	8004374 <_ZN3SPI9ASSERT_CSEi>
	ASSERT_CE(RESET);
 8004c06:	2100      	movs	r1, #0
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f7ff ffcb 	bl	8004ba4 <_ZN3NRF9ASSERT_CEEi>

	//TODO: REMOVER APÓS DEBUGAR
	uint8_t string1[]={0xa,0xb,0xc,0xd,0xe};
 8004c0e:	4a1a      	ldr	r2, [pc, #104]	; (8004c78 <_ZN3NRF5beginEv+0x8c>)
 8004c10:	f107 0318 	add.w	r3, r7, #24
 8004c14:	6810      	ldr	r0, [r2, #0]
 8004c16:	6018      	str	r0, [r3, #0]
 8004c18:	7912      	ldrb	r2, [r2, #4]
 8004c1a:	711a      	strb	r2, [r3, #4]
	uint8_t string2[]={0,0,0,0,0};
 8004c1c:	f107 0310 	add.w	r3, r7, #16
 8004c20:	2200      	movs	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	711a      	strb	r2, [r3, #4]
//	W_REGISTER(0x10,5,string1);
//	Delay_ms(1);
	R_REGISTER(0x10,5,string2);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	681c      	ldr	r4, [r3, #0]
 8004c2e:	f107 0310 	add.w	r3, r7, #16
 8004c32:	2205      	movs	r2, #5
 8004c34:	2110      	movs	r1, #16
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	47a0      	blx	r4
	Delay_ms(1);
 8004c3a:	2001      	movs	r0, #1
 8004c3c:	f000 faa2 	bl	8005184 <_Z8Delay_msm>

	//lê CONFIG
	uint8_t config;
	R_REGISTER(0x00,1, &config);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3304      	adds	r3, #4
 8004c46:	681c      	ldr	r4, [r3, #0]
 8004c48:	f107 030f 	add.w	r3, r7, #15
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	2100      	movs	r1, #0
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	47a0      	blx	r4

	//faz PWR_UP=1
	config = 0b00000010;
 8004c54:	2302      	movs	r3, #2
 8004c56:	73fb      	strb	r3, [r7, #15]
	//grava o novo valor de CONFIG
	W_REGISTER(0x00,1,&config);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681c      	ldr	r4, [r3, #0]
 8004c5e:	f107 030f 	add.w	r3, r7, #15
 8004c62:	2201      	movs	r2, #1
 8004c64:	2100      	movs	r1, #0
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	47a0      	blx	r4
	Delay_ms(2);//tempo de startup
 8004c6a:	2002      	movs	r0, #2
 8004c6c:	f000 fa8a 	bl	8005184 <_Z8Delay_msm>

	return;
 8004c70:	bf00      	nop
}
 8004c72:	3724      	adds	r7, #36	; 0x24
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd90      	pop	{r4, r7, pc}
 8004c78:	08005ec8 	.word	0x08005ec8

08004c7c <_ZN3NRF12stdbyI_to_TXEh>:

void NRF::stdbyI_to_TX(uint8_t channel){
 8004c7c:	b590      	push	{r4, r7, lr}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	70fb      	strb	r3, [r7, #3]
	uint8_t config;
	R_REGISTER(0x00,1,&config);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	681c      	ldr	r4, [r3, #0]
 8004c90:	f107 030f 	add.w	r3, r7, #15
 8004c94:	2201      	movs	r2, #1
 8004c96:	2100      	movs	r1, #0
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	47a0      	blx	r4
	Delay_ms(1);
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	f000 fa71 	bl	8005184 <_Z8Delay_msm>

	config &= 0b11111110;//makes PRIM_RX=0 (transmitter)
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	f023 0301 	bic.w	r3, r3, #1
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	73fb      	strb	r3, [r7, #15]
	W_REGISTER(0x00,1,&config);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681c      	ldr	r4, [r3, #0]
 8004cb2:	f107 030f 	add.w	r3, r7, #15
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	2100      	movs	r1, #0
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	47a0      	blx	r4
	Delay_ms(1);
 8004cbe:	2001      	movs	r0, #1
 8004cc0:	f000 fa60 	bl	8005184 <_Z8Delay_msm>

	RF_CH_setup(channel);//setup of frequency
 8004cc4:	78fb      	ldrb	r3, [r7, #3]
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f865 	bl	8004d98 <_ZN3NRF11RF_CH_setupEh>
	return;
 8004cce:	bf00      	nop
}
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd90      	pop	{r4, r7, pc}
 8004cd6:	bf00      	nop

08004cd8 <_ZN3NRF11EN_AA_setupEh>:
	RF_CH_setup(channel);//setup of frequency
	return;
}//WORKED!

//preenche o registrador EN_AA usando o valor ENAA_Px
void NRF::EN_AA_setup(uint8_t ENAA_Px){
 8004cd8:	b590      	push	{r4, r7, lr}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	70fb      	strb	r3, [r7, #3]
	uint8_t en_aa = ENAA_Px;
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x01,1,&en_aa);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681c      	ldr	r4, [r3, #0]
 8004cee:	f107 030f 	add.w	r3, r7, #15
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	47a0      	blx	r4
	Delay_ms(1);
 8004cfa:	2001      	movs	r0, #1
 8004cfc:	f000 fa42 	bl	8005184 <_Z8Delay_msm>
	return;
 8004d00:	bf00      	nop
}//WORKED!
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd90      	pop	{r4, r7, pc}

08004d08 <_ZN3NRF15EN_RXADDR_setupEh>:

//preenche o registrador EN_RXADDR usando o valor ERX_Px
void NRF::EN_RXADDR_setup(uint8_t ERX_Px){
 8004d08:	b590      	push	{r4, r7, lr}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	460b      	mov	r3, r1
 8004d12:	70fb      	strb	r3, [r7, #3]
	uint8_t en_pipes = ERX_Px;
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x02,1,&en_pipes);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681c      	ldr	r4, [r3, #0]
 8004d1e:	f107 030f 	add.w	r3, r7, #15
 8004d22:	2201      	movs	r2, #1
 8004d24:	2102      	movs	r1, #2
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	47a0      	blx	r4
	Delay_ms(1);
 8004d2a:	2001      	movs	r0, #1
 8004d2c:	f000 fa2a 	bl	8005184 <_Z8Delay_msm>
	return;
 8004d30:	bf00      	nop
}//WORKED!
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd90      	pop	{r4, r7, pc}

08004d38 <_ZN3NRF14SETUP_AW_setupEh>:

//preenche o registrador SETUP_AW, grava nele o valor AW
//AW deve ser construído usando as constantes AW_x_bytes
void NRF::SETUP_AW_setup(uint8_t AW){
 8004d38:	b590      	push	{r4, r7, lr}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	460b      	mov	r3, r1
 8004d42:	70fb      	strb	r3, [r7, #3]
	uint8_t address_width = AW;
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x03,1,&address_width);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681c      	ldr	r4, [r3, #0]
 8004d4e:	f107 030f 	add.w	r3, r7, #15
 8004d52:	2201      	movs	r2, #1
 8004d54:	2103      	movs	r1, #3
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	47a0      	blx	r4
	Delay_ms(1);
 8004d5a:	2001      	movs	r0, #1
 8004d5c:	f000 fa12 	bl	8005184 <_Z8Delay_msm>
	return;
 8004d60:	bf00      	nop
}//WORKED!
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd90      	pop	{r4, r7, pc}

08004d68 <_ZN3NRF16SETUP_RETR_setupEh>:

//Setup of Automatic Retransmission, fills the SETUP_RETR with ARconfig
//should be filled with one RETR_ARC and, optionally, one RETR_ARDelay value
void NRF::SETUP_RETR_setup(uint8_t setup_retries){
 8004d68:	b590      	push	{r4, r7, lr}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	460b      	mov	r3, r1
 8004d72:	70fb      	strb	r3, [r7, #3]
	uint8_t ARconfig = setup_retries;
 8004d74:	78fb      	ldrb	r3, [r7, #3]
 8004d76:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x04,1,&ARconfig);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681c      	ldr	r4, [r3, #0]
 8004d7e:	f107 030f 	add.w	r3, r7, #15
 8004d82:	2201      	movs	r2, #1
 8004d84:	2104      	movs	r1, #4
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	47a0      	blx	r4
	Delay_ms(1);
 8004d8a:	2001      	movs	r0, #1
 8004d8c:	f000 f9fa 	bl	8005184 <_Z8Delay_msm>
	return;
 8004d90:	bf00      	nop
}//WORKED!
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd90      	pop	{r4, r7, pc}

08004d98 <_ZN3NRF11RF_CH_setupEh>:

//preenche o registrador RF_CH, grava o valor rf_channel
void NRF::RF_CH_setup(uint8_t channel){
 8004d98:	b590      	push	{r4, r7, lr}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	460b      	mov	r3, r1
 8004da2:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_ch = channel;
 8004da4:	78fb      	ldrb	r3, [r7, #3]
 8004da6:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x05,1,&rf_ch);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681c      	ldr	r4, [r3, #0]
 8004dae:	f107 030f 	add.w	r3, r7, #15
 8004db2:	2201      	movs	r2, #1
 8004db4:	2105      	movs	r1, #5
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	47a0      	blx	r4
	Delay_ms(1);
 8004dba:	2001      	movs	r0, #1
 8004dbc:	f000 f9e2 	bl	8005184 <_Z8Delay_msm>
	return;
 8004dc0:	bf00      	nop
}//WORKED!
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd90      	pop	{r4, r7, pc}

08004dc8 <_ZN3NRF14RF_SETUP_setupEh>:

//preenche o registrador RF_SETUP, grava nele o valor configuration
void NRF::RF_SETUP_setup(uint8_t configuration){
 8004dc8:	b590      	push	{r4, r7, lr}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_setup =  configuration;
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x06,1,&rf_setup);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681c      	ldr	r4, [r3, #0]
 8004dde:	f107 030f 	add.w	r3, r7, #15
 8004de2:	2201      	movs	r2, #1
 8004de4:	2106      	movs	r1, #6
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	47a0      	blx	r4
	Delay_ms(1);
 8004dea:	2001      	movs	r0, #1
 8004dec:	f000 f9ca 	bl	8005184 <_Z8Delay_msm>
	return;
 8004df0:	bf00      	nop
}//WORKED!
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd90      	pop	{r4, r7, pc}

08004df8 <_ZN3NRF16RX_ADDR_Px_setupEhPh>:

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
 8004df8:	b590      	push	{r4, r7, lr}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	460b      	mov	r3, r1
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	72fb      	strb	r3, [r7, #11]
	if(RX_Pipe == RX_Pipe_0)
 8004e06:	7afb      	ldrb	r3, [r7, #11]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d104      	bne.n	8004e16 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x1e>
		RX_ADDR_P0_setup(pointer);
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 f81a 	bl	8004e48 <_ZN3NRF16RX_ADDR_P0_setupEPh>
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	}
	return;
 8004e14:	e015      	b.n	8004e42 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
	if(RX_Pipe == RX_Pipe_0)
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
 8004e16:	7afb      	ldrb	r3, [r7, #11]
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d104      	bne.n	8004e26 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x2e>
		RX_ADDR_P1_setup(pointer);
 8004e1c:	6879      	ldr	r1, [r7, #4]
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 f840 	bl	8004ea4 <_ZN3NRF16RX_ADDR_P1_setupEPh>
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	}
	return;
 8004e24:	e00d      	b.n	8004e42 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
		RX_ADDR_P1_setup(pointer);
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681c      	ldr	r4, [r3, #0]
 8004e2c:	7afb      	ldrb	r3, [r7, #11]
 8004e2e:	330a      	adds	r3, #10
 8004e30:	b2d9      	uxtb	r1, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	47a0      	blx	r4
		Delay_ms(1);
 8004e3a:	2001      	movs	r0, #1
 8004e3c:	f000 f9a2 	bl	8005184 <_Z8Delay_msm>
	}
	return;
 8004e40:	bf00      	nop
}//WORKED!
 8004e42:	3714      	adds	r7, #20
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd90      	pop	{r4, r7, pc}

08004e48 <_ZN3NRF16RX_ADDR_P0_setupEPh>:

//preenche o registrador RX_ADDR_P0 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P0_setup(uint8_t* pointer){
 8004e48:	b590      	push	{r4, r7, lr}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3304      	adds	r3, #4
 8004e58:	681c      	ldr	r4, [r3, #0]
 8004e5a:	f107 030f 	add.w	r3, r7, #15
 8004e5e:	2201      	movs	r2, #1
 8004e60:	2103      	movs	r1, #3
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x28>
		size = 3;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d101      	bne.n	8004e7a <_ZN3NRF16RX_ADDR_P0_setupEPh+0x32>
		size = 4;
 8004e76:	2304      	movs	r3, #4
 8004e78:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 8004e7a:	7bfb      	ldrb	r3, [r7, #15]
 8004e7c:	2b03      	cmp	r3, #3
 8004e7e:	d101      	bne.n	8004e84 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x3c>
		size = 5;
 8004e80:	2305      	movs	r3, #5
 8004e82:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0a,size,pointer);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681c      	ldr	r4, [r3, #0]
 8004e8a:	7bfa      	ldrb	r2, [r7, #15]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	210a      	movs	r1, #10
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	47a0      	blx	r4
	Delay_ms(1);
 8004e94:	2001      	movs	r0, #1
 8004e96:	f000 f975 	bl	8005184 <_Z8Delay_msm>
	return;
 8004e9a:	bf00      	nop
}//WORKED!
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd90      	pop	{r4, r7, pc}
 8004ea2:	bf00      	nop

08004ea4 <_ZN3NRF16RX_ADDR_P1_setupEPh>:

//preenche o registrador RX_ADDR_P1 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P1_setup(uint8_t* pointer){
 8004ea4:	b590      	push	{r4, r7, lr}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	681c      	ldr	r4, [r3, #0]
 8004eb6:	f107 030f 	add.w	r3, r7, #15
 8004eba:	2201      	movs	r2, #1
 8004ebc:	2103      	movs	r1, #3
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 8004ec2:	7bfb      	ldrb	r3, [r7, #15]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <_ZN3NRF16RX_ADDR_P1_setupEPh+0x28>
		size = 3;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d101      	bne.n	8004ed6 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x32>
		size = 4;
 8004ed2:	2304      	movs	r3, #4
 8004ed4:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	2b03      	cmp	r3, #3
 8004eda:	d101      	bne.n	8004ee0 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x3c>
		size = 5;
 8004edc:	2305      	movs	r3, #5
 8004ede:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0b,size,pointer);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681c      	ldr	r4, [r3, #0]
 8004ee6:	7bfa      	ldrb	r2, [r7, #15]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	210b      	movs	r1, #11
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	47a0      	blx	r4
	Delay_ms(1);
 8004ef0:	2001      	movs	r0, #1
 8004ef2:	f000 f947 	bl	8005184 <_Z8Delay_msm>
	return;
 8004ef6:	bf00      	nop
}//WORKED!
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd90      	pop	{r4, r7, pc}
 8004efe:	bf00      	nop

08004f00 <_ZN3NRF14RX_PW_Px_setupEhh>:

//escreve o registrador RX_PW_Px correspondente a pipe, grava payload_width
void NRF::RX_PW_Px_setup(uint8_t RX_Pipe, uint8_t payload_width){
 8004f00:	b590      	push	{r4, r7, lr}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	70fb      	strb	r3, [r7, #3]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	70bb      	strb	r3, [r7, #2]
	uint8_t pw = payload_width;
 8004f10:	78bb      	ldrb	r3, [r7, #2]
 8004f12:	73fb      	strb	r3, [r7, #15]

	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x11+RX_Pipe,1,&pw);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681c      	ldr	r4, [r3, #0]
 8004f1a:	78fb      	ldrb	r3, [r7, #3]
 8004f1c:	3311      	adds	r3, #17
 8004f1e:	b2d9      	uxtb	r1, r3
 8004f20:	f107 030f 	add.w	r3, r7, #15
 8004f24:	2201      	movs	r2, #1
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	47a0      	blx	r4
	Delay_ms(1);
 8004f2a:	2001      	movs	r0, #1
 8004f2c:	f000 f92a 	bl	8005184 <_Z8Delay_msm>
	return;
 8004f30:	bf00      	nop
}//WORKED!
 8004f32:	3714      	adds	r7, #20
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd90      	pop	{r4, r7, pc}

08004f38 <_ZN3NRF11TRANSMITTEDEv>:
	else
		return 0;
}

//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda não conseguiu enviar(ou não recebeu o ACK, caso esteja habilitado)
uint8_t NRF::TRANSMITTED(void){
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
	uint8_t tx_empty;
	R_REGISTER(0x17,1,&tx_empty);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3304      	adds	r3, #4
 8004f46:	681c      	ldr	r4, [r3, #0]
 8004f48:	f107 030f 	add.w	r3, r7, #15
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	2117      	movs	r1, #23
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	47a0      	blx	r4
	Delay_ms(1);
 8004f54:	2001      	movs	r0, #1
 8004f56:	f000 f915 	bl	8005184 <_Z8Delay_msm>
	tx_empty &= TX_EMPTY_MASK;
 8004f5a:	7bfb      	ldrb	r3, [r7, #15]
 8004f5c:	f003 0310 	and.w	r3, r3, #16
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	73fb      	strb	r3, [r7, #15]

	uint8_t tx_ds;
	R_REGISTER(0x07,1,&tx_ds);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	681c      	ldr	r4, [r3, #0]
 8004f6c:	f107 030e 	add.w	r3, r7, #14
 8004f70:	2201      	movs	r2, #1
 8004f72:	2107      	movs	r1, #7
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	47a0      	blx	r4
	Delay_ms(1);
 8004f78:	2001      	movs	r0, #1
 8004f7a:	f000 f903 	bl	8005184 <_Z8Delay_msm>
	tx_ds &= TX_DS_MASK;
 8004f7e:	7bbb      	ldrb	r3, [r7, #14]
 8004f80:	f003 0320 	and.w	r3, r3, #32
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	73bb      	strb	r3, [r7, #14]

	if(tx_ds || !tx_empty)
 8004f88:	7bbb      	ldrb	r3, [r7, #14]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <_ZN3NRF11TRANSMITTEDEv+0x5c>
 8004f8e:	7bfb      	ldrb	r3, [r7, #15]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <_ZN3NRF11TRANSMITTEDEv+0x60>
		return 1;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e000      	b.n	8004f9a <_ZN3NRF11TRANSMITTEDEv+0x62>
	else
		return 0;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd90      	pop	{r4, r7, pc}
 8004fa2:	bf00      	nop

08004fa4 <_ZN3NRF4SENDEPhh>:

//data: ponteiro para os bytes a serem transmitidos; size: número de bytes a enviar
//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda não conseguiu enviar(ou não recebeu o ACK, caso esteja habilitado)
uint8_t NRF::SEND(uint8_t* data, uint8_t size){
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	71fb      	strb	r3, [r7, #7]
	W_TX_PAYLOAD(data,size);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	33bc      	adds	r3, #188	; 0xbc
 8004fb6:	79fa      	ldrb	r2, [r7, #7]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff faf6 	bl	80045ac <_ZN3SPI12W_TX_PAYLOADEPhh>
	Delay_ms(1);
 8004fc0:	2001      	movs	r0, #1
 8004fc2:	f000 f8df 	bl	8005184 <_Z8Delay_msm>

	//pulse on CE to start transmission
	ASSERT_CE(SET);
 8004fc6:	2101      	movs	r1, #1
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f7ff fdeb 	bl	8004ba4 <_ZN3NRF9ASSERT_CEEi>
	Delay_ms(1);//minimum pulse width = 10us
 8004fce:	2001      	movs	r0, #1
 8004fd0:	f000 f8d8 	bl	8005184 <_Z8Delay_msm>
	ASSERT_CE(RESET);
 8004fd4:	2100      	movs	r1, #0
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f7ff fde4 	bl	8004ba4 <_ZN3NRF9ASSERT_CEEi>

	return TRANSMITTED();
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f7ff ffab 	bl	8004f38 <_ZN3NRF11TRANSMITTEDEv>
 8004fe2:	4603      	mov	r3, r0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <_ZN3NRF12TX_configureEv>:

	return;
}

//produz uma  struct de  configuração com "valores default"
void NRF::TX_configure(){
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b090      	sub	sp, #64	; 0x40
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
	uint8_t ReceiverAddress[]={0xe7,0xe7,0xe7,0xe7,0xe7};
 8004ff4:	4a0f      	ldr	r2, [pc, #60]	; (8005034 <_ZN3NRF12TX_configureEv+0x48>)
 8004ff6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004ffa:	6810      	ldr	r0, [r2, #0]
 8004ffc:	6018      	str	r0, [r3, #0]
 8004ffe:	7912      	ldrb	r2, [r2, #4]
 8005000:	711a      	strb	r2, [r3, #4]

	config_Struct configuration;
	configuration.AW_x_bytes=AW_5_bytes;
 8005002:	2303      	movs	r3, #3
 8005004:	73fb      	strb	r3, [r7, #15]
	configuration.ENAA_Px=ENAA_Disable_All_Pipes;
 8005006:	2300      	movs	r3, #0
 8005008:	737b      	strb	r3, [r7, #13]
	configuration.ERX_Px=ERX_P0;
 800500a:	2301      	movs	r3, #1
 800500c:	73bb      	strb	r3, [r7, #14]
	configuration.RETR_ARC_and_ARD=RETR_ARC_DISABLE_RETRANSMIT;//TODO: alterar AutoACK option
 800500e:	2300      	movs	r3, #0
 8005010:	743b      	strb	r3, [r7, #16]
	configuration.RF_SETUP=RF_SETUP_Data_Rate_2Mbps;
 8005012:	2308      	movs	r3, #8
 8005014:	747b      	strb	r3, [r7, #17]
	configuration.channel=0x02;
 8005016:	2302      	movs	r3, #2
 8005018:	733b      	strb	r3, [r7, #12]
	configuration.TX_ADDR=ReceiverAddress;
 800501a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800501e:	617b      	str	r3, [r7, #20]

	TX_configure(&configuration);
 8005020:	f107 030c 	add.w	r3, r7, #12
 8005024:	4619      	mov	r1, r3
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f806 	bl	8005038 <_ZN3NRF12TX_configureEP13config_Struct>

	return;
 800502c:	bf00      	nop
}
 800502e:	3740      	adds	r7, #64	; 0x40
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	08005ed0 	.word	0x08005ed0

08005038 <_ZN3NRF12TX_configureEP13config_Struct>:

//recebe uma struct de configuração do modo de transmissão e altera os valores do registradores correspondentes
void NRF::TX_configure(config_Struct* pointer){
 8005038:	b580      	push	{r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
	stdbyI_to_TX(pointer->channel);//writes CONFIG and RF_CH registers
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	4619      	mov	r1, r3
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7ff fe17 	bl	8004c7c <_ZN3NRF12stdbyI_to_TXEh>

	EN_AA_setup(pointer->ENAA_Px);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	785b      	ldrb	r3, [r3, #1]
 8005052:	4619      	mov	r1, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7ff fe3f 	bl	8004cd8 <_ZN3NRF11EN_AA_setupEh>

	EN_RXADDR_setup(pointer->ERX_Px);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	789b      	ldrb	r3, [r3, #2]
 800505e:	4619      	mov	r1, r3
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f7ff fe51 	bl	8004d08 <_ZN3NRF15EN_RXADDR_setupEh>

	SETUP_AW_setup(pointer->AW_x_bytes);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	78db      	ldrb	r3, [r3, #3]
 800506a:	4619      	mov	r1, r3
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7ff fe63 	bl	8004d38 <_ZN3NRF14SETUP_AW_setupEh>

	SETUP_RETR_setup(pointer->RETR_ARC_and_ARD);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	791b      	ldrb	r3, [r3, #4]
 8005076:	4619      	mov	r1, r3
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f7ff fe75 	bl	8004d68 <_ZN3NRF16SETUP_RETR_setupEh>

	RF_SETUP_setup(pointer->RF_SETUP);
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	795b      	ldrb	r3, [r3, #5]
 8005082:	4619      	mov	r1, r3
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7ff fe9f 	bl	8004dc8 <_ZN3NRF14RF_SETUP_setupEh>

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	330c      	adds	r3, #12
 800508e:	617b      	str	r3, [r7, #20]
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8005090:	2300      	movs	r3, #0
 8005092:	74fb      	strb	r3, [r7, #19]
 8005094:	7cfb      	ldrb	r3, [r7, #19]
 8005096:	2b05      	cmp	r3, #5
 8005098:	d817      	bhi.n	80050ca <_ZN3NRF12TX_configureEP13config_Struct+0x92>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	789b      	ldrb	r3, [r3, #2]
 800509e:	461a      	mov	r2, r3
 80050a0:	7cfb      	ldrb	r3, [r7, #19]
 80050a2:	fa42 f303 	asr.w	r3, r2, r3
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d006      	beq.n	80050bc <_ZN3NRF12TX_configureEP13config_Struct+0x84>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	781a      	ldrb	r2, [r3, #0]
 80050b2:	7cfb      	ldrb	r3, [r7, #19]
 80050b4:	4619      	mov	r1, r3
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7ff ff22 	bl	8004f00 <_ZN3NRF14RX_PW_Px_setupEhh>
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	3301      	adds	r3, #1
 80050c0:	617b      	str	r3, [r7, #20]
	RF_SETUP_setup(pointer->RF_SETUP);

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 80050c2:	7cfb      	ldrb	r3, [r7, #19]
 80050c4:	3301      	adds	r3, #1
 80050c6:	74fb      	strb	r3, [r7, #19]
 80050c8:	e7e4      	b.n	8005094 <_ZN3NRF12TX_configureEP13config_Struct+0x5c>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	3314      	adds	r3, #20
 80050ce:	60fb      	str	r3, [r7, #12]

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 80050d0:	2300      	movs	r3, #0
 80050d2:	74fb      	strb	r3, [r7, #19]
 80050d4:	7cfb      	ldrb	r3, [r7, #19]
 80050d6:	2b05      	cmp	r3, #5
 80050d8:	d817      	bhi.n	800510a <_ZN3NRF12TX_configureEP13config_Struct+0xd2>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	789b      	ldrb	r3, [r3, #2]
 80050de:	461a      	mov	r2, r3
 80050e0:	7cfb      	ldrb	r3, [r7, #19]
 80050e2:	fa42 f303 	asr.w	r3, r2, r3
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d006      	beq.n	80050fc <_ZN3NRF12TX_configureEP13config_Struct+0xc4>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereço da pipe i
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	7cfb      	ldrb	r3, [r7, #19]
 80050f4:	4619      	mov	r1, r3
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7ff fe7e 	bl	8004df8 <_ZN3NRF16RX_ADDR_Px_setupEhPh>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	3304      	adds	r3, #4
 8005100:	60fb      	str	r3, [r7, #12]
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8005102:	7cfb      	ldrb	r3, [r7, #19]
 8005104:	3301      	adds	r3, #1
 8005106:	74fb      	strb	r3, [r7, #19]
 8005108:	e7e4      	b.n	80050d4 <_ZN3NRF12TX_configureEP13config_Struct+0x9c>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereço da pipe i
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
	}

	return;
 800510a:	bf00      	nop
}
 800510c:	3718      	adds	r7, #24
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop

08005114 <_Z21TimingDelay_Decrementv>:
#include "stm32f4xx_gpio.h"

static __IO uint32_t TimingDelay;//número de ms que faltam

void TimingDelay_Decrement(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8005118:	4b09      	ldr	r3, [pc, #36]	; (8005140 <_Z21TimingDelay_Decrementv+0x2c>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	bf14      	ite	ne
 8005120:	2301      	movne	r3, #1
 8005122:	2300      	moveq	r3, #0
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d004      	beq.n	8005134 <_Z21TimingDelay_Decrementv+0x20>
  {
    TimingDelay--;
 800512a:	4b05      	ldr	r3, [pc, #20]	; (8005140 <_Z21TimingDelay_Decrementv+0x2c>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	3b01      	subs	r3, #1
 8005130:	4a03      	ldr	r2, [pc, #12]	; (8005140 <_Z21TimingDelay_Decrementv+0x2c>)
 8005132:	6013      	str	r3, [r2, #0]

  }
}
 8005134:	bf00      	nop
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	200007d4 	.word	0x200007d4

08005144 <SysTick_Handler>:
 * para que seja tratado como código C, gere  uma função de mesmo nome, etc.
 * e  por que dava errado se adicionasse no stm32f4xx_it.h
 */
extern "C"{
	void SysTick_Handler(void)
	{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
		 TimingDelay_Decrement();
 8005148:	f7ff ffe4 	bl	8005114 <_Z21TimingDelay_Decrementv>
	}
 800514c:	bf00      	nop
 800514e:	bd80      	pop	{r7, pc}

08005150 <_Z8Delay_usm>:
}//fim do extern "C" {}
void Delay_us(uint32_t _time_us){
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  TimingDelay = _time_us;
 8005158:	4a09      	ldr	r2, [pc, #36]	; (8005180 <_Z8Delay_usm+0x30>)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6013      	str	r3, [r2, #0]
  while(TimingDelay != 0);
 800515e:	4b08      	ldr	r3, [pc, #32]	; (8005180 <_Z8Delay_usm+0x30>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	bf14      	ite	ne
 8005166:	2301      	movne	r3, #1
 8005168:	2300      	moveq	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	d000      	beq.n	8005172 <_Z8Delay_usm+0x22>
 8005170:	e7f5      	b.n	800515e <_Z8Delay_usm+0xe>
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	200007d4 	.word	0x200007d4

08005184 <_Z8Delay_msm>:

void Delay_ms(uint32_t _time_ms)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  int time_us;
  time_us = _time_ms*1000;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	60fb      	str	r3, [r7, #12]
  Delay_us(time_us);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff ffd8 	bl	8005150 <_Z8Delay_usm>
}
 80051a0:	bf00      	nop
 80051a2:	3710      	adds	r7, #16
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>:
}

/*
 * Enables or disables the peripheral clock associated with GPIOx
 */
int GPIO_Clock_Cmd(GPIO_TypeDef* GPIOx, FunctionalState STATE){
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a42      	ldr	r2, [pc, #264]	; (80052c0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d022      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a41      	ldr	r2, [pc, #260]	; (80052c4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d01e      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a40      	ldr	r2, [pc, #256]	; (80052c8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d01a      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a3f      	ldr	r2, [pc, #252]	; (80052cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d016      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a3e      	ldr	r2, [pc, #248]	; (80052d0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d012      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a3d      	ldr	r2, [pc, #244]	; (80052d4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00e      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a3c      	ldr	r2, [pc, #240]	; (80052d8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00a      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a3b      	ldr	r2, [pc, #236]	; (80052dc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d006      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a3a      	ldr	r2, [pc, #232]	; (80052e0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d002      	beq.n	8005202 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
		return -1;
 80051fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005200:	e05a      	b.n	80052b8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x110>
	}

	//ENABLE the clock of GPIOx
	if(GPIOx == GPIOA){
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	4a2e      	ldr	r2, [pc, #184]	; (80052c0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d105      	bne.n	8005216 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x6e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, STATE);
 800520a:	78fb      	ldrb	r3, [r7, #3]
 800520c:	4619      	mov	r1, r3
 800520e:	2001      	movs	r0, #1
 8005210:	f000 fa38 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 8005214:	e04f      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOB){
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a2a      	ldr	r2, [pc, #168]	; (80052c4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d105      	bne.n	800522a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x82>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, STATE);
 800521e:	78fb      	ldrb	r3, [r7, #3]
 8005220:	4619      	mov	r1, r3
 8005222:	2002      	movs	r0, #2
 8005224:	f000 fa2e 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 8005228:	e045      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOC){
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a26      	ldr	r2, [pc, #152]	; (80052c8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d105      	bne.n	800523e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x96>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, STATE);
 8005232:	78fb      	ldrb	r3, [r7, #3]
 8005234:	4619      	mov	r1, r3
 8005236:	2004      	movs	r0, #4
 8005238:	f000 fa24 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 800523c:	e03b      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOD){
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a22      	ldr	r2, [pc, #136]	; (80052cc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d105      	bne.n	8005252 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xaa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, STATE);
 8005246:	78fb      	ldrb	r3, [r7, #3]
 8005248:	4619      	mov	r1, r3
 800524a:	2008      	movs	r0, #8
 800524c:	f000 fa1a 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 8005250:	e031      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOE){
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d105      	bne.n	8005266 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xbe>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, STATE);
 800525a:	78fb      	ldrb	r3, [r7, #3]
 800525c:	4619      	mov	r1, r3
 800525e:	2010      	movs	r0, #16
 8005260:	f000 fa10 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 8005264:	e027      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOF){
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a1a      	ldr	r2, [pc, #104]	; (80052d4 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d105      	bne.n	800527a <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xd2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, STATE);
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	4619      	mov	r1, r3
 8005272:	2020      	movs	r0, #32
 8005274:	f000 fa06 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 8005278:	e01d      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOG){
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a16      	ldr	r2, [pc, #88]	; (80052d8 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d105      	bne.n	800528e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xe6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, STATE);
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	4619      	mov	r1, r3
 8005286:	2040      	movs	r0, #64	; 0x40
 8005288:	f000 f9fc 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 800528c:	e013      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOH){
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a12      	ldr	r2, [pc, #72]	; (80052dc <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d105      	bne.n	80052a2 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xfa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, STATE);
 8005296:	78fb      	ldrb	r3, [r7, #3]
 8005298:	4619      	mov	r1, r3
 800529a:	2080      	movs	r0, #128	; 0x80
 800529c:	f000 f9f2 	bl	8005684 <RCC_AHB1PeriphClockCmd>
 80052a0:	e009      	b.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOI){
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a0e      	ldr	r2, [pc, #56]	; (80052e0 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d105      	bne.n	80052b6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, STATE);
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	4619      	mov	r1, r3
 80052ae:	f44f 7080 	mov.w	r0, #256	; 0x100
 80052b2:	f000 f9e7 	bl	8005684 <RCC_AHB1PeriphClockCmd>
	}
	return 0;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40020000 	.word	0x40020000
 80052c4:	40020400 	.word	0x40020400
 80052c8:	40020800 	.word	0x40020800
 80052cc:	40020c00 	.word	0x40020c00
 80052d0:	40021000 	.word	0x40021000
 80052d4:	40021400 	.word	0x40021400
 80052d8:	40021800 	.word	0x40021800
 80052dc:	40021c00 	.word	0x40021c00
 80052e0:	40022000 	.word	0x40022000

080052e4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>:

/*
 * Enables or disables the peripheral clock associated with SPIx
 */
int SPI_Clock_Cmd(SPI_TypeDef* SPIx, FunctionalState STATE){
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	460b      	mov	r3, r1
 80052ee:	70fb      	strb	r3, [r7, #3]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a30      	ldr	r2, [pc, #192]	; (80053b4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d016      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a2f      	ldr	r2, [pc, #188]	; (80053b8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d012      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a2e      	ldr	r2, [pc, #184]	; (80053bc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00e      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a2d      	ldr	r2, [pc, #180]	; (80053c0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d00a      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a2c      	ldr	r2, [pc, #176]	; (80053c4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d006      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a2b      	ldr	r2, [pc, #172]	; (80053c8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d002      	beq.n	8005326 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
		return -1;
 8005320:	f04f 33ff 	mov.w	r3, #4294967295
 8005324:	e041      	b.n	80053aa <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc6>
	}

	if(SPIx == SPI1){
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a22      	ldr	r2, [pc, #136]	; (80053b4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d106      	bne.n	800533c <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x58>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1,STATE);
 800532e:	78fb      	ldrb	r3, [r7, #3]
 8005330:	4619      	mov	r1, r3
 8005332:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005336:	f000 fa05 	bl	8005744 <RCC_APB2PeriphClockCmd>
 800533a:	e035      	b.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI2){
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a1e      	ldr	r2, [pc, #120]	; (80053b8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d106      	bne.n	8005352 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x6e>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,STATE);
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	4619      	mov	r1, r3
 8005348:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800534c:	f000 f9da 	bl	8005704 <RCC_APB1PeriphClockCmd>
 8005350:	e02a      	b.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI3){
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a19      	ldr	r2, [pc, #100]	; (80053bc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d106      	bne.n	8005368 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x84>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3,STATE);
 800535a:	78fb      	ldrb	r3, [r7, #3]
 800535c:	4619      	mov	r1, r3
 800535e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005362:	f000 f9cf 	bl	8005704 <RCC_APB1PeriphClockCmd>
 8005366:	e01f      	b.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI4){
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a15      	ldr	r2, [pc, #84]	; (80053c0 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d106      	bne.n	800537e <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x9a>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI4,STATE);
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	4619      	mov	r1, r3
 8005374:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005378:	f000 f9e4 	bl	8005744 <RCC_APB2PeriphClockCmd>
 800537c:	e014      	b.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI5){
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a10      	ldr	r2, [pc, #64]	; (80053c4 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d106      	bne.n	8005394 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xb0>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI5,STATE);
 8005386:	78fb      	ldrb	r3, [r7, #3]
 8005388:	4619      	mov	r1, r3
 800538a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800538e:	f000 f9d9 	bl	8005744 <RCC_APB2PeriphClockCmd>
 8005392:	e009      	b.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI6){
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d105      	bne.n	80053a8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI6,STATE);
 800539c:	78fb      	ldrb	r3, [r7, #3]
 800539e:	4619      	mov	r1, r3
 80053a0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80053a4:	f000 f9ce 	bl	8005744 <RCC_APB2PeriphClockCmd>
	}

	return 0;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	40013000 	.word	0x40013000
 80053b8:	40003800 	.word	0x40003800
 80053bc:	40003c00 	.word	0x40003c00
 80053c0:	40013400 	.word	0x40013400
 80053c4:	40015000 	.word	0x40015000
 80053c8:	40015400 	.word	0x40015400

080053cc <_Z14GPIO_PinSourcet>:

//retorna a constante GPIO_PinSource correspondente ao GPIO_Pin dado
uint16_t GPIO_PinSource(uint16_t GPIO_Pin){
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 80053d6:	88fb      	ldrh	r3, [r7, #6]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d102      	bne.n	80053e2 <_Z14GPIO_PinSourcet+0x16>
		return 0xFFFF;
 80053dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80053e0:	e057      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 80053e2:	88fb      	ldrh	r3, [r7, #6]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <_Z14GPIO_PinSourcet+0x20>
		return GPIO_PinSource0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e052      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 80053ec:	88fb      	ldrh	r3, [r7, #6]
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d101      	bne.n	80053f6 <_Z14GPIO_PinSourcet+0x2a>
		return GPIO_PinSource1;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e04d      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 80053f6:	88fb      	ldrh	r3, [r7, #6]
 80053f8:	2b04      	cmp	r3, #4
 80053fa:	d101      	bne.n	8005400 <_Z14GPIO_PinSourcet+0x34>
		return GPIO_PinSource2;
 80053fc:	2302      	movs	r3, #2
 80053fe:	e048      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8005400:	88fb      	ldrh	r3, [r7, #6]
 8005402:	2b08      	cmp	r3, #8
 8005404:	d101      	bne.n	800540a <_Z14GPIO_PinSourcet+0x3e>
		return GPIO_PinSource3;
 8005406:	2303      	movs	r3, #3
 8005408:	e043      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 800540a:	88fb      	ldrh	r3, [r7, #6]
 800540c:	2b10      	cmp	r3, #16
 800540e:	d101      	bne.n	8005414 <_Z14GPIO_PinSourcet+0x48>
		return GPIO_PinSource4;
 8005410:	2304      	movs	r3, #4
 8005412:	e03e      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8005414:	88fb      	ldrh	r3, [r7, #6]
 8005416:	2b20      	cmp	r3, #32
 8005418:	d101      	bne.n	800541e <_Z14GPIO_PinSourcet+0x52>
		return GPIO_PinSource5;
 800541a:	2305      	movs	r3, #5
 800541c:	e039      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	2b40      	cmp	r3, #64	; 0x40
 8005422:	d101      	bne.n	8005428 <_Z14GPIO_PinSourcet+0x5c>
		return GPIO_PinSource6;
 8005424:	2306      	movs	r3, #6
 8005426:	e034      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8005428:	88fb      	ldrh	r3, [r7, #6]
 800542a:	2b80      	cmp	r3, #128	; 0x80
 800542c:	d101      	bne.n	8005432 <_Z14GPIO_PinSourcet+0x66>
		return GPIO_PinSource7;
 800542e:	2307      	movs	r3, #7
 8005430:	e02f      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8005432:	88fb      	ldrh	r3, [r7, #6]
 8005434:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005438:	d101      	bne.n	800543e <_Z14GPIO_PinSourcet+0x72>
		return GPIO_PinSource8;
 800543a:	2308      	movs	r3, #8
 800543c:	e029      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005444:	d101      	bne.n	800544a <_Z14GPIO_PinSourcet+0x7e>
		return GPIO_PinSource9;
 8005446:	2309      	movs	r3, #9
 8005448:	e023      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 800544a:	88fb      	ldrh	r3, [r7, #6]
 800544c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005450:	d101      	bne.n	8005456 <_Z14GPIO_PinSourcet+0x8a>
		return GPIO_PinSource10;
 8005452:	230a      	movs	r3, #10
 8005454:	e01d      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800545c:	d101      	bne.n	8005462 <_Z14GPIO_PinSourcet+0x96>
		return GPIO_PinSource11;
 800545e:	230b      	movs	r3, #11
 8005460:	e017      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8005462:	88fb      	ldrh	r3, [r7, #6]
 8005464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005468:	d101      	bne.n	800546e <_Z14GPIO_PinSourcet+0xa2>
		return GPIO_PinSource12;
 800546a:	230c      	movs	r3, #12
 800546c:	e011      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 800546e:	88fb      	ldrh	r3, [r7, #6]
 8005470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005474:	d101      	bne.n	800547a <_Z14GPIO_PinSourcet+0xae>
		return GPIO_PinSource13;
 8005476:	230d      	movs	r3, #13
 8005478:	e00b      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 800547a:	88fb      	ldrh	r3, [r7, #6]
 800547c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005480:	d101      	bne.n	8005486 <_Z14GPIO_PinSourcet+0xba>
		return GPIO_PinSource14;
 8005482:	230e      	movs	r3, #14
 8005484:	e005      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8005486:	88fb      	ldrh	r3, [r7, #6]
 8005488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800548c:	d101      	bne.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
		return GPIO_PinSource15;
 800548e:	230f      	movs	r3, #15
 8005490:	e7ff      	b.n	8005492 <_Z14GPIO_PinSourcet+0xc6>
	}
}
 8005492:	4618      	mov	r0, r3
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop

080054a0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>:

uint8_t GPIO_AF_SPIx(SPI_TypeDef* SPIx){
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a21      	ldr	r2, [pc, #132]	; (8005530 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d015      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a20      	ldr	r2, [pc, #128]	; (8005534 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d011      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a1f      	ldr	r2, [pc, #124]	; (8005538 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d00d      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a1e      	ldr	r2, [pc, #120]	; (800553c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d009      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a1d      	ldr	r2, [pc, #116]	; (8005540 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d005      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a1c      	ldr	r2, [pc, #112]	; (8005544 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d001      	beq.n	80054dc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
		return 0xFF;
 80054d8:	23ff      	movs	r3, #255	; 0xff
 80054da:	e023      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}

	if(SPIx == SPI1){
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a14      	ldr	r2, [pc, #80]	; (8005530 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d101      	bne.n	80054e8 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x48>
		return GPIO_AF_SPI1;
 80054e4:	2305      	movs	r3, #5
 80054e6:	e01d      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI2){
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a12      	ldr	r2, [pc, #72]	; (8005534 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d101      	bne.n	80054f4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x54>
		return GPIO_AF_SPI2;
 80054f0:	2305      	movs	r3, #5
 80054f2:	e017      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI3){
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a10      	ldr	r2, [pc, #64]	; (8005538 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d101      	bne.n	8005500 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x60>
		return GPIO_AF_SPI3;
 80054fc:	2306      	movs	r3, #6
 80054fe:	e011      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI4){
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a0e      	ldr	r2, [pc, #56]	; (800553c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d101      	bne.n	800550c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x6c>
		return GPIO_AF_SPI4;
 8005508:	2305      	movs	r3, #5
 800550a:	e00b      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI5){
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a0c      	ldr	r2, [pc, #48]	; (8005540 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d101      	bne.n	8005518 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x78>
		return GPIO_AF_SPI5;
 8005514:	2305      	movs	r3, #5
 8005516:	e005      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI6){
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a0a      	ldr	r2, [pc, #40]	; (8005544 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d101      	bne.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
		return GPIO_AF_SPI6;
 8005520:	2305      	movs	r3, #5
 8005522:	e7ff      	b.n	8005524 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	40013000 	.word	0x40013000
 8005534:	40003800 	.word	0x40003800
 8005538:	40003c00 	.word	0x40003c00
 800553c:	40013400 	.word	0x40013400
 8005540:	40015000 	.word	0x40015000
 8005544:	40015400 	.word	0x40015400

08005548 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	881b      	ldrh	r3, [r3, #0]
 800555a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800555c:	89fb      	ldrh	r3, [r7, #14]
 800555e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8005562:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	881a      	ldrh	r2, [r3, #0]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	885b      	ldrh	r3, [r3, #2]
 800556c:	4313      	orrs	r3, r2
 800556e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005574:	4313      	orrs	r3, r2
 8005576:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800557c:	4313      	orrs	r3, r2
 800557e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005584:	4313      	orrs	r3, r2
 8005586:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800558c:	4313      	orrs	r3, r2
 800558e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8005594:	4313      	orrs	r3, r2
 8005596:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800559c:	4313      	orrs	r3, r2
 800559e:	b29a      	uxth	r2, r3
 80055a0:	89fb      	ldrh	r3, [r7, #14]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	89fa      	ldrh	r2, [r7, #14]
 80055aa:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	8b9b      	ldrh	r3, [r3, #28]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	8a1a      	ldrh	r2, [r3, #16]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	821a      	strh	r2, [r3, #16]
}
 80055c4:	bf00      	nop
 80055c6:	3714      	adds	r7, #20
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	460b      	mov	r3, r1
 80055da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80055dc:	78fb      	ldrb	r3, [r7, #3]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	881b      	ldrh	r3, [r3, #0]
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055ec:	b29a      	uxth	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80055f2:	e007      	b.n	8005604 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	881b      	ldrh	r3, [r3, #0]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055fe:	b29a      	uxth	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	801a      	strh	r2, [r3, #0]
  }
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	899b      	ldrh	r3, [r3, #12]
 800561c:	b29b      	uxth	r3, r3
}
 800561e:	4618      	mov	r0, r3
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop

0800562c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	460b      	mov	r3, r1
 8005636:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	887a      	ldrh	r2, [r7, #2]
 800563c:	819a      	strh	r2, [r3, #12]
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop

0800564c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	460b      	mov	r3, r1
 8005656:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8005658:	2300      	movs	r3, #0
 800565a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	891b      	ldrh	r3, [r3, #8]
 8005660:	b29a      	uxth	r2, r3
 8005662:	887b      	ldrh	r3, [r7, #2]
 8005664:	4013      	ands	r3, r2
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d002      	beq.n	8005672 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800566c:	2301      	movs	r3, #1
 800566e:	73fb      	strb	r3, [r7, #15]
 8005670:	e001      	b.n	8005676 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8005672:	2300      	movs	r3, #0
 8005674:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8005676:	7bfb      	ldrb	r3, [r7, #15]
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	460b      	mov	r3, r1
 800568e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005690:	78fb      	ldrb	r3, [r7, #3]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d006      	beq.n	80056a4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8005696:	490a      	ldr	r1, [pc, #40]	; (80056c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8005698:	4b09      	ldr	r3, [pc, #36]	; (80056c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800569a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4313      	orrs	r3, r2
 80056a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80056a2:	e006      	b.n	80056b2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80056a4:	4906      	ldr	r1, [pc, #24]	; (80056c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80056a6:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80056a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	43db      	mvns	r3, r3
 80056ae:	4013      	ands	r3, r2
 80056b0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	40023800 	.word	0x40023800

080056c4 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	460b      	mov	r3, r1
 80056ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d006      	beq.n	80056e4 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80056d6:	490a      	ldr	r1, [pc, #40]	; (8005700 <RCC_AHB2PeriphClockCmd+0x3c>)
 80056d8:	4b09      	ldr	r3, [pc, #36]	; (8005700 <RCC_AHB2PeriphClockCmd+0x3c>)
 80056da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4313      	orrs	r3, r2
 80056e0:	634b      	str	r3, [r1, #52]	; 0x34
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
  }
}
 80056e2:	e006      	b.n	80056f2 <RCC_AHB2PeriphClockCmd+0x2e>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80056e4:	4906      	ldr	r1, [pc, #24]	; (8005700 <RCC_AHB2PeriphClockCmd+0x3c>)
 80056e6:	4b06      	ldr	r3, [pc, #24]	; (8005700 <RCC_AHB2PeriphClockCmd+0x3c>)
 80056e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	43db      	mvns	r3, r3
 80056ee:	4013      	ands	r3, r2
 80056f0:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 80056f2:	bf00      	nop
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40023800 	.word	0x40023800

08005704 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d006      	beq.n	8005724 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005716:	490a      	ldr	r1, [pc, #40]	; (8005740 <RCC_APB1PeriphClockCmd+0x3c>)
 8005718:	4b09      	ldr	r3, [pc, #36]	; (8005740 <RCC_APB1PeriphClockCmd+0x3c>)
 800571a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4313      	orrs	r3, r2
 8005720:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8005722:	e006      	b.n	8005732 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005724:	4906      	ldr	r1, [pc, #24]	; (8005740 <RCC_APB1PeriphClockCmd+0x3c>)
 8005726:	4b06      	ldr	r3, [pc, #24]	; (8005740 <RCC_APB1PeriphClockCmd+0x3c>)
 8005728:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	43db      	mvns	r3, r3
 800572e:	4013      	ands	r3, r2
 8005730:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8005732:	bf00      	nop
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	40023800 	.word	0x40023800

08005744 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	460b      	mov	r3, r1
 800574e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005750:	78fb      	ldrb	r3, [r7, #3]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d006      	beq.n	8005764 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005756:	490a      	ldr	r1, [pc, #40]	; (8005780 <RCC_APB2PeriphClockCmd+0x3c>)
 8005758:	4b09      	ldr	r3, [pc, #36]	; (8005780 <RCC_APB2PeriphClockCmd+0x3c>)
 800575a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4313      	orrs	r3, r2
 8005760:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8005762:	e006      	b.n	8005772 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005764:	4906      	ldr	r1, [pc, #24]	; (8005780 <RCC_APB2PeriphClockCmd+0x3c>)
 8005766:	4b06      	ldr	r3, [pc, #24]	; (8005780 <RCC_APB2PeriphClockCmd+0x3c>)
 8005768:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	43db      	mvns	r3, r3
 800576e:	4013      	ands	r3, r2
 8005770:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8005772:	bf00      	nop
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40023800 	.word	0x40023800

08005784 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	460b      	mov	r3, r1
 800578e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005790:	78fb      	ldrb	r3, [r7, #3]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d006      	beq.n	80057a4 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8005796:	490a      	ldr	r1, [pc, #40]	; (80057c0 <RCC_APB1PeriphResetCmd+0x3c>)
 8005798:	4b09      	ldr	r3, [pc, #36]	; (80057c0 <RCC_APB1PeriphResetCmd+0x3c>)
 800579a:	6a1a      	ldr	r2, [r3, #32]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4313      	orrs	r3, r2
 80057a0:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80057a2:	e006      	b.n	80057b2 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80057a4:	4906      	ldr	r1, [pc, #24]	; (80057c0 <RCC_APB1PeriphResetCmd+0x3c>)
 80057a6:	4b06      	ldr	r3, [pc, #24]	; (80057c0 <RCC_APB1PeriphResetCmd+0x3c>)
 80057a8:	6a1a      	ldr	r2, [r3, #32]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	43db      	mvns	r3, r3
 80057ae:	4013      	ands	r3, r2
 80057b0:	620b      	str	r3, [r1, #32]
  }
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	40023800 	.word	0x40023800

080057c4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80057ce:	2300      	movs	r3, #0
 80057d0:	617b      	str	r3, [r7, #20]
 80057d2:	2300      	movs	r3, #0
 80057d4:	613b      	str	r3, [r7, #16]
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
 80057de:	e076      	b.n	80058ce <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80057e0:	2201      	movs	r2, #1
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	4013      	ands	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d165      	bne.n	80058c8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	2103      	movs	r1, #3
 8005806:	fa01 f303 	lsl.w	r3, r1, r3
 800580a:	43db      	mvns	r3, r3
 800580c:	401a      	ands	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	791b      	ldrb	r3, [r3, #4]
 800581a:	4619      	mov	r1, r3
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	fa01 f303 	lsl.w	r3, r1, r3
 8005824:	431a      	orrs	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	791b      	ldrb	r3, [r3, #4]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d003      	beq.n	800583a <GPIO_Init+0x76>
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	791b      	ldrb	r3, [r3, #4]
 8005836:	2b02      	cmp	r3, #2
 8005838:	d12e      	bne.n	8005898 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689a      	ldr	r2, [r3, #8]
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	2103      	movs	r1, #3
 8005844:	fa01 f303 	lsl.w	r3, r1, r3
 8005848:	43db      	mvns	r3, r3
 800584a:	401a      	ands	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	795b      	ldrb	r3, [r3, #5]
 8005858:	4619      	mov	r1, r3
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	fa01 f303 	lsl.w	r3, r1, r3
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	b29b      	uxth	r3, r3
 8005870:	2101      	movs	r1, #1
 8005872:	fa01 f303 	lsl.w	r3, r1, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	401a      	ands	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	799b      	ldrb	r3, [r3, #6]
 8005886:	4619      	mov	r1, r3
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	b29b      	uxth	r3, r3
 800588c:	fa01 f303 	lsl.w	r3, r1, r3
 8005890:	b29b      	uxth	r3, r3
 8005892:	431a      	orrs	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	005b      	lsls	r3, r3, #1
 80058a2:	2103      	movs	r1, #3
 80058a4:	fa01 f303 	lsl.w	r3, r1, r3
 80058a8:	43db      	mvns	r3, r3
 80058aa:	401a      	ands	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	79db      	ldrb	r3, [r3, #7]
 80058b8:	4619      	mov	r1, r3
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	fa01 f303 	lsl.w	r3, r1, r3
 80058c2:	431a      	orrs	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	3301      	adds	r3, #1
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b0f      	cmp	r3, #15
 80058d2:	d985      	bls.n	80057e0 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80058d4:	bf00      	nop
 80058d6:	371c      	adds	r7, #28
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	887a      	ldrh	r2, [r7, #2]
 80058f0:	831a      	strh	r2, [r3, #24]
}
 80058f2:	bf00      	nop
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop

08005900 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	460b      	mov	r3, r1
 800590a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	887a      	ldrh	r2, [r7, #2]
 8005910:	835a      	strh	r2, [r3, #26]
}
 8005912:	bf00      	nop
 8005914:	370c      	adds	r7, #12
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop

08005920 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	460b      	mov	r3, r1
 800592a:	807b      	strh	r3, [r7, #2]
 800592c:	4613      	mov	r3, r2
 800592e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8005930:	2300      	movs	r3, #0
 8005932:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8005934:	2300      	movs	r3, #0
 8005936:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8005938:	787a      	ldrb	r2, [r7, #1]
 800593a:	887b      	ldrh	r3, [r7, #2]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	fa02 f303 	lsl.w	r3, r2, r3
 8005946:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8005948:	887b      	ldrh	r3, [r7, #2]
 800594a:	08db      	lsrs	r3, r3, #3
 800594c:	b29b      	uxth	r3, r3
 800594e:	4618      	mov	r0, r3
 8005950:	887b      	ldrh	r3, [r7, #2]
 8005952:	08db      	lsrs	r3, r3, #3
 8005954:	b29b      	uxth	r3, r3
 8005956:	461a      	mov	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3208      	adds	r2, #8
 800595c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005960:	887b      	ldrh	r3, [r7, #2]
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	210f      	movs	r1, #15
 800596a:	fa01 f303 	lsl.w	r3, r1, r3
 800596e:	43db      	mvns	r3, r3
 8005970:	ea02 0103 	and.w	r1, r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f100 0208 	add.w	r2, r0, #8
 800597a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800597e:	887b      	ldrh	r3, [r7, #2]
 8005980:	08db      	lsrs	r3, r3, #3
 8005982:	b29b      	uxth	r3, r3
 8005984:	461a      	mov	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	3208      	adds	r2, #8
 800598a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8005994:	887b      	ldrh	r3, [r7, #2]
 8005996:	08db      	lsrs	r3, r3, #3
 8005998:	b29b      	uxth	r3, r3
 800599a:	461a      	mov	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3208      	adds	r2, #8
 80059a0:	68b9      	ldr	r1, [r7, #8]
 80059a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80059a6:	bf00      	nop
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop

080059b4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80059bc:	4a04      	ldr	r2, [pc, #16]	; (80059d0 <EXTI_ClearITPendingBit+0x1c>)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6153      	str	r3, [r2, #20]
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40013c00 	.word	0x40013c00

080059d4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b085      	sub	sp, #20
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4b25      	ldr	r3, [pc, #148]	; (8005a80 <DMA_Init+0xac>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80059fe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8005a0a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8005a16:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8005a22:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0307 	bic.w	r3, r3, #7
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	691a      	ldr	r2, [r3, #16]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	60da      	str	r2, [r3, #12]
}
 8005a72:	bf00      	nop
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	f01c803f 	.word	0xf01c803f

08005a84 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005a90:	78fb      	ldrb	r3, [r7, #3]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d006      	beq.n	8005aa4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f043 0201 	orr.w	r2, r3, #1
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8005aa2:	e005      	b.n	8005ab0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f023 0201 	bic.w	r2, r3, #1
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	601a      	str	r2, [r3, #0]
  }
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d002      	beq.n	8005ada <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	73fb      	strb	r3, [r7, #15]
 8005ad8:	e001      	b.n	8005ade <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8005ada:	2300      	movs	r3, #0
 8005adc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8005af6:	2300      	movs	r3, #0
 8005af8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8005afa:	2300      	movs	r3, #0
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a15      	ldr	r2, [pc, #84]	; (8005b58 <DMA_GetFlagStatus+0x6c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d802      	bhi.n	8005b0c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8005b06:	4b15      	ldr	r3, [pc, #84]	; (8005b5c <DMA_GetFlagStatus+0x70>)
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	e001      	b.n	8005b10 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8005b0c:	4b14      	ldr	r3, [pc, #80]	; (8005b60 <DMA_GetFlagStatus+0x74>)
 8005b0e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	e002      	b.n	8005b28 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8005b2e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	75fb      	strb	r3, [r7, #23]
 8005b42:	e001      	b.n	8005b48 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8005b44:	2300      	movs	r3, #0
 8005b46:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8005b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	371c      	adds	r7, #28
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	4002640f 	.word	0x4002640f
 8005b5c:	40026000 	.word	0x40026000
 8005b60:	40026400 	.word	0x40026400

08005b64 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a10      	ldr	r2, [pc, #64]	; (8005bb4 <DMA_ClearFlag+0x50>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d802      	bhi.n	8005b7c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8005b76:	4b10      	ldr	r3, [pc, #64]	; (8005bb8 <DMA_ClearFlag+0x54>)
 8005b78:	60fb      	str	r3, [r7, #12]
 8005b7a:	e001      	b.n	8005b80 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8005b7c:	4b0f      	ldr	r3, [pc, #60]	; (8005bbc <DMA_ClearFlag+0x58>)
 8005b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d007      	beq.n	8005b9a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8005b90:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8005b98:	e006      	b.n	8005ba8 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8005ba0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	6093      	str	r3, [r2, #8]
  }    
}
 8005ba8:	bf00      	nop
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr
 8005bb4:	4002640f 	.word	0x4002640f
 8005bb8:	40026000 	.word	0x40026000
 8005bbc:	40026400 	.word	0x40026400

08005bc0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8005bd0:	4b08      	ldr	r3, [pc, #32]	; (8005bf4 <DAC_SetChannel1Data+0x34>)
 8005bd2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4413      	add	r3, r2
 8005bda:	3308      	adds	r3, #8
 8005bdc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	461a      	mov	r2, r3
 8005be2:	887b      	ldrh	r3, [r7, #2]
 8005be4:	6013      	str	r3, [r2, #0]
}
 8005be6:	bf00      	nop
 8005be8:	3714      	adds	r7, #20
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40007400 	.word	0x40007400

08005bf8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8005c00:	4a06      	ldr	r2, [pc, #24]	; (8005c1c <NVIC_PriorityGroupConfig+0x24>)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c0c:	60d3      	str	r3, [r2, #12]
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	e000ed00 	.word	0xe000ed00

08005c20 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	73fb      	strb	r3, [r7, #15]
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	73bb      	strb	r3, [r7, #14]
 8005c30:	230f      	movs	r3, #15
 8005c32:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	78db      	ldrb	r3, [r3, #3]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d038      	beq.n	8005cae <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8005c3c:	4b27      	ldr	r3, [pc, #156]	; (8005cdc <NVIC_Init+0xbc>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	43db      	mvns	r3, r3
 8005c42:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005c46:	0a1b      	lsrs	r3, r3, #8
 8005c48:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8005c4a:	7bfb      	ldrb	r3, [r7, #15]
 8005c4c:	f1c3 0304 	rsb	r3, r3, #4
 8005c50:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8005c52:	7b7a      	ldrb	r2, [r7, #13]
 8005c54:	7bfb      	ldrb	r3, [r7, #15]
 8005c56:	fa42 f303 	asr.w	r3, r2, r3
 8005c5a:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	785b      	ldrb	r3, [r3, #1]
 8005c60:	461a      	mov	r2, r3
 8005c62:	7bbb      	ldrb	r3, [r7, #14]
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	789a      	ldrb	r2, [r3, #2]
 8005c6e:	7b7b      	ldrb	r3, [r7, #13]
 8005c70:	4013      	ands	r3, r2
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8005c80:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <NVIC_Init+0xc0>)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	781b      	ldrb	r3, [r3, #0]
 8005c86:	4413      	add	r3, r2
 8005c88:	7bfa      	ldrb	r2, [r7, #15]
 8005c8a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005c8e:	4a14      	ldr	r2, [pc, #80]	; (8005ce0 <NVIC_Init+0xc0>)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	095b      	lsrs	r3, r3, #5
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	f003 031f 	and.w	r3, r3, #31
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005ca8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8005cac:	e00f      	b.n	8005cce <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005cae:	490c      	ldr	r1, [pc, #48]	; (8005ce0 <NVIC_Init+0xc0>)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	095b      	lsrs	r3, r3, #5
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	f003 031f 	and.w	r3, r3, #31
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005cc6:	f100 0320 	add.w	r3, r0, #32
 8005cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8005cce:	bf00      	nop
 8005cd0:	3714      	adds	r7, #20
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	e000ed00 	.word	0xe000ed00
 8005ce0:	e000e100 	.word	0xe000e100

08005ce4 <__cxa_pure_virtual>:
 8005ce4:	b508      	push	{r3, lr}
 8005ce6:	f000 f80d 	bl	8005d04 <_ZSt9terminatev>

08005cea <_ZN10__cxxabiv111__terminateEPFvvE>:
 8005cea:	b508      	push	{r3, lr}
 8005cec:	4780      	blx	r0
 8005cee:	f000 f80e 	bl	8005d0e <abort>
	...

08005cf4 <_ZSt13get_terminatev>:
 8005cf4:	4b02      	ldr	r3, [pc, #8]	; (8005d00 <_ZSt13get_terminatev+0xc>)
 8005cf6:	6818      	ldr	r0, [r3, #0]
 8005cf8:	f3bf 8f5f 	dmb	sy
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	20000134 	.word	0x20000134

08005d04 <_ZSt9terminatev>:
 8005d04:	b508      	push	{r3, lr}
 8005d06:	f7ff fff5 	bl	8005cf4 <_ZSt13get_terminatev>
 8005d0a:	f7ff ffee 	bl	8005cea <_ZN10__cxxabiv111__terminateEPFvvE>

08005d0e <abort>:
 8005d0e:	b508      	push	{r3, lr}
 8005d10:	2006      	movs	r0, #6
 8005d12:	f000 f853 	bl	8005dbc <raise>
 8005d16:	2001      	movs	r0, #1
 8005d18:	f000 f87c 	bl	8005e14 <_exit>

08005d1c <__libc_init_array>:
 8005d1c:	b570      	push	{r4, r5, r6, lr}
 8005d1e:	4b0e      	ldr	r3, [pc, #56]	; (8005d58 <__libc_init_array+0x3c>)
 8005d20:	4c0e      	ldr	r4, [pc, #56]	; (8005d5c <__libc_init_array+0x40>)
 8005d22:	1ae4      	subs	r4, r4, r3
 8005d24:	10a4      	asrs	r4, r4, #2
 8005d26:	2500      	movs	r5, #0
 8005d28:	461e      	mov	r6, r3
 8005d2a:	42a5      	cmp	r5, r4
 8005d2c:	d004      	beq.n	8005d38 <__libc_init_array+0x1c>
 8005d2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d32:	4798      	blx	r3
 8005d34:	3501      	adds	r5, #1
 8005d36:	e7f8      	b.n	8005d2a <__libc_init_array+0xe>
 8005d38:	f000 f86e 	bl	8005e18 <_init>
 8005d3c:	4c08      	ldr	r4, [pc, #32]	; (8005d60 <__libc_init_array+0x44>)
 8005d3e:	4b09      	ldr	r3, [pc, #36]	; (8005d64 <__libc_init_array+0x48>)
 8005d40:	1ae4      	subs	r4, r4, r3
 8005d42:	10a4      	asrs	r4, r4, #2
 8005d44:	2500      	movs	r5, #0
 8005d46:	461e      	mov	r6, r3
 8005d48:	42a5      	cmp	r5, r4
 8005d4a:	d004      	beq.n	8005d56 <__libc_init_array+0x3a>
 8005d4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d50:	4798      	blx	r3
 8005d52:	3501      	adds	r5, #1
 8005d54:	e7f8      	b.n	8005d48 <__libc_init_array+0x2c>
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
 8005d58:	08005f14 	.word	0x08005f14
 8005d5c:	08005f14 	.word	0x08005f14
 8005d60:	08005f18 	.word	0x08005f18
 8005d64:	08005f14 	.word	0x08005f14

08005d68 <_raise_r>:
 8005d68:	291f      	cmp	r1, #31
 8005d6a:	b538      	push	{r3, r4, r5, lr}
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	460d      	mov	r5, r1
 8005d70:	d904      	bls.n	8005d7c <_raise_r+0x14>
 8005d72:	2316      	movs	r3, #22
 8005d74:	6003      	str	r3, [r0, #0]
 8005d76:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7a:	bd38      	pop	{r3, r4, r5, pc}
 8005d7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005d7e:	b112      	cbz	r2, 8005d86 <_raise_r+0x1e>
 8005d80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d84:	b94b      	cbnz	r3, 8005d9a <_raise_r+0x32>
 8005d86:	4620      	mov	r0, r4
 8005d88:	f000 f832 	bl	8005df0 <_getpid_r>
 8005d8c:	462a      	mov	r2, r5
 8005d8e:	4601      	mov	r1, r0
 8005d90:	4620      	mov	r0, r4
 8005d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d96:	f000 b819 	b.w	8005dcc <_kill_r>
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d00c      	beq.n	8005db8 <_raise_r+0x50>
 8005d9e:	1c59      	adds	r1, r3, #1
 8005da0:	d103      	bne.n	8005daa <_raise_r+0x42>
 8005da2:	2316      	movs	r3, #22
 8005da4:	6003      	str	r3, [r0, #0]
 8005da6:	2001      	movs	r0, #1
 8005da8:	bd38      	pop	{r3, r4, r5, pc}
 8005daa:	2400      	movs	r4, #0
 8005dac:	4628      	mov	r0, r5
 8005dae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005db2:	4798      	blx	r3
 8005db4:	4620      	mov	r0, r4
 8005db6:	bd38      	pop	{r3, r4, r5, pc}
 8005db8:	2000      	movs	r0, #0
 8005dba:	bd38      	pop	{r3, r4, r5, pc}

08005dbc <raise>:
 8005dbc:	4b02      	ldr	r3, [pc, #8]	; (8005dc8 <raise+0xc>)
 8005dbe:	4601      	mov	r1, r0
 8005dc0:	6818      	ldr	r0, [r3, #0]
 8005dc2:	f7ff bfd1 	b.w	8005d68 <_raise_r>
 8005dc6:	bf00      	nop
 8005dc8:	20000198 	.word	0x20000198

08005dcc <_kill_r>:
 8005dcc:	b538      	push	{r3, r4, r5, lr}
 8005dce:	4c07      	ldr	r4, [pc, #28]	; (8005dec <_kill_r+0x20>)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	4605      	mov	r5, r0
 8005dd4:	4608      	mov	r0, r1
 8005dd6:	4611      	mov	r1, r2
 8005dd8:	6023      	str	r3, [r4, #0]
 8005dda:	f000 f813 	bl	8005e04 <_kill>
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	d102      	bne.n	8005de8 <_kill_r+0x1c>
 8005de2:	6823      	ldr	r3, [r4, #0]
 8005de4:	b103      	cbz	r3, 8005de8 <_kill_r+0x1c>
 8005de6:	602b      	str	r3, [r5, #0]
 8005de8:	bd38      	pop	{r3, r4, r5, pc}
 8005dea:	bf00      	nop
 8005dec:	200011ac 	.word	0x200011ac

08005df0 <_getpid_r>:
 8005df0:	f000 b800 	b.w	8005df4 <_getpid>

08005df4 <_getpid>:
 8005df4:	4b02      	ldr	r3, [pc, #8]	; (8005e00 <_getpid+0xc>)
 8005df6:	2258      	movs	r2, #88	; 0x58
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfe:	4770      	bx	lr
 8005e00:	200011ac 	.word	0x200011ac

08005e04 <_kill>:
 8005e04:	4b02      	ldr	r3, [pc, #8]	; (8005e10 <_kill+0xc>)
 8005e06:	2258      	movs	r2, #88	; 0x58
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0e:	4770      	bx	lr
 8005e10:	200011ac 	.word	0x200011ac

08005e14 <_exit>:
 8005e14:	e7fe      	b.n	8005e14 <_exit>
	...

08005e18 <_init>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	bf00      	nop
 8005e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e1e:	bc08      	pop	{r3}
 8005e20:	469e      	mov	lr, r3
 8005e22:	4770      	bx	lr

08005e24 <_fini>:
 8005e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e26:	bf00      	nop
 8005e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e2a:	bc08      	pop	{r3}
 8005e2c:	469e      	mov	lr, r3
 8005e2e:	4770      	bx	lr
