.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ISR_1 */
.set ISR_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_1__INTC_MASK, 0x10000
.set ISR_1__INTC_NUMBER, 16
.set ISR_1__INTC_PRIOR_MASK, 0xC0
.set ISR_1__INTC_PRIOR_NUM, 3
.set ISR_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ISR_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_1_cy_m0s8_tcpwm_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_B00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_A00

/* Timer_1_cy_m0s8_tcpwm_1 */
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PIEZO_PIN */
.set PIEZO_PIN__0__DM__MASK, 0x7000
.set PIEZO_PIN__0__DM__SHIFT, 12
.set PIEZO_PIN__0__DR, CYREG_PRT0_DR
.set PIEZO_PIN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PIEZO_PIN__0__HSIOM_MASK, 0x000F0000
.set PIEZO_PIN__0__HSIOM_SHIFT, 16
.set PIEZO_PIN__0__INTCFG, CYREG_PRT0_INTCFG
.set PIEZO_PIN__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PIEZO_PIN__0__MASK, 0x10
.set PIEZO_PIN__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PIEZO_PIN__0__OUT_SEL_SHIFT, 8
.set PIEZO_PIN__0__OUT_SEL_VAL, 0
.set PIEZO_PIN__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIEZO_PIN__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIEZO_PIN__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIEZO_PIN__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIEZO_PIN__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIEZO_PIN__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIEZO_PIN__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIEZO_PIN__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIEZO_PIN__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIEZO_PIN__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIEZO_PIN__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIEZO_PIN__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIEZO_PIN__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIEZO_PIN__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIEZO_PIN__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIEZO_PIN__0__PC, CYREG_PRT0_PC
.set PIEZO_PIN__0__PC2, CYREG_PRT0_PC2
.set PIEZO_PIN__0__PORT, 0
.set PIEZO_PIN__0__PS, CYREG_PRT0_PS
.set PIEZO_PIN__0__SHIFT, 4
.set PIEZO_PIN__DR, CYREG_PRT0_DR
.set PIEZO_PIN__INTCFG, CYREG_PRT0_INTCFG
.set PIEZO_PIN__INTSTAT, CYREG_PRT0_INTSTAT
.set PIEZO_PIN__MASK, 0x10
.set PIEZO_PIN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PIEZO_PIN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PIEZO_PIN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PIEZO_PIN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PIEZO_PIN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PIEZO_PIN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PIEZO_PIN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PIEZO_PIN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PIEZO_PIN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PIEZO_PIN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PIEZO_PIN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PIEZO_PIN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PIEZO_PIN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PIEZO_PIN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PIEZO_PIN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PIEZO_PIN__PC, CYREG_PRT0_PC
.set PIEZO_PIN__PC2, CYREG_PRT0_PC2
.set PIEZO_PIN__PORT, 0
.set PIEZO_PIN__PS, CYREG_PRT0_PS
.set PIEZO_PIN__SHIFT, 4

/* TRIGGER_TIMER */
.set TRIGGER_TIMER__0__DM__MASK, 0x07
.set TRIGGER_TIMER__0__DM__SHIFT, 0
.set TRIGGER_TIMER__0__DR, CYREG_PRT0_DR
.set TRIGGER_TIMER__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TRIGGER_TIMER__0__HSIOM_MASK, 0x0000000F
.set TRIGGER_TIMER__0__HSIOM_SHIFT, 0
.set TRIGGER_TIMER__0__INTCFG, CYREG_PRT0_INTCFG
.set TRIGGER_TIMER__0__INTSTAT, CYREG_PRT0_INTSTAT
.set TRIGGER_TIMER__0__MASK, 0x01
.set TRIGGER_TIMER__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TRIGGER_TIMER__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TRIGGER_TIMER__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TRIGGER_TIMER__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TRIGGER_TIMER__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TRIGGER_TIMER__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TRIGGER_TIMER__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TRIGGER_TIMER__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TRIGGER_TIMER__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TRIGGER_TIMER__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TRIGGER_TIMER__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TRIGGER_TIMER__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TRIGGER_TIMER__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TRIGGER_TIMER__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TRIGGER_TIMER__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TRIGGER_TIMER__0__PC, CYREG_PRT0_PC
.set TRIGGER_TIMER__0__PC2, CYREG_PRT0_PC2
.set TRIGGER_TIMER__0__PORT, 0
.set TRIGGER_TIMER__0__PS, CYREG_PRT0_PS
.set TRIGGER_TIMER__0__SHIFT, 0
.set TRIGGER_TIMER__DR, CYREG_PRT0_DR
.set TRIGGER_TIMER__INTCFG, CYREG_PRT0_INTCFG
.set TRIGGER_TIMER__INTSTAT, CYREG_PRT0_INTSTAT
.set TRIGGER_TIMER__MASK, 0x01
.set TRIGGER_TIMER__PA__CFG0, CYREG_UDB_PA0_CFG0
.set TRIGGER_TIMER__PA__CFG1, CYREG_UDB_PA0_CFG1
.set TRIGGER_TIMER__PA__CFG10, CYREG_UDB_PA0_CFG10
.set TRIGGER_TIMER__PA__CFG11, CYREG_UDB_PA0_CFG11
.set TRIGGER_TIMER__PA__CFG12, CYREG_UDB_PA0_CFG12
.set TRIGGER_TIMER__PA__CFG13, CYREG_UDB_PA0_CFG13
.set TRIGGER_TIMER__PA__CFG14, CYREG_UDB_PA0_CFG14
.set TRIGGER_TIMER__PA__CFG2, CYREG_UDB_PA0_CFG2
.set TRIGGER_TIMER__PA__CFG3, CYREG_UDB_PA0_CFG3
.set TRIGGER_TIMER__PA__CFG4, CYREG_UDB_PA0_CFG4
.set TRIGGER_TIMER__PA__CFG5, CYREG_UDB_PA0_CFG5
.set TRIGGER_TIMER__PA__CFG6, CYREG_UDB_PA0_CFG6
.set TRIGGER_TIMER__PA__CFG7, CYREG_UDB_PA0_CFG7
.set TRIGGER_TIMER__PA__CFG8, CYREG_UDB_PA0_CFG8
.set TRIGGER_TIMER__PA__CFG9, CYREG_UDB_PA0_CFG9
.set TRIGGER_TIMER__PC, CYREG_PRT0_PC
.set TRIGGER_TIMER__PC2, CYREG_PRT0_PC2
.set TRIGGER_TIMER__PORT, 0
.set TRIGGER_TIMER__PS, CYREG_PRT0_PS
.set TRIGGER_TIMER__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
