
HOST_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000df8c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040df8c  0040df8c  0001df8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20000000  0040df94  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0001cc88  20000a00  0040ea00  00020a00  2**8
                  ALLOC
  4 .stack        00003000  2001d688  0042b688  00020a00  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001aa73  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004a10  00000000  00000000  0003b4ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000c924  00000000  00000000  0003febe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000017a0  00000000  00000000  0004c7e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001600  00000000  00000000  0004df82  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001eb6e  00000000  00000000  0004f582  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001cef8  00000000  00000000  0006e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005f252  00000000  00000000  0008afe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006c14  00000000  00000000  000ea23c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20020688 	.word	0x20020688
  400004:	00408e99 	.word	0x00408e99
  400008:	00408f69 	.word	0x00408f69
  40000c:	00408f69 	.word	0x00408f69
  400010:	00408f69 	.word	0x00408f69
  400014:	00408f69 	.word	0x00408f69
  400018:	00408f69 	.word	0x00408f69
	...
  40002c:	00401905 	.word	0x00401905
  400030:	00408f69 	.word	0x00408f69
  400034:	00000000 	.word	0x00000000
  400038:	00401a15 	.word	0x00401a15
  40003c:	00409881 	.word	0x00409881
  400040:	00408f69 	.word	0x00408f69
  400044:	00408f69 	.word	0x00408f69
  400048:	00408f69 	.word	0x00408f69
  40004c:	00408f69 	.word	0x00408f69
  400050:	00408f69 	.word	0x00408f69
  400054:	00408f69 	.word	0x00408f69
  400058:	00408f69 	.word	0x00408f69
  40005c:	0040a061 	.word	0x0040a061
  400060:	0040084d 	.word	0x0040084d
  400064:	00408f69 	.word	0x00408f69
  400068:	00000000 	.word	0x00000000
  40006c:	004067c1 	.word	0x004067c1
  400070:	004067d9 	.word	0x004067d9
  400074:	00408f69 	.word	0x00408f69
  400078:	00408f69 	.word	0x00408f69
  40007c:	00408f69 	.word	0x00408f69
  400080:	00408f69 	.word	0x00408f69
  400084:	00408f69 	.word	0x00408f69
  400088:	00408f69 	.word	0x00408f69
  40008c:	00409c4d 	.word	0x00409c4d
  400090:	00408f69 	.word	0x00408f69
  400094:	00408f69 	.word	0x00408f69
  400098:	00408f69 	.word	0x00408f69
  40009c:	00408f69 	.word	0x00408f69
  4000a0:	00408f69 	.word	0x00408f69
  4000a4:	00408f69 	.word	0x00408f69
  4000a8:	00408f69 	.word	0x00408f69
  4000ac:	00408f69 	.word	0x00408f69
  4000b0:	00408f69 	.word	0x00408f69
  4000b4:	00408f69 	.word	0x00408f69
  4000b8:	00408f69 	.word	0x00408f69
	...
  4000fc:	00407e11 	.word	0x00407e11
  400100:	00408f69 	.word	0x00408f69
  400104:	00408f69 	.word	0x00408f69
	...

00400148 <__do_global_dtors_aux>:
  400148:	b510      	push	{r4, lr}
  40014a:	4c05      	ldr	r4, [pc, #20]	; (400160 <__do_global_dtors_aux+0x18>)
  40014c:	7823      	ldrb	r3, [r4, #0]
  40014e:	b933      	cbnz	r3, 40015e <__do_global_dtors_aux+0x16>
  400150:	4b04      	ldr	r3, [pc, #16]	; (400164 <__do_global_dtors_aux+0x1c>)
  400152:	b113      	cbz	r3, 40015a <__do_global_dtors_aux+0x12>
  400154:	4804      	ldr	r0, [pc, #16]	; (400168 <__do_global_dtors_aux+0x20>)
  400156:	f3af 8000 	nop.w
  40015a:	2301      	movs	r3, #1
  40015c:	7023      	strb	r3, [r4, #0]
  40015e:	bd10      	pop	{r4, pc}
  400160:	20000a00 	.word	0x20000a00
  400164:	00000000 	.word	0x00000000
  400168:	0040df94 	.word	0x0040df94

0040016c <frame_dummy>:
  40016c:	4b08      	ldr	r3, [pc, #32]	; (400190 <frame_dummy+0x24>)
  40016e:	b510      	push	{r4, lr}
  400170:	b11b      	cbz	r3, 40017a <frame_dummy+0xe>
  400172:	4908      	ldr	r1, [pc, #32]	; (400194 <frame_dummy+0x28>)
  400174:	4808      	ldr	r0, [pc, #32]	; (400198 <frame_dummy+0x2c>)
  400176:	f3af 8000 	nop.w
  40017a:	4808      	ldr	r0, [pc, #32]	; (40019c <frame_dummy+0x30>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b903      	cbnz	r3, 400182 <frame_dummy+0x16>
  400180:	bd10      	pop	{r4, pc}
  400182:	4b07      	ldr	r3, [pc, #28]	; (4001a0 <frame_dummy+0x34>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0fb      	beq.n	400180 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	bf00      	nop
  400190:	00000000 	.word	0x00000000
  400194:	20000a04 	.word	0x20000a04
  400198:	0040df94 	.word	0x0040df94
  40019c:	0040df94 	.word	0x0040df94
  4001a0:	00000000 	.word	0x00000000

004001a4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4001a4:	b480      	push	{r7}
  4001a6:	b083      	sub	sp, #12
  4001a8:	af00      	add	r7, sp, #0
  4001aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	2b07      	cmp	r3, #7
  4001b0:	d825      	bhi.n	4001fe <osc_get_rate+0x5a>
  4001b2:	a201      	add	r2, pc, #4	; (adr r2, 4001b8 <osc_get_rate+0x14>)
  4001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001df 	.word	0x004001df
  4001c0:	004001e5 	.word	0x004001e5
  4001c4:	004001eb 	.word	0x004001eb
  4001c8:	004001ef 	.word	0x004001ef
  4001cc:	004001f3 	.word	0x004001f3
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001fb 	.word	0x004001fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001dc:	e010      	b.n	400200 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001e2:	e00d      	b.n	400200 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001e8:	e00a      	b.n	400200 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001ea:	4b08      	ldr	r3, [pc, #32]	; (40020c <osc_get_rate+0x68>)
  4001ec:	e008      	b.n	400200 <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  4001ee:	4b08      	ldr	r3, [pc, #32]	; (400210 <osc_get_rate+0x6c>)
  4001f0:	e006      	b.n	400200 <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  4001f2:	4b08      	ldr	r3, [pc, #32]	; (400214 <osc_get_rate+0x70>)
  4001f4:	e004      	b.n	400200 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001f6:	2300      	movs	r3, #0
  4001f8:	e002      	b.n	400200 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4001fa:	2300      	movs	r3, #0
  4001fc:	e000      	b.n	400200 <osc_get_rate+0x5c>
#endif
	}

	return 0;
  4001fe:	2300      	movs	r3, #0
}
  400200:	4618      	mov	r0, r3
  400202:	370c      	adds	r7, #12
  400204:	46bd      	mov	sp, r7
  400206:	f85d 7b04 	ldr.w	r7, [sp], #4
  40020a:	4770      	bx	lr
  40020c:	007a1200 	.word	0x007a1200
  400210:	00f42400 	.word	0x00f42400
  400214:	016e3600 	.word	0x016e3600

00400218 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400218:	b580      	push	{r7, lr}
  40021a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40021c:	2001      	movs	r0, #1
  40021e:	4b04      	ldr	r3, [pc, #16]	; (400230 <sysclk_get_main_hz+0x18>)
  400220:	4798      	blx	r3
  400222:	4602      	mov	r2, r0
  400224:	f640 3372 	movw	r3, #2930	; 0xb72
  400228:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40022c:	4618      	mov	r0, r3
  40022e:	bd80      	pop	{r7, pc}
  400230:	004001a5 	.word	0x004001a5

00400234 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400234:	b580      	push	{r7, lr}
  400236:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400238:	4b02      	ldr	r3, [pc, #8]	; (400244 <sysclk_get_cpu_hz+0x10>)
  40023a:	4798      	blx	r3
  40023c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40023e:	4618      	mov	r0, r3
  400240:	bd80      	pop	{r7, pc}
  400242:	bf00      	nop
  400244:	00400219 	.word	0x00400219

00400248 <configure_timer_for_run_time_stats>:
static uint32_t clocks_per_10th_ms = 0UL;

/*-----------------------------------------------------------*/

void configure_timer_for_run_time_stats(void)
{
  400248:	b580      	push	{r7, lr}
  40024a:	af00      	add	r7, sp, #0
	/* How many clocks are there per tenth of a millisecond? */
	clocks_per_10th_ms = configCPU_CLOCK_HZ / 10000UL;
  40024c:	4b05      	ldr	r3, [pc, #20]	; (400264 <configure_timer_for_run_time_stats+0x1c>)
  40024e:	4798      	blx	r3
  400250:	4602      	mov	r2, r0
  400252:	4b05      	ldr	r3, [pc, #20]	; (400268 <configure_timer_for_run_time_stats+0x20>)
  400254:	fba3 2302 	umull	r2, r3, r3, r2
  400258:	0b5b      	lsrs	r3, r3, #13
  40025a:	4a04      	ldr	r2, [pc, #16]	; (40026c <configure_timer_for_run_time_stats+0x24>)
  40025c:	6013      	str	r3, [r2, #0]
}
  40025e:	bf00      	nop
  400260:	bd80      	pop	{r7, pc}
  400262:	bf00      	nop
  400264:	00400235 	.word	0x00400235
  400268:	d1b71759 	.word	0xd1b71759
  40026c:	20000a1c 	.word	0x20000a1c

00400270 <get_run_time_counter_value>:

/*-----------------------------------------------------------*/

uint32_t get_run_time_counter_value(void)
{
  400270:	b580      	push	{r7, lr}
  400272:	b088      	sub	sp, #32
  400274:	af00      	add	r7, sp, #0
	uint32_t sys_tick_counts, tick_count, ulReturn;
	const uint32_t sys_tick_reload_value
		= (configCPU_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  400276:	4b1e      	ldr	r3, [pc, #120]	; (4002f0 <get_run_time_counter_value+0x80>)
  400278:	4798      	blx	r3
  40027a:	4602      	mov	r2, r0
  40027c:	4b1d      	ldr	r3, [pc, #116]	; (4002f4 <get_run_time_counter_value+0x84>)
  40027e:	fba3 2302 	umull	r2, r3, r3, r2
  400282:	099b      	lsrs	r3, r3, #6
/*-----------------------------------------------------------*/

uint32_t get_run_time_counter_value(void)
{
	uint32_t sys_tick_counts, tick_count, ulReturn;
	const uint32_t sys_tick_reload_value
  400284:	3b01      	subs	r3, #1
  400286:	617b      	str	r3, [r7, #20]
		= (configCPU_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
	volatile uint32_t *const current_sys_tick_count
  400288:	4b1b      	ldr	r3, [pc, #108]	; (4002f8 <get_run_time_counter_value+0x88>)
  40028a:	613b      	str	r3, [r7, #16]
		= ((volatile uint32_t *) 0xe000e018);
	volatile uint32_t *const interrupt_ctrl_statee
  40028c:	4b1b      	ldr	r3, [pc, #108]	; (4002fc <get_run_time_counter_value+0x8c>)
  40028e:	60fb      	str	r3, [r7, #12]
		= ((volatile uint32_t *) 0xe000ed04);
	const uint32_t sys_tick_pending_bit = 0x04000000UL;
  400290:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400294:	60bb      	str	r3, [r7, #8]
	used anyway to keep the examples simple, and to avoid reliance on a
	separate timer peripheral. */

	/* The SysTick is a down counter.  How many clocks have passed since it
	was last reloaded? */
	sys_tick_counts = sys_tick_reload_value - *current_sys_tick_count;
  400296:	693b      	ldr	r3, [r7, #16]
  400298:	681b      	ldr	r3, [r3, #0]
  40029a:	697a      	ldr	r2, [r7, #20]
  40029c:	1ad3      	subs	r3, r2, r3
  40029e:	61fb      	str	r3, [r7, #28]

	/* How many times has it overflowed? */
	tick_count = xTaskGetTickCountFromISR();
  4002a0:	4b17      	ldr	r3, [pc, #92]	; (400300 <get_run_time_counter_value+0x90>)
  4002a2:	4798      	blx	r3
  4002a4:	61b8      	str	r0, [r7, #24]

	/* This is called from the context switch, so will be called from a
	critical section.  xTaskGetTickCountFromISR() contains its own critical
	section, and the ISR safe critical sections are not designed to nest,
	so reset the critical section. */
	ulReturn = portSET_INTERRUPT_MASK_FROM_ISR();
  4002a6:	4b17      	ldr	r3, [pc, #92]	; (400304 <get_run_time_counter_value+0x94>)
  4002a8:	4798      	blx	r3
  4002aa:	6078      	str	r0, [r7, #4]
	(void) ulReturn;

	/* Is there a SysTick interrupt pending? */
	if ((*interrupt_ctrl_statee & sys_tick_pending_bit) != 0UL) {
  4002ac:	68fb      	ldr	r3, [r7, #12]
  4002ae:	681a      	ldr	r2, [r3, #0]
  4002b0:	68bb      	ldr	r3, [r7, #8]
  4002b2:	4013      	ands	r3, r2
  4002b4:	2b00      	cmp	r3, #0
  4002b6:	d007      	beq.n	4002c8 <get_run_time_counter_value+0x58>
		/* There is a SysTick interrupt pending, so the SysTick has overflowed
		but the tick count not yet incremented. */
		tick_count++;
  4002b8:	69bb      	ldr	r3, [r7, #24]
  4002ba:	3301      	adds	r3, #1
  4002bc:	61bb      	str	r3, [r7, #24]

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
				*current_sys_tick_count;
  4002be:	693b      	ldr	r3, [r7, #16]
  4002c0:	681b      	ldr	r3, [r3, #0]
		but the tick count not yet incremented. */
		tick_count++;

		/* Read the SysTick again, as the overflow might have occurred since
		it was read last. */
		sys_tick_counts = sys_tick_reload_value -
  4002c2:	697a      	ldr	r2, [r7, #20]
  4002c4:	1ad3      	subs	r3, r2, r3
  4002c6:	61fb      	str	r3, [r7, #28]
				*current_sys_tick_count;
	}

	/* Convert the tick count into tenths of a millisecond.  THIS ASSUMES
	configTICK_RATE_HZ is 1000! */
	ulReturn = (tick_count * 10UL);
  4002c8:	69ba      	ldr	r2, [r7, #24]
  4002ca:	4613      	mov	r3, r2
  4002cc:	009b      	lsls	r3, r3, #2
  4002ce:	4413      	add	r3, r2
  4002d0:	005b      	lsls	r3, r3, #1
  4002d2:	607b      	str	r3, [r7, #4]

	/* Add on the number of tenths of a millisecond that have passed since
	the tick count last got updated. */
	ulReturn += (sys_tick_counts / clocks_per_10th_ms);
  4002d4:	4b0c      	ldr	r3, [pc, #48]	; (400308 <get_run_time_counter_value+0x98>)
  4002d6:	681b      	ldr	r3, [r3, #0]
  4002d8:	69fa      	ldr	r2, [r7, #28]
  4002da:	fbb2 f3f3 	udiv	r3, r2, r3
  4002de:	687a      	ldr	r2, [r7, #4]
  4002e0:	4413      	add	r3, r2
  4002e2:	607b      	str	r3, [r7, #4]

	return ulReturn;
  4002e4:	687b      	ldr	r3, [r7, #4]
}
  4002e6:	4618      	mov	r0, r3
  4002e8:	3720      	adds	r7, #32
  4002ea:	46bd      	mov	sp, r7
  4002ec:	bd80      	pop	{r7, pc}
  4002ee:	bf00      	nop
  4002f0:	00400235 	.word	0x00400235
  4002f4:	10624dd3 	.word	0x10624dd3
  4002f8:	e000e018 	.word	0xe000e018
  4002fc:	e000ed04 	.word	0xe000ed04
  400300:	00402945 	.word	0x00402945
  400304:	004019f9 	.word	0x004019f9
  400308:	20000a1c 	.word	0x20000a1c

0040030c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40030c:	b480      	push	{r7}
  40030e:	b083      	sub	sp, #12
  400310:	af00      	add	r7, sp, #0
  400312:	4603      	mov	r3, r0
  400314:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400316:	4909      	ldr	r1, [pc, #36]	; (40033c <NVIC_EnableIRQ+0x30>)
  400318:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40031c:	095b      	lsrs	r3, r3, #5
  40031e:	79fa      	ldrb	r2, [r7, #7]
  400320:	f002 021f 	and.w	r2, r2, #31
  400324:	2001      	movs	r0, #1
  400326:	fa00 f202 	lsl.w	r2, r0, r2
  40032a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40032e:	bf00      	nop
  400330:	370c      	adds	r7, #12
  400332:	46bd      	mov	sp, r7
  400334:	f85d 7b04 	ldr.w	r7, [sp], #4
  400338:	4770      	bx	lr
  40033a:	bf00      	nop
  40033c:	e000e100 	.word	0xe000e100

00400340 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400340:	b480      	push	{r7}
  400342:	b083      	sub	sp, #12
  400344:	af00      	add	r7, sp, #0
  400346:	4603      	mov	r3, r0
  400348:	6039      	str	r1, [r7, #0]
  40034a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40034c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400350:	2b00      	cmp	r3, #0
  400352:	da0b      	bge.n	40036c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400354:	490d      	ldr	r1, [pc, #52]	; (40038c <NVIC_SetPriority+0x4c>)
  400356:	79fb      	ldrb	r3, [r7, #7]
  400358:	f003 030f 	and.w	r3, r3, #15
  40035c:	3b04      	subs	r3, #4
  40035e:	683a      	ldr	r2, [r7, #0]
  400360:	b2d2      	uxtb	r2, r2
  400362:	0112      	lsls	r2, r2, #4
  400364:	b2d2      	uxtb	r2, r2
  400366:	440b      	add	r3, r1
  400368:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40036a:	e009      	b.n	400380 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40036c:	4908      	ldr	r1, [pc, #32]	; (400390 <NVIC_SetPriority+0x50>)
  40036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400372:	683a      	ldr	r2, [r7, #0]
  400374:	b2d2      	uxtb	r2, r2
  400376:	0112      	lsls	r2, r2, #4
  400378:	b2d2      	uxtb	r2, r2
  40037a:	440b      	add	r3, r1
  40037c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400380:	bf00      	nop
  400382:	370c      	adds	r7, #12
  400384:	46bd      	mov	sp, r7
  400386:	f85d 7b04 	ldr.w	r7, [sp], #4
  40038a:	4770      	bx	lr
  40038c:	e000ed00 	.word	0xe000ed00
  400390:	e000e100 	.word	0xe000e100

00400394 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400394:	b480      	push	{r7}
  400396:	b083      	sub	sp, #12
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	2b07      	cmp	r3, #7
  4003a0:	d825      	bhi.n	4003ee <osc_get_rate+0x5a>
  4003a2:	a201      	add	r2, pc, #4	; (adr r2, 4003a8 <osc_get_rate+0x14>)
  4003a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003a8:	004003c9 	.word	0x004003c9
  4003ac:	004003cf 	.word	0x004003cf
  4003b0:	004003d5 	.word	0x004003d5
  4003b4:	004003db 	.word	0x004003db
  4003b8:	004003df 	.word	0x004003df
  4003bc:	004003e3 	.word	0x004003e3
  4003c0:	004003e7 	.word	0x004003e7
  4003c4:	004003eb 	.word	0x004003eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4003c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4003cc:	e010      	b.n	4003f0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4003ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003d2:	e00d      	b.n	4003f0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4003d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003d8:	e00a      	b.n	4003f0 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4003da:	4b08      	ldr	r3, [pc, #32]	; (4003fc <osc_get_rate+0x68>)
  4003dc:	e008      	b.n	4003f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  4003de:	4b08      	ldr	r3, [pc, #32]	; (400400 <osc_get_rate+0x6c>)
  4003e0:	e006      	b.n	4003f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  4003e2:	4b08      	ldr	r3, [pc, #32]	; (400404 <osc_get_rate+0x70>)
  4003e4:	e004      	b.n	4003f0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4003e6:	2300      	movs	r3, #0
  4003e8:	e002      	b.n	4003f0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4003ea:	2300      	movs	r3, #0
  4003ec:	e000      	b.n	4003f0 <osc_get_rate+0x5c>
#endif
	}

	return 0;
  4003ee:	2300      	movs	r3, #0
}
  4003f0:	4618      	mov	r0, r3
  4003f2:	370c      	adds	r7, #12
  4003f4:	46bd      	mov	sp, r7
  4003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003fa:	4770      	bx	lr
  4003fc:	007a1200 	.word	0x007a1200
  400400:	00f42400 	.word	0x00f42400
  400404:	016e3600 	.word	0x016e3600

00400408 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400408:	b580      	push	{r7, lr}
  40040a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40040c:	2001      	movs	r0, #1
  40040e:	4b04      	ldr	r3, [pc, #16]	; (400420 <sysclk_get_main_hz+0x18>)
  400410:	4798      	blx	r3
  400412:	4602      	mov	r2, r0
  400414:	f640 3372 	movw	r3, #2930	; 0xb72
  400418:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40041c:	4618      	mov	r0, r3
  40041e:	bd80      	pop	{r7, pc}
  400420:	00400395 	.word	0x00400395

00400424 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400424:	b580      	push	{r7, lr}
  400426:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400428:	4b02      	ldr	r3, [pc, #8]	; (400434 <sysclk_get_cpu_hz+0x10>)
  40042a:	4798      	blx	r3
  40042c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40042e:	4618      	mov	r0, r3
  400430:	bd80      	pop	{r7, pc}
  400432:	bf00      	nop
  400434:	00400409 	.word	0x00400409

00400438 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400438:	b580      	push	{r7, lr}
  40043a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40043c:	4b02      	ldr	r3, [pc, #8]	; (400448 <sysclk_get_peripheral_hz+0x10>)
  40043e:	4798      	blx	r3
  400440:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400442:	4618      	mov	r0, r3
  400444:	bd80      	pop	{r7, pc}
  400446:	bf00      	nop
  400448:	00400409 	.word	0x00400409

0040044c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40044c:	b480      	push	{r7}
  40044e:	b08b      	sub	sp, #44	; 0x2c
  400450:	af00      	add	r7, sp, #0
  400452:	6078      	str	r0, [r7, #4]
  400454:	460b      	mov	r3, r1
  400456:	70fb      	strb	r3, [r7, #3]
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	627b      	str	r3, [r7, #36]	; 0x24
  40045c:	78fb      	ldrb	r3, [r7, #3]
  40045e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400464:	61fb      	str	r3, [r7, #28]
  400466:	69fb      	ldr	r3, [r7, #28]
  400468:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40046a:	69bb      	ldr	r3, [r7, #24]
  40046c:	095b      	lsrs	r3, r3, #5
  40046e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400470:	697b      	ldr	r3, [r7, #20]
  400472:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400476:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40047a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40047c:	613b      	str	r3, [r7, #16]

	if (level) {
  40047e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400482:	2b00      	cmp	r3, #0
  400484:	d009      	beq.n	40049a <ioport_set_pin_level+0x4e>
  400486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400488:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	f003 031f 	and.w	r3, r3, #31
  400490:	2201      	movs	r2, #1
  400492:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400494:	693b      	ldr	r3, [r7, #16]
  400496:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400498:	e008      	b.n	4004ac <ioport_set_pin_level+0x60>
  40049a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40049c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40049e:	68bb      	ldr	r3, [r7, #8]
  4004a0:	f003 031f 	and.w	r3, r3, #31
  4004a4:	2201      	movs	r2, #1
  4004a6:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4004a8:	693b      	ldr	r3, [r7, #16]
  4004aa:	635a      	str	r2, [r3, #52]	; 0x34
  4004ac:	bf00      	nop
  4004ae:	372c      	adds	r7, #44	; 0x2c
  4004b0:	46bd      	mov	sp, r7
  4004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004b6:	4770      	bx	lr

004004b8 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b089      	sub	sp, #36	; 0x24
  4004bc:	af00      	add	r7, sp, #0
  4004be:	6078      	str	r0, [r7, #4]
  4004c0:	687b      	ldr	r3, [r7, #4]
  4004c2:	61fb      	str	r3, [r7, #28]
  4004c4:	69fb      	ldr	r3, [r7, #28]
  4004c6:	61bb      	str	r3, [r7, #24]
  4004c8:	69bb      	ldr	r3, [r7, #24]
  4004ca:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4004cc:	697b      	ldr	r3, [r7, #20]
  4004ce:	095b      	lsrs	r3, r3, #5
  4004d0:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4004d2:	693b      	ldr	r3, [r7, #16]
  4004d4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4004d8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4004dc:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4004de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4004e0:	69fb      	ldr	r3, [r7, #28]
  4004e2:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4004e4:	68fb      	ldr	r3, [r7, #12]
  4004e6:	f003 031f 	and.w	r3, r3, #31
  4004ea:	2101      	movs	r1, #1
  4004ec:	fa01 f303 	lsl.w	r3, r1, r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4004f0:	4013      	ands	r3, r2
  4004f2:	2b00      	cmp	r3, #0
  4004f4:	bf14      	ite	ne
  4004f6:	2301      	movne	r3, #1
  4004f8:	2300      	moveq	r3, #0
  4004fa:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4004fc:	4618      	mov	r0, r3
  4004fe:	3724      	adds	r7, #36	; 0x24
  400500:	46bd      	mov	sp, r7
  400502:	f85d 7b04 	ldr.w	r7, [sp], #4
  400506:	4770      	bx	lr

00400508 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  400508:	b480      	push	{r7}
  40050a:	b08b      	sub	sp, #44	; 0x2c
  40050c:	af00      	add	r7, sp, #0
  40050e:	6078      	str	r0, [r7, #4]
  400510:	687b      	ldr	r3, [r7, #4]
  400512:	627b      	str	r3, [r7, #36]	; 0x24
  400514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400516:	623b      	str	r3, [r7, #32]
  400518:	6a3b      	ldr	r3, [r7, #32]
  40051a:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40051c:	69fb      	ldr	r3, [r7, #28]
  40051e:	095b      	lsrs	r3, r3, #5
  400520:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400522:	69bb      	ldr	r3, [r7, #24]
  400524:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400528:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40052c:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  40052e:	617b      	str	r3, [r7, #20]
  400530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400532:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400534:	693b      	ldr	r3, [r7, #16]
  400536:	f003 031f 	and.w	r3, r3, #31
  40053a:	2201      	movs	r2, #1
  40053c:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  400540:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400542:	697b      	ldr	r3, [r7, #20]
  400544:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  400546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400548:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40054a:	68bb      	ldr	r3, [r7, #8]
  40054c:	f003 031f 	and.w	r3, r3, #31
  400550:	2101      	movs	r1, #1
  400552:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400556:	4013      	ands	r3, r2
  400558:	2b00      	cmp	r3, #0
  40055a:	d003      	beq.n	400564 <ioport_toggle_pin_level+0x5c>
		port->PIO_CODR = mask;
  40055c:	697b      	ldr	r3, [r7, #20]
  40055e:	68fa      	ldr	r2, [r7, #12]
  400560:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
  400562:	e002      	b.n	40056a <ioport_toggle_pin_level+0x62>
	} else {
		port->PIO_SODR = mask;
  400564:	697b      	ldr	r3, [r7, #20]
  400566:	68fa      	ldr	r2, [r7, #12]
  400568:	631a      	str	r2, [r3, #48]	; 0x30
  40056a:	bf00      	nop
  40056c:	372c      	adds	r7, #44	; 0x2c
  40056e:	46bd      	mov	sp, r7
  400570:	f85d 7b04 	ldr.w	r7, [sp], #4
  400574:	4770      	bx	lr
  400576:	bf00      	nop

00400578 <wifi_module_reset>:
volatile int uart_beatheart = 0;
extern uint8_t thermoIndex;
extern uint8_t thermimage[96*46 + 6];

void wifi_module_reset(void)
{
  400578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40057c:	af00      	add	r7, sp, #0
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_level(ESP_PIN_RESET, IOPORT_PIN_LEVEL_LOW);
  40057e:	2100      	movs	r1, #0
  400580:	2021      	movs	r0, #33	; 0x21
  400582:	4b4a      	ldr	r3, [pc, #296]	; (4006ac <wifi_module_reset+0x134>)
  400584:	4798      	blx	r3
	delay_ms(100);
  400586:	4b4a      	ldr	r3, [pc, #296]	; (4006b0 <wifi_module_reset+0x138>)
  400588:	4798      	blx	r3
  40058a:	4603      	mov	r3, r0
  40058c:	4619      	mov	r1, r3
  40058e:	f04f 0200 	mov.w	r2, #0
  400592:	460b      	mov	r3, r1
  400594:	4614      	mov	r4, r2
  400596:	18db      	adds	r3, r3, r3
  400598:	eb44 0404 	adc.w	r4, r4, r4
  40059c:	185b      	adds	r3, r3, r1
  40059e:	eb44 0402 	adc.w	r4, r4, r2
  4005a2:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  4005a6:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  4005aa:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  4005ae:	eb13 030a 	adds.w	r3, r3, sl
  4005b2:	eb44 040b 	adc.w	r4, r4, fp
  4005b6:	185b      	adds	r3, r3, r1
  4005b8:	eb44 0402 	adc.w	r4, r4, r2
  4005bc:	f243 61af 	movw	r1, #13999	; 0x36af
  4005c0:	f04f 0200 	mov.w	r2, #0
  4005c4:	eb13 0a01 	adds.w	sl, r3, r1
  4005c8:	eb44 0b02 	adc.w	fp, r4, r2
  4005cc:	4650      	mov	r0, sl
  4005ce:	4659      	mov	r1, fp
  4005d0:	4c38      	ldr	r4, [pc, #224]	; (4006b4 <wifi_module_reset+0x13c>)
  4005d2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4005d6:	f04f 0300 	mov.w	r3, #0
  4005da:	47a0      	blx	r4
  4005dc:	4603      	mov	r3, r0
  4005de:	460c      	mov	r4, r1
  4005e0:	4618      	mov	r0, r3
  4005e2:	4b35      	ldr	r3, [pc, #212]	; (4006b8 <wifi_module_reset+0x140>)
  4005e4:	4798      	blx	r3
	//ioport_set_pin_level(WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_HIGH);
	delay_ms(100);
  4005e6:	4b32      	ldr	r3, [pc, #200]	; (4006b0 <wifi_module_reset+0x138>)
  4005e8:	4798      	blx	r3
  4005ea:	4603      	mov	r3, r0
  4005ec:	4619      	mov	r1, r3
  4005ee:	f04f 0200 	mov.w	r2, #0
  4005f2:	460b      	mov	r3, r1
  4005f4:	4614      	mov	r4, r2
  4005f6:	18db      	adds	r3, r3, r3
  4005f8:	eb44 0404 	adc.w	r4, r4, r4
  4005fc:	185b      	adds	r3, r3, r1
  4005fe:	eb44 0402 	adc.w	r4, r4, r2
  400602:	ea4f 1944 	mov.w	r9, r4, lsl #5
  400606:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  40060a:	ea4f 1843 	mov.w	r8, r3, lsl #5
  40060e:	eb13 0308 	adds.w	r3, r3, r8
  400612:	eb44 0409 	adc.w	r4, r4, r9
  400616:	185b      	adds	r3, r3, r1
  400618:	eb44 0402 	adc.w	r4, r4, r2
  40061c:	f243 61af 	movw	r1, #13999	; 0x36af
  400620:	f04f 0200 	mov.w	r2, #0
  400624:	eb13 0801 	adds.w	r8, r3, r1
  400628:	eb44 0902 	adc.w	r9, r4, r2
  40062c:	4640      	mov	r0, r8
  40062e:	4649      	mov	r1, r9
  400630:	4c20      	ldr	r4, [pc, #128]	; (4006b4 <wifi_module_reset+0x13c>)
  400632:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400636:	f04f 0300 	mov.w	r3, #0
  40063a:	47a0      	blx	r4
  40063c:	4603      	mov	r3, r0
  40063e:	460c      	mov	r4, r1
  400640:	4618      	mov	r0, r3
  400642:	4b1d      	ldr	r3, [pc, #116]	; (4006b8 <wifi_module_reset+0x140>)
  400644:	4798      	blx	r3
	ioport_set_pin_level(ESP_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
  400646:	2101      	movs	r1, #1
  400648:	2021      	movs	r0, #33	; 0x21
  40064a:	4b18      	ldr	r3, [pc, #96]	; (4006ac <wifi_module_reset+0x134>)
  40064c:	4798      	blx	r3
	delay_ms(100);
  40064e:	4b18      	ldr	r3, [pc, #96]	; (4006b0 <wifi_module_reset+0x138>)
  400650:	4798      	blx	r3
  400652:	4603      	mov	r3, r0
  400654:	4619      	mov	r1, r3
  400656:	f04f 0200 	mov.w	r2, #0
  40065a:	460b      	mov	r3, r1
  40065c:	4614      	mov	r4, r2
  40065e:	18db      	adds	r3, r3, r3
  400660:	eb44 0404 	adc.w	r4, r4, r4
  400664:	185b      	adds	r3, r3, r1
  400666:	eb44 0402 	adc.w	r4, r4, r2
  40066a:	0166      	lsls	r6, r4, #5
  40066c:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  400670:	015d      	lsls	r5, r3, #5
  400672:	195b      	adds	r3, r3, r5
  400674:	eb44 0406 	adc.w	r4, r4, r6
  400678:	185b      	adds	r3, r3, r1
  40067a:	eb44 0402 	adc.w	r4, r4, r2
  40067e:	f243 61af 	movw	r1, #13999	; 0x36af
  400682:	f04f 0200 	mov.w	r2, #0
  400686:	185d      	adds	r5, r3, r1
  400688:	eb44 0602 	adc.w	r6, r4, r2
  40068c:	4628      	mov	r0, r5
  40068e:	4631      	mov	r1, r6
  400690:	4c08      	ldr	r4, [pc, #32]	; (4006b4 <wifi_module_reset+0x13c>)
  400692:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400696:	f04f 0300 	mov.w	r3, #0
  40069a:	47a0      	blx	r4
  40069c:	4603      	mov	r3, r0
  40069e:	460c      	mov	r4, r1
  4006a0:	4618      	mov	r0, r3
  4006a2:	4b05      	ldr	r3, [pc, #20]	; (4006b8 <wifi_module_reset+0x140>)
  4006a4:	4798      	blx	r3
}
  4006a6:	bf00      	nop
  4006a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4006ac:	0040044d 	.word	0x0040044d
  4006b0:	00400425 	.word	0x00400425
  4006b4:	0040a309 	.word	0x0040a309
  4006b8:	20000001 	.word	0x20000001

004006bc <byte2hexstrstr>:

static int byte2hexstrstr(const uint8_t *pBytes, uint32_t srcLen, uint8_t *pDstStr, uint32_t dstLen)
{
  4006bc:	b5b0      	push	{r4, r5, r7, lr}
  4006be:	b08a      	sub	sp, #40	; 0x28
  4006c0:	af00      	add	r7, sp, #0
  4006c2:	60f8      	str	r0, [r7, #12]
  4006c4:	60b9      	str	r1, [r7, #8]
  4006c6:	607a      	str	r2, [r7, #4]
  4006c8:	603b      	str	r3, [r7, #0]
	const char tab[] = "0123456789abcdef";
  4006ca:	4b25      	ldr	r3, [pc, #148]	; (400760 <byte2hexstrstr+0xa4>)
  4006cc:	f107 0410 	add.w	r4, r7, #16
  4006d0:	461d      	mov	r5, r3
  4006d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4006d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4006d6:	682b      	ldr	r3, [r5, #0]
  4006d8:	7023      	strb	r3, [r4, #0]
	uint32_t i = 0;
  4006da:	2300      	movs	r3, #0
  4006dc:	627b      	str	r3, [r7, #36]	; 0x24

	memset(pDstStr, 0, dstLen);
  4006de:	683a      	ldr	r2, [r7, #0]
  4006e0:	2100      	movs	r1, #0
  4006e2:	6878      	ldr	r0, [r7, #4]
  4006e4:	4b1f      	ldr	r3, [pc, #124]	; (400764 <byte2hexstrstr+0xa8>)
  4006e6:	4798      	blx	r3

	if (dstLen < srcLen * 2)
  4006e8:	68bb      	ldr	r3, [r7, #8]
  4006ea:	005a      	lsls	r2, r3, #1
  4006ec:	683b      	ldr	r3, [r7, #0]
  4006ee:	429a      	cmp	r2, r3
  4006f0:	d903      	bls.n	4006fa <byte2hexstrstr+0x3e>
	srcLen = (dstLen - 1) / 2;
  4006f2:	683b      	ldr	r3, [r7, #0]
  4006f4:	3b01      	subs	r3, #1
  4006f6:	085b      	lsrs	r3, r3, #1
  4006f8:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < srcLen; i++)
  4006fa:	2300      	movs	r3, #0
  4006fc:	627b      	str	r3, [r7, #36]	; 0x24
  4006fe:	e01f      	b.n	400740 <byte2hexstrstr+0x84>
	{
		*pDstStr++ = tab[*pBytes >> 4];
  400700:	687b      	ldr	r3, [r7, #4]
  400702:	1c5a      	adds	r2, r3, #1
  400704:	607a      	str	r2, [r7, #4]
  400706:	68fa      	ldr	r2, [r7, #12]
  400708:	7812      	ldrb	r2, [r2, #0]
  40070a:	0912      	lsrs	r2, r2, #4
  40070c:	b2d2      	uxtb	r2, r2
  40070e:	f107 0128 	add.w	r1, r7, #40	; 0x28
  400712:	440a      	add	r2, r1
  400714:	f812 2c18 	ldrb.w	r2, [r2, #-24]
  400718:	701a      	strb	r2, [r3, #0]
		*pDstStr++ = tab[*pBytes & 0x0f];
  40071a:	687b      	ldr	r3, [r7, #4]
  40071c:	1c5a      	adds	r2, r3, #1
  40071e:	607a      	str	r2, [r7, #4]
  400720:	68fa      	ldr	r2, [r7, #12]
  400722:	7812      	ldrb	r2, [r2, #0]
  400724:	f002 020f 	and.w	r2, r2, #15
  400728:	f107 0128 	add.w	r1, r7, #40	; 0x28
  40072c:	440a      	add	r2, r1
  40072e:	f812 2c18 	ldrb.w	r2, [r2, #-24]
  400732:	701a      	strb	r2, [r3, #0]
		pBytes++;
  400734:	68fb      	ldr	r3, [r7, #12]
  400736:	3301      	adds	r3, #1
  400738:	60fb      	str	r3, [r7, #12]
	memset(pDstStr, 0, dstLen);

	if (dstLen < srcLen * 2)
	srcLen = (dstLen - 1) / 2;

	for (i = 0; i < srcLen; i++)
  40073a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40073c:	3301      	adds	r3, #1
  40073e:	627b      	str	r3, [r7, #36]	; 0x24
  400740:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400742:	68bb      	ldr	r3, [r7, #8]
  400744:	429a      	cmp	r2, r3
  400746:	d3db      	bcc.n	400700 <byte2hexstrstr+0x44>
	{
		*pDstStr++ = tab[*pBytes >> 4];
		*pDstStr++ = tab[*pBytes & 0x0f];
		pBytes++;
	}
	*pDstStr++ = 0;
  400748:	687b      	ldr	r3, [r7, #4]
  40074a:	1c5a      	adds	r2, r3, #1
  40074c:	607a      	str	r2, [r7, #4]
  40074e:	2200      	movs	r2, #0
  400750:	701a      	strb	r2, [r3, #0]
	return srcLen * 2;
  400752:	68bb      	ldr	r3, [r7, #8]
  400754:	005b      	lsls	r3, r3, #1
}
  400756:	4618      	mov	r0, r3
  400758:	3728      	adds	r7, #40	; 0x28
  40075a:	46bd      	mov	sp, r7
  40075c:	bdb0      	pop	{r4, r5, r7, pc}
  40075e:	bf00      	nop
  400760:	0040d4c8 	.word	0x0040d4c8
  400764:	0040adc1 	.word	0x0040adc1

00400768 <wifi_serial_init>:

void wifi_serial_init(uint32_t baudspeed)
{
  400768:	b580      	push	{r7, lr}
  40076a:	b08a      	sub	sp, #40	; 0x28
  40076c:	af00      	add	r7, sp, #0
  40076e:	6078      	str	r0, [r7, #4]
	//uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * baudspeed) / 1000;
	uint32_t rx_timeout = (2 * baudspeed) / 1000;
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	005b      	lsls	r3, r3, #1
  400774:	4a23      	ldr	r2, [pc, #140]	; (400804 <wifi_serial_init+0x9c>)
  400776:	fba2 2303 	umull	r2, r3, r2, r3
  40077a:	099b      	lsrs	r3, r3, #6
  40077c:	627b      	str	r3, [r7, #36]	; 0x24
	sam_usart_opt_t usart_settings = {
  40077e:	f107 030c 	add.w	r3, r7, #12
  400782:	2200      	movs	r2, #0
  400784:	601a      	str	r2, [r3, #0]
  400786:	605a      	str	r2, [r3, #4]
  400788:	609a      	str	r2, [r3, #8]
  40078a:	60da      	str	r2, [r3, #12]
  40078c:	611a      	str	r2, [r3, #16]
  40078e:	615a      	str	r2, [r3, #20]
  400790:	687b      	ldr	r3, [r7, #4]
  400792:	60fb      	str	r3, [r7, #12]
  400794:	23c0      	movs	r3, #192	; 0xc0
  400796:	613b      	str	r3, [r7, #16]
  400798:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40079c:	617b      	str	r3, [r7, #20]
		.char_length = USART_CHRL,
		.parity_type = USART_PARITY,
		.stop_bits = USART_NBSTOP,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	flexcom_enable(WIFI_SERIAL_PORT_FLEXCOM);
  40079e:	481a      	ldr	r0, [pc, #104]	; (400808 <wifi_serial_init+0xa0>)
  4007a0:	4b1a      	ldr	r3, [pc, #104]	; (40080c <wifi_serial_init+0xa4>)
  4007a2:	4798      	blx	r3
	flexcom_set_opmode(WIFI_SERIAL_PORT_FLEXCOM, FLEXCOM_USART);
  4007a4:	2101      	movs	r1, #1
  4007a6:	4818      	ldr	r0, [pc, #96]	; (400808 <wifi_serial_init+0xa0>)
  4007a8:	4b19      	ldr	r3, [pc, #100]	; (400810 <wifi_serial_init+0xa8>)
  4007aa:	4798      	blx	r3
	
	/* Configure USART */
	//usart_init_rs232(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
	usart_init_hw_handshaking(WIFI_SERIAL_PORT, &usart_settings,sysclk_get_peripheral_hz());
  4007ac:	4b19      	ldr	r3, [pc, #100]	; (400814 <wifi_serial_init+0xac>)
  4007ae:	4798      	blx	r3
  4007b0:	4602      	mov	r2, r0
  4007b2:	f107 030c 	add.w	r3, r7, #12
  4007b6:	4619      	mov	r1, r3
  4007b8:	4817      	ldr	r0, [pc, #92]	; (400818 <wifi_serial_init+0xb0>)
  4007ba:	4b18      	ldr	r3, [pc, #96]	; (40081c <wifi_serial_init+0xb4>)
  4007bc:	4798      	blx	r3
	
	usart_set_rx_timeout(WIFI_SERIAL_PORT, rx_timeout);
  4007be:	6a79      	ldr	r1, [r7, #36]	; 0x24
  4007c0:	4815      	ldr	r0, [pc, #84]	; (400818 <wifi_serial_init+0xb0>)
  4007c2:	4b17      	ldr	r3, [pc, #92]	; (400820 <wifi_serial_init+0xb8>)
  4007c4:	4798      	blx	r3
	
	/* Enable USART1 RX interrupt. */
	NVIC_SetPriority(WIFI_SERIAL_PORT_IRQn, SERIAL_PORT_INT_PRIO);
  4007c6:	210e      	movs	r1, #14
  4007c8:	2008      	movs	r0, #8
  4007ca:	4b16      	ldr	r3, [pc, #88]	; (400824 <wifi_serial_init+0xbc>)
  4007cc:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type)WIFI_SERIAL_PORT_FLEXCOM_ID);
  4007ce:	2008      	movs	r0, #8
  4007d0:	4b15      	ldr	r3, [pc, #84]	; (400828 <wifi_serial_init+0xc0>)
  4007d2:	4798      	blx	r3
	usart_enable_interrupt(WIFI_SERIAL_PORT, (US_IER_TIMEOUT | US_IER_RXRDY));
  4007d4:	f240 1101 	movw	r1, #257	; 0x101
  4007d8:	480f      	ldr	r0, [pc, #60]	; (400818 <wifi_serial_init+0xb0>)
  4007da:	4b14      	ldr	r3, [pc, #80]	; (40082c <wifi_serial_init+0xc4>)
  4007dc:	4798      	blx	r3
	
	serial_recving = &serial_pk0;
  4007de:	4b14      	ldr	r3, [pc, #80]	; (400830 <wifi_serial_init+0xc8>)
  4007e0:	4a14      	ldr	r2, [pc, #80]	; (400834 <wifi_serial_init+0xcc>)
  4007e2:	601a      	str	r2, [r3, #0]
	serial_recved = &serial_pk1;
  4007e4:	4b14      	ldr	r3, [pc, #80]	; (400838 <wifi_serial_init+0xd0>)
  4007e6:	4a15      	ldr	r2, [pc, #84]	; (40083c <wifi_serial_init+0xd4>)
  4007e8:	601a      	str	r2, [r3, #0]
	
	/* Enable the receiver and transmitter. */
	usart_start_rx_timeout(WIFI_SERIAL_PORT);
  4007ea:	480b      	ldr	r0, [pc, #44]	; (400818 <wifi_serial_init+0xb0>)
  4007ec:	4b14      	ldr	r3, [pc, #80]	; (400840 <wifi_serial_init+0xd8>)
  4007ee:	4798      	blx	r3
	usart_enable_tx(WIFI_SERIAL_PORT);
  4007f0:	4809      	ldr	r0, [pc, #36]	; (400818 <wifi_serial_init+0xb0>)
  4007f2:	4b14      	ldr	r3, [pc, #80]	; (400844 <wifi_serial_init+0xdc>)
  4007f4:	4798      	blx	r3
	usart_enable_rx(WIFI_SERIAL_PORT);
  4007f6:	4808      	ldr	r0, [pc, #32]	; (400818 <wifi_serial_init+0xb0>)
  4007f8:	4b13      	ldr	r3, [pc, #76]	; (400848 <wifi_serial_init+0xe0>)
  4007fa:	4798      	blx	r3

}
  4007fc:	bf00      	nop
  4007fe:	3728      	adds	r7, #40	; 0x28
  400800:	46bd      	mov	sp, r7
  400802:	bd80      	pop	{r7, pc}
  400804:	10624dd3 	.word	0x10624dd3
  400808:	4000c000 	.word	0x4000c000
  40080c:	004062e1 	.word	0x004062e1
  400810:	00406449 	.word	0x00406449
  400814:	00400439 	.word	0x00400439
  400818:	4000c200 	.word	0x4000c200
  40081c:	00408b09 	.word	0x00408b09
  400820:	00408bd5 	.word	0x00408bd5
  400824:	00400341 	.word	0x00400341
  400828:	0040030d 	.word	0x0040030d
  40082c:	00408bf1 	.word	0x00408bf1
  400830:	20001238 	.word	0x20001238
  400834:	20000a30 	.word	0x20000a30
  400838:	2000123c 	.word	0x2000123c
  40083c:	20000e34 	.word	0x20000e34
  400840:	00408c75 	.word	0x00408c75
  400844:	00408b49 	.word	0x00408b49
  400848:	00408b9d 	.word	0x00408b9d

0040084c <FLEXCOM0_Handler>:

void WIFI_SERIAL_PORT_HANDLER(void)
{
  40084c:	b590      	push	{r4, r7, lr}
  40084e:	b087      	sub	sp, #28
  400850:	af00      	add	r7, sp, #0
	uint32_t status;
	uint32_t symbol;
	Pdc *p_pdc = NULL;
  400852:	2300      	movs	r3, #0
  400854:	617b      	str	r3, [r7, #20]
	serial_in_pk_t *ptemp = NULL;
  400856:	2300      	movs	r3, #0
  400858:	613b      	str	r3, [r7, #16]
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  40085a:	2300      	movs	r3, #0
  40085c:	607b      	str	r3, [r7, #4]

	status = usart_get_status(WIFI_SERIAL_PORT);
  40085e:	4835      	ldr	r0, [pc, #212]	; (400934 <FLEXCOM0_Handler+0xe8>)
  400860:	4b35      	ldr	r3, [pc, #212]	; (400938 <FLEXCOM0_Handler+0xec>)
  400862:	4798      	blx	r3
  400864:	60f8      	str	r0, [r7, #12]
	//printf("USART6_Handler\r\n");
	if(status & US_CSR_RXRDY) {
  400866:	68fb      	ldr	r3, [r7, #12]
  400868:	f003 0301 	and.w	r3, r3, #1
  40086c:	2b00      	cmp	r3, #0
  40086e:	d01a      	beq.n	4008a6 <FLEXCOM0_Handler+0x5a>
		if(usart_read(WIFI_SERIAL_PORT, &symbol) == 0) {
  400870:	f107 0308 	add.w	r3, r7, #8
  400874:	4619      	mov	r1, r3
  400876:	482f      	ldr	r0, [pc, #188]	; (400934 <FLEXCOM0_Handler+0xe8>)
  400878:	4b30      	ldr	r3, [pc, #192]	; (40093c <FLEXCOM0_Handler+0xf0>)
  40087a:	4798      	blx	r3
  40087c:	4603      	mov	r3, r0
  40087e:	2b00      	cmp	r3, #0
  400880:	d154      	bne.n	40092c <FLEXCOM0_Handler+0xe0>
			if(recv_idx < MAXIMUM_DATA_LENGTH) {
  400882:	4b2f      	ldr	r3, [pc, #188]	; (400940 <FLEXCOM0_Handler+0xf4>)
  400884:	681b      	ldr	r3, [r3, #0]
  400886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  40088a:	d24f      	bcs.n	40092c <FLEXCOM0_Handler+0xe0>
				serial_recving->buf[recv_idx] = (uint8_t)symbol;
  40088c:	4b2d      	ldr	r3, [pc, #180]	; (400944 <FLEXCOM0_Handler+0xf8>)
  40088e:	681a      	ldr	r2, [r3, #0]
  400890:	4b2b      	ldr	r3, [pc, #172]	; (400940 <FLEXCOM0_Handler+0xf4>)
  400892:	681b      	ldr	r3, [r3, #0]
  400894:	68b9      	ldr	r1, [r7, #8]
  400896:	b2c9      	uxtb	r1, r1
  400898:	54d1      	strb	r1, [r2, r3]
				recv_idx++;
  40089a:	4b29      	ldr	r3, [pc, #164]	; (400940 <FLEXCOM0_Handler+0xf4>)
  40089c:	681b      	ldr	r3, [r3, #0]
  40089e:	3301      	adds	r3, #1
  4008a0:	4a27      	ldr	r2, [pc, #156]	; (400940 <FLEXCOM0_Handler+0xf4>)
  4008a2:	6013      	str	r3, [r2, #0]
	}
	else if(status &US_CSR_ENDRX){
		printf("........endrx\r\n");
		/* Do nothing */
	}
}
  4008a4:	e042      	b.n	40092c <FLEXCOM0_Handler+0xe0>
				serial_recving->buf[recv_idx] = (uint8_t)symbol;
				recv_idx++;
			}
		}
	}
	else if(status & US_CSR_TIMEOUT) {
  4008a6:	68fb      	ldr	r3, [r7, #12]
  4008a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4008ac:	2b00      	cmp	r3, #0
  4008ae:	d022      	beq.n	4008f6 <FLEXCOM0_Handler+0xaa>
		IoT_xTimerStartFromISR(serial_tmr, &xHigherPriorityTaskWoken);
		if(xHigherPriorityTaskWoken != pdFALSE) {
			IoT_vPortYieldFromISR();
		}
		*/
		ptemp = serial_recving;
  4008b0:	4b24      	ldr	r3, [pc, #144]	; (400944 <FLEXCOM0_Handler+0xf8>)
  4008b2:	681b      	ldr	r3, [r3, #0]
  4008b4:	613b      	str	r3, [r7, #16]
		serial_recving = serial_recved;
  4008b6:	4b24      	ldr	r3, [pc, #144]	; (400948 <FLEXCOM0_Handler+0xfc>)
  4008b8:	681b      	ldr	r3, [r3, #0]
  4008ba:	4a22      	ldr	r2, [pc, #136]	; (400944 <FLEXCOM0_Handler+0xf8>)
  4008bc:	6013      	str	r3, [r2, #0]
		serial_recved = ptemp;
  4008be:	4a22      	ldr	r2, [pc, #136]	; (400948 <FLEXCOM0_Handler+0xfc>)
  4008c0:	693b      	ldr	r3, [r7, #16]
  4008c2:	6013      	str	r3, [r2, #0]
		serial_recved->len = recv_idx;
  4008c4:	4b20      	ldr	r3, [pc, #128]	; (400948 <FLEXCOM0_Handler+0xfc>)
  4008c6:	681b      	ldr	r3, [r3, #0]
  4008c8:	4a1d      	ldr	r2, [pc, #116]	; (400940 <FLEXCOM0_Handler+0xf4>)
  4008ca:	6812      	ldr	r2, [r2, #0]
  4008cc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

		recv_idx = 0;
  4008d0:	4b1b      	ldr	r3, [pc, #108]	; (400940 <FLEXCOM0_Handler+0xf4>)
  4008d2:	2200      	movs	r2, #0
  4008d4:	601a      	str	r2, [r3, #0]
		usart_start_rx_timeout(WIFI_SERIAL_PORT);
  4008d6:	4817      	ldr	r0, [pc, #92]	; (400934 <FLEXCOM0_Handler+0xe8>)
  4008d8:	4b1c      	ldr	r3, [pc, #112]	; (40094c <FLEXCOM0_Handler+0x100>)
  4008da:	4798      	blx	r3
		//IoT_DEBUG(IoT_DBG_ON | IoT_DBG_INFO, ("Wifi receive data timeout............\r\n"));
		xQueueSendFromISR(serial_in_queue, &serial_recved, &xHigherPriorityTaskWoken);
  4008dc:	4b1c      	ldr	r3, [pc, #112]	; (400950 <FLEXCOM0_Handler+0x104>)
  4008de:	6818      	ldr	r0, [r3, #0]
  4008e0:	1d3a      	adds	r2, r7, #4
  4008e2:	2300      	movs	r3, #0
  4008e4:	4918      	ldr	r1, [pc, #96]	; (400948 <FLEXCOM0_Handler+0xfc>)
  4008e6:	4c1b      	ldr	r4, [pc, #108]	; (400954 <FLEXCOM0_Handler+0x108>)
  4008e8:	47a0      	blx	r4
		if(xHigherPriorityTaskWoken != pdFALSE) {
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	2b00      	cmp	r3, #0
  4008ee:	d01d      	beq.n	40092c <FLEXCOM0_Handler+0xe0>
			vPortYieldFromISR();
  4008f0:	4b19      	ldr	r3, [pc, #100]	; (400958 <FLEXCOM0_Handler+0x10c>)
  4008f2:	4798      	blx	r3
	}
	else if(status &US_CSR_ENDRX){
		printf("........endrx\r\n");
		/* Do nothing */
	}
}
  4008f4:	e01a      	b.n	40092c <FLEXCOM0_Handler+0xe0>
		xQueueSendFromISR(serial_in_queue, &serial_recved, &xHigherPriorityTaskWoken);
		if(xHigherPriorityTaskWoken != pdFALSE) {
			vPortYieldFromISR();
		}
	}
	else if(status & US_CSR_ENDTX) {
  4008f6:	68fb      	ldr	r3, [r7, #12]
  4008f8:	f003 0310 	and.w	r3, r3, #16
  4008fc:	2b00      	cmp	r3, #0
  4008fe:	d00d      	beq.n	40091c <FLEXCOM0_Handler+0xd0>
		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  400900:	480c      	ldr	r0, [pc, #48]	; (400934 <FLEXCOM0_Handler+0xe8>)
  400902:	4b16      	ldr	r3, [pc, #88]	; (40095c <FLEXCOM0_Handler+0x110>)
  400904:	4798      	blx	r3
  400906:	6178      	str	r0, [r7, #20]
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
  400908:	f44f 7100 	mov.w	r1, #512	; 0x200
  40090c:	6978      	ldr	r0, [r7, #20]
  40090e:	4b14      	ldr	r3, [pc, #80]	; (400960 <FLEXCOM0_Handler+0x114>)
  400910:	4798      	blx	r3
		usart_disable_interrupt(WIFI_SERIAL_PORT, US_IDR_ENDTX);
  400912:	2110      	movs	r1, #16
  400914:	4807      	ldr	r0, [pc, #28]	; (400934 <FLEXCOM0_Handler+0xe8>)
  400916:	4b13      	ldr	r3, [pc, #76]	; (400964 <FLEXCOM0_Handler+0x118>)
  400918:	4798      	blx	r3
	}
	else if(status &US_CSR_ENDRX){
		printf("........endrx\r\n");
		/* Do nothing */
	}
}
  40091a:	e007      	b.n	40092c <FLEXCOM0_Handler+0xe0>
	else if(status & US_CSR_ENDTX) {
		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
		usart_disable_interrupt(WIFI_SERIAL_PORT, US_IDR_ENDTX);
	}
	else if(status &US_CSR_ENDRX){
  40091c:	68fb      	ldr	r3, [r7, #12]
  40091e:	f003 0308 	and.w	r3, r3, #8
  400922:	2b00      	cmp	r3, #0
  400924:	d002      	beq.n	40092c <FLEXCOM0_Handler+0xe0>
		printf("........endrx\r\n");
  400926:	4810      	ldr	r0, [pc, #64]	; (400968 <FLEXCOM0_Handler+0x11c>)
  400928:	4b10      	ldr	r3, [pc, #64]	; (40096c <FLEXCOM0_Handler+0x120>)
  40092a:	4798      	blx	r3
		/* Do nothing */
	}
}
  40092c:	bf00      	nop
  40092e:	371c      	adds	r7, #28
  400930:	46bd      	mov	sp, r7
  400932:	bd90      	pop	{r4, r7, pc}
  400934:	4000c200 	.word	0x4000c200
  400938:	00408c41 	.word	0x00408c41
  40093c:	00408ce1 	.word	0x00408ce1
  400940:	20001240 	.word	0x20001240
  400944:	20001238 	.word	0x20001238
  400948:	2000123c 	.word	0x2000123c
  40094c:	00408c75 	.word	0x00408c75
  400950:	20000a20 	.word	0x20000a20
  400954:	00402065 	.word	0x00402065
  400958:	00401995 	.word	0x00401995
  40095c:	00408d15 	.word	0x00408d15
  400960:	00401669 	.word	0x00401669
  400964:	00408c0d 	.word	0x00408c0d
  400968:	0040d4dc 	.word	0x0040d4dc
  40096c:	0040a671 	.word	0x0040a671

00400970 <sum8>:

unsigned char sum8(unsigned char *A, unsigned char n)
{
  400970:	b480      	push	{r7}
  400972:	b085      	sub	sp, #20
  400974:	af00      	add	r7, sp, #0
  400976:	6078      	str	r0, [r7, #4]
  400978:	460b      	mov	r3, r1
  40097a:	70fb      	strb	r3, [r7, #3]
	unsigned char i;
	unsigned char checksum = 0;
  40097c:	2300      	movs	r3, #0
  40097e:	73bb      	strb	r3, [r7, #14]
	for(i = 0; i < n; i++)
  400980:	2300      	movs	r3, #0
  400982:	73fb      	strb	r3, [r7, #15]
  400984:	e009      	b.n	40099a <sum8+0x2a>
	{
		checksum += A[i];
  400986:	7bfb      	ldrb	r3, [r7, #15]
  400988:	687a      	ldr	r2, [r7, #4]
  40098a:	4413      	add	r3, r2
  40098c:	781a      	ldrb	r2, [r3, #0]
  40098e:	7bbb      	ldrb	r3, [r7, #14]
  400990:	4413      	add	r3, r2
  400992:	73bb      	strb	r3, [r7, #14]

unsigned char sum8(unsigned char *A, unsigned char n)
{
	unsigned char i;
	unsigned char checksum = 0;
	for(i = 0; i < n; i++)
  400994:	7bfb      	ldrb	r3, [r7, #15]
  400996:	3301      	adds	r3, #1
  400998:	73fb      	strb	r3, [r7, #15]
  40099a:	7bfa      	ldrb	r2, [r7, #15]
  40099c:	78fb      	ldrb	r3, [r7, #3]
  40099e:	429a      	cmp	r2, r3
  4009a0:	d3f1      	bcc.n	400986 <sum8+0x16>
	{
		checksum += A[i];
	}
	return(checksum);
  4009a2:	7bbb      	ldrb	r3, [r7, #14]
}
  4009a4:	4618      	mov	r0, r3
  4009a6:	3714      	adds	r7, #20
  4009a8:	46bd      	mov	sp, r7
  4009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009ae:	4770      	bx	lr

004009b0 <form_serial_packet>:



static uint16_t form_serial_packet(uint8_t cmdid, uint8_t *data, uint8_t datalen, uint8_t *buf)
{
  4009b0:	b580      	push	{r7, lr}
  4009b2:	b086      	sub	sp, #24
  4009b4:	af00      	add	r7, sp, #0
  4009b6:	60b9      	str	r1, [r7, #8]
  4009b8:	607b      	str	r3, [r7, #4]
  4009ba:	4603      	mov	r3, r0
  4009bc:	73fb      	strb	r3, [r7, #15]
  4009be:	4613      	mov	r3, r2
  4009c0:	73bb      	strb	r3, [r7, #14]
	uint8_t *p = buf;
  4009c2:	687b      	ldr	r3, [r7, #4]
  4009c4:	617b      	str	r3, [r7, #20]

	*p++ = SERIAL_SOF;
  4009c6:	697b      	ldr	r3, [r7, #20]
  4009c8:	1c5a      	adds	r2, r3, #1
  4009ca:	617a      	str	r2, [r7, #20]
  4009cc:	227e      	movs	r2, #126	; 0x7e
  4009ce:	701a      	strb	r2, [r3, #0]
	*p++ = ENCRYPT_MODE;
  4009d0:	697b      	ldr	r3, [r7, #20]
  4009d2:	1c5a      	adds	r2, r3, #1
  4009d4:	617a      	str	r2, [r7, #20]
  4009d6:	2200      	movs	r2, #0
  4009d8:	701a      	strb	r2, [r3, #0]
	*p++ = datalen + 1;
  4009da:	697b      	ldr	r3, [r7, #20]
  4009dc:	1c5a      	adds	r2, r3, #1
  4009de:	617a      	str	r2, [r7, #20]
  4009e0:	7bba      	ldrb	r2, [r7, #14]
  4009e2:	3201      	adds	r2, #1
  4009e4:	b2d2      	uxtb	r2, r2
  4009e6:	701a      	strb	r2, [r3, #0]
	*p++ = cmdid;
  4009e8:	697b      	ldr	r3, [r7, #20]
  4009ea:	1c5a      	adds	r2, r3, #1
  4009ec:	617a      	str	r2, [r7, #20]
  4009ee:	7bfa      	ldrb	r2, [r7, #15]
  4009f0:	701a      	strb	r2, [r3, #0]
	if((data != NULL) && (datalen > 0)) {
  4009f2:	68bb      	ldr	r3, [r7, #8]
  4009f4:	2b00      	cmp	r3, #0
  4009f6:	d00c      	beq.n	400a12 <form_serial_packet+0x62>
  4009f8:	7bbb      	ldrb	r3, [r7, #14]
  4009fa:	2b00      	cmp	r3, #0
  4009fc:	d009      	beq.n	400a12 <form_serial_packet+0x62>
		memcpy(p, data, datalen);
  4009fe:	7bbb      	ldrb	r3, [r7, #14]
  400a00:	461a      	mov	r2, r3
  400a02:	68b9      	ldr	r1, [r7, #8]
  400a04:	6978      	ldr	r0, [r7, #20]
  400a06:	4b0e      	ldr	r3, [pc, #56]	; (400a40 <form_serial_packet+0x90>)
  400a08:	4798      	blx	r3
		p = p + datalen;
  400a0a:	7bbb      	ldrb	r3, [r7, #14]
  400a0c:	697a      	ldr	r2, [r7, #20]
  400a0e:	4413      	add	r3, r2
  400a10:	617b      	str	r3, [r7, #20]
	}
	*p = sum8(buf, (p - buf));
  400a12:	697a      	ldr	r2, [r7, #20]
  400a14:	687b      	ldr	r3, [r7, #4]
  400a16:	1ad3      	subs	r3, r2, r3
  400a18:	b2db      	uxtb	r3, r3
  400a1a:	4619      	mov	r1, r3
  400a1c:	6878      	ldr	r0, [r7, #4]
  400a1e:	4b09      	ldr	r3, [pc, #36]	; (400a44 <form_serial_packet+0x94>)
  400a20:	4798      	blx	r3
  400a22:	4603      	mov	r3, r0
  400a24:	461a      	mov	r2, r3
  400a26:	697b      	ldr	r3, [r7, #20]
  400a28:	701a      	strb	r2, [r3, #0]
	p++;
  400a2a:	697b      	ldr	r3, [r7, #20]
  400a2c:	3301      	adds	r3, #1
  400a2e:	617b      	str	r3, [r7, #20]

	return (p - buf);
  400a30:	697a      	ldr	r2, [r7, #20]
  400a32:	687b      	ldr	r3, [r7, #4]
  400a34:	1ad3      	subs	r3, r2, r3
  400a36:	b29b      	uxth	r3, r3
}
  400a38:	4618      	mov	r0, r3
  400a3a:	3718      	adds	r7, #24
  400a3c:	46bd      	mov	sp, r7
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	0040ac8d 	.word	0x0040ac8d
  400a44:	00400971 	.word	0x00400971

00400a48 <serial_resp_out>:

static void serial_resp_out(uint8_t resp_id, uint8_t status)
{
  400a48:	b590      	push	{r4, r7, lr}
  400a4a:	b085      	sub	sp, #20
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	4603      	mov	r3, r0
  400a50:	460a      	mov	r2, r1
  400a52:	71fb      	strb	r3, [r7, #7]
  400a54:	4613      	mov	r3, r2
  400a56:	71bb      	strb	r3, [r7, #6]
	static uint8_t resp_buf[8];
	uint8_t *p = &resp_buf[0];
  400a58:	4b1d      	ldr	r3, [pc, #116]	; (400ad0 <serial_resp_out+0x88>)
  400a5a:	60fb      	str	r3, [r7, #12]
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  400a5c:	68fb      	ldr	r3, [r7, #12]
  400a5e:	1c5a      	adds	r2, r3, #1
  400a60:	60fa      	str	r2, [r7, #12]
  400a62:	227e      	movs	r2, #126	; 0x7e
  400a64:	701a      	strb	r2, [r3, #0]
	//*p++ = ENCRYPT_MODE;
	*p++ = 2;
  400a66:	68fb      	ldr	r3, [r7, #12]
  400a68:	1c5a      	adds	r2, r3, #1
  400a6a:	60fa      	str	r2, [r7, #12]
  400a6c:	2202      	movs	r2, #2
  400a6e:	701a      	strb	r2, [r3, #0]
	*p++ = resp_id;
  400a70:	68fb      	ldr	r3, [r7, #12]
  400a72:	1c5a      	adds	r2, r3, #1
  400a74:	60fa      	str	r2, [r7, #12]
  400a76:	79fa      	ldrb	r2, [r7, #7]
  400a78:	701a      	strb	r2, [r3, #0]
	*p++ = status;
  400a7a:	68fb      	ldr	r3, [r7, #12]
  400a7c:	1c5a      	adds	r2, r3, #1
  400a7e:	60fa      	str	r2, [r7, #12]
  400a80:	79ba      	ldrb	r2, [r7, #6]
  400a82:	701a      	strb	r2, [r3, #0]
	*p = sum8(&resp_buf[0], p - &resp_buf[0]);
  400a84:	68fb      	ldr	r3, [r7, #12]
  400a86:	4a12      	ldr	r2, [pc, #72]	; (400ad0 <serial_resp_out+0x88>)
  400a88:	1a9b      	subs	r3, r3, r2
  400a8a:	b2db      	uxtb	r3, r3
  400a8c:	4619      	mov	r1, r3
  400a8e:	4810      	ldr	r0, [pc, #64]	; (400ad0 <serial_resp_out+0x88>)
  400a90:	4b10      	ldr	r3, [pc, #64]	; (400ad4 <serial_resp_out+0x8c>)
  400a92:	4798      	blx	r3
  400a94:	4603      	mov	r3, r0
  400a96:	461a      	mov	r2, r3
  400a98:	68fb      	ldr	r3, [r7, #12]
  400a9a:	701a      	strb	r2, [r3, #0]
	p++;
  400a9c:	68fb      	ldr	r3, [r7, #12]
  400a9e:	3301      	adds	r3, #1
  400aa0:	60fb      	str	r3, [r7, #12]
	resp_out_data->buf = resp_buf;
  400aa2:	4b0d      	ldr	r3, [pc, #52]	; (400ad8 <serial_resp_out+0x90>)
  400aa4:	681b      	ldr	r3, [r3, #0]
  400aa6:	4a0a      	ldr	r2, [pc, #40]	; (400ad0 <serial_resp_out+0x88>)
  400aa8:	601a      	str	r2, [r3, #0]
	resp_out_data->len = p - resp_buf;
  400aaa:	4b0b      	ldr	r3, [pc, #44]	; (400ad8 <serial_resp_out+0x90>)
  400aac:	681b      	ldr	r3, [r3, #0]
  400aae:	68fa      	ldr	r2, [r7, #12]
  400ab0:	4907      	ldr	r1, [pc, #28]	; (400ad0 <serial_resp_out+0x88>)
  400ab2:	1a52      	subs	r2, r2, r1
  400ab4:	605a      	str	r2, [r3, #4]
	xQueueSend(serial_out_queue, &resp_out_data, 1000);
  400ab6:	4b09      	ldr	r3, [pc, #36]	; (400adc <serial_resp_out+0x94>)
  400ab8:	6818      	ldr	r0, [r3, #0]
  400aba:	2300      	movs	r3, #0
  400abc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400ac0:	4905      	ldr	r1, [pc, #20]	; (400ad8 <serial_resp_out+0x90>)
  400ac2:	4c07      	ldr	r4, [pc, #28]	; (400ae0 <serial_resp_out+0x98>)
  400ac4:	47a0      	blx	r4
	//nm_uart_send(UART1, &buf[0], p - &buf[0]);
}
  400ac6:	bf00      	nop
  400ac8:	3714      	adds	r7, #20
  400aca:	46bd      	mov	sp, r7
  400acc:	bd90      	pop	{r4, r7, pc}
  400ace:	bf00      	nop
  400ad0:	20001250 	.word	0x20001250
  400ad4:	00400971 	.word	0x00400971
  400ad8:	20000104 	.word	0x20000104
  400adc:	20000a24 	.word	0x20000a24
  400ae0:	00401ef5 	.word	0x00401ef5

00400ae4 <signal_to_wifi>:

void signal_to_wifi(uint8_t *data, uint8_t index)
{
  400ae4:	b590      	push	{r4, r7, lr}
  400ae6:	b085      	sub	sp, #20
  400ae8:	af00      	add	r7, sp, #0
  400aea:	6078      	str	r0, [r7, #4]
  400aec:	460b      	mov	r3, r1
  400aee:	70fb      	strb	r3, [r7, #3]
	static uint8_t resp_buf[256];
	uint8_t *p = &resp_buf[0];
  400af0:	4b28      	ldr	r3, [pc, #160]	; (400b94 <signal_to_wifi+0xb0>)
  400af2:	60fb      	str	r3, [r7, #12]
	static serial_out_pk_t resp_send_packet;
	static serial_out_pk_t *resp_out_data = &resp_send_packet;

	*p++ = SERIAL_SOF;
  400af4:	68fb      	ldr	r3, [r7, #12]
  400af6:	1c5a      	adds	r2, r3, #1
  400af8:	60fa      	str	r2, [r7, #12]
  400afa:	227e      	movs	r2, #126	; 0x7e
  400afc:	701a      	strb	r2, [r3, #0]
	*p++ = ENCRYPT_MODE;
  400afe:	68fb      	ldr	r3, [r7, #12]
  400b00:	1c5a      	adds	r2, r3, #1
  400b02:	60fa      	str	r2, [r7, #12]
  400b04:	2200      	movs	r2, #0
  400b06:	701a      	strb	r2, [r3, #0]
	*p++ = 124;// + 1 + index
  400b08:	68fb      	ldr	r3, [r7, #12]
  400b0a:	1c5a      	adds	r2, r3, #1
  400b0c:	60fa      	str	r2, [r7, #12]
  400b0e:	227c      	movs	r2, #124	; 0x7c
  400b10:	701a      	strb	r2, [r3, #0]
	*p++ = 0x8a;
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	1c5a      	adds	r2, r3, #1
  400b16:	60fa      	str	r2, [r7, #12]
  400b18:	228a      	movs	r2, #138	; 0x8a
  400b1a:	701a      	strb	r2, [r3, #0]
	*p++ = index;
  400b1c:	68fb      	ldr	r3, [r7, #12]
  400b1e:	1c5a      	adds	r2, r3, #1
  400b20:	60fa      	str	r2, [r7, #12]
  400b22:	78fa      	ldrb	r2, [r7, #3]
  400b24:	701a      	strb	r2, [r3, #0]
	if((data != NULL)) {
  400b26:	687b      	ldr	r3, [r7, #4]
  400b28:	2b00      	cmp	r3, #0
  400b2a:	d00e      	beq.n	400b4a <signal_to_wifi+0x66>
		memcpy(p, data + index*122, 122);
  400b2c:	78fb      	ldrb	r3, [r7, #3]
  400b2e:	227a      	movs	r2, #122	; 0x7a
  400b30:	fb02 f303 	mul.w	r3, r2, r3
  400b34:	461a      	mov	r2, r3
  400b36:	687b      	ldr	r3, [r7, #4]
  400b38:	4413      	add	r3, r2
  400b3a:	227a      	movs	r2, #122	; 0x7a
  400b3c:	4619      	mov	r1, r3
  400b3e:	68f8      	ldr	r0, [r7, #12]
  400b40:	4b15      	ldr	r3, [pc, #84]	; (400b98 <signal_to_wifi+0xb4>)
  400b42:	4798      	blx	r3
		p = p + 122;
  400b44:	68fb      	ldr	r3, [r7, #12]
  400b46:	337a      	adds	r3, #122	; 0x7a
  400b48:	60fb      	str	r3, [r7, #12]
	}
	*p = sum8(&resp_buf[0], p - resp_buf);
  400b4a:	68fb      	ldr	r3, [r7, #12]
  400b4c:	4a11      	ldr	r2, [pc, #68]	; (400b94 <signal_to_wifi+0xb0>)
  400b4e:	1a9b      	subs	r3, r3, r2
  400b50:	b2db      	uxtb	r3, r3
  400b52:	4619      	mov	r1, r3
  400b54:	480f      	ldr	r0, [pc, #60]	; (400b94 <signal_to_wifi+0xb0>)
  400b56:	4b11      	ldr	r3, [pc, #68]	; (400b9c <signal_to_wifi+0xb8>)
  400b58:	4798      	blx	r3
  400b5a:	4603      	mov	r3, r0
  400b5c:	461a      	mov	r2, r3
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	701a      	strb	r2, [r3, #0]
	p++;
  400b62:	68fb      	ldr	r3, [r7, #12]
  400b64:	3301      	adds	r3, #1
  400b66:	60fb      	str	r3, [r7, #12]
	resp_out_data->buf = resp_buf;
  400b68:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <signal_to_wifi+0xbc>)
  400b6a:	681b      	ldr	r3, [r3, #0]
  400b6c:	4a09      	ldr	r2, [pc, #36]	; (400b94 <signal_to_wifi+0xb0>)
  400b6e:	601a      	str	r2, [r3, #0]
	resp_out_data->len = p - resp_buf;
  400b70:	4b0b      	ldr	r3, [pc, #44]	; (400ba0 <signal_to_wifi+0xbc>)
  400b72:	681b      	ldr	r3, [r3, #0]
  400b74:	68fa      	ldr	r2, [r7, #12]
  400b76:	4907      	ldr	r1, [pc, #28]	; (400b94 <signal_to_wifi+0xb0>)
  400b78:	1a52      	subs	r2, r2, r1
  400b7a:	605a      	str	r2, [r3, #4]
	xQueueSend(serial_out_queue, &resp_out_data, 1000);
  400b7c:	4b09      	ldr	r3, [pc, #36]	; (400ba4 <signal_to_wifi+0xc0>)
  400b7e:	6818      	ldr	r0, [r3, #0]
  400b80:	2300      	movs	r3, #0
  400b82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400b86:	4906      	ldr	r1, [pc, #24]	; (400ba0 <signal_to_wifi+0xbc>)
  400b88:	4c07      	ldr	r4, [pc, #28]	; (400ba8 <signal_to_wifi+0xc4>)
  400b8a:	47a0      	blx	r4
}
  400b8c:	bf00      	nop
  400b8e:	3714      	adds	r7, #20
  400b90:	46bd      	mov	sp, r7
  400b92:	bd90      	pop	{r4, r7, pc}
  400b94:	20001264 	.word	0x20001264
  400b98:	0040ac8d 	.word	0x0040ac8d
  400b9c:	00400971 	.word	0x00400971
  400ba0:	20000108 	.word	0x20000108
  400ba4:	20000a24 	.word	0x20000a24
  400ba8:	00401ef5 	.word	0x00401ef5

00400bac <startTemperature>:
}
#endif


static void startTemperature(void)
{
  400bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400bb0:	b087      	sub	sp, #28
  400bb2:	af00      	add	r7, sp, #0
	printf("Receive get temperature command.\r\n");
  400bb4:	4847      	ldr	r0, [pc, #284]	; (400cd4 <startTemperature+0x128>)
  400bb6:	4b48      	ldr	r3, [pc, #288]	; (400cd8 <startTemperature+0x12c>)
  400bb8:	4798      	blx	r3
	Temp_Measure_Command_Send(INIT_SENSATION_MEASUREMENT);
  400bba:	2001      	movs	r0, #1
  400bbc:	4b47      	ldr	r3, [pc, #284]	; (400cdc <startTemperature+0x130>)
  400bbe:	4798      	blx	r3
	delay_ms(500);
  400bc0:	4b47      	ldr	r3, [pc, #284]	; (400ce0 <startTemperature+0x134>)
  400bc2:	4798      	blx	r3
  400bc4:	4603      	mov	r3, r0
  400bc6:	4619      	mov	r1, r3
  400bc8:	f04f 0200 	mov.w	r2, #0
  400bcc:	460b      	mov	r3, r1
  400bce:	4614      	mov	r4, r2
  400bd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  400bd4:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  400bd8:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  400bdc:	4653      	mov	r3, sl
  400bde:	465c      	mov	r4, fp
  400be0:	ea4f 1944 	mov.w	r9, r4, lsl #5
  400be4:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  400be8:	ea4f 1843 	mov.w	r8, r3, lsl #5
  400bec:	ebb8 0803 	subs.w	r8, r8, r3
  400bf0:	eb69 0904 	sbc.w	r9, r9, r4
  400bf4:	eb18 0801 	adds.w	r8, r8, r1
  400bf8:	eb49 0902 	adc.w	r9, r9, r2
  400bfc:	ea4f 0389 	mov.w	r3, r9, lsl #2
  400c00:	617b      	str	r3, [r7, #20]
  400c02:	697b      	ldr	r3, [r7, #20]
  400c04:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
  400c08:	617b      	str	r3, [r7, #20]
  400c0a:	ea4f 0388 	mov.w	r3, r8, lsl #2
  400c0e:	613b      	str	r3, [r7, #16]
  400c10:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
  400c14:	4641      	mov	r1, r8
  400c16:	464a      	mov	r2, r9
  400c18:	f243 63af 	movw	r3, #13999	; 0x36af
  400c1c:	f04f 0400 	mov.w	r4, #0
  400c20:	eb11 0803 	adds.w	r8, r1, r3
  400c24:	eb42 0904 	adc.w	r9, r2, r4
  400c28:	4640      	mov	r0, r8
  400c2a:	4649      	mov	r1, r9
  400c2c:	4c2d      	ldr	r4, [pc, #180]	; (400ce4 <startTemperature+0x138>)
  400c2e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400c32:	f04f 0300 	mov.w	r3, #0
  400c36:	47a0      	blx	r4
  400c38:	4603      	mov	r3, r0
  400c3a:	460c      	mov	r4, r1
  400c3c:	4618      	mov	r0, r3
  400c3e:	4b2a      	ldr	r3, [pc, #168]	; (400ce8 <startTemperature+0x13c>)
  400c40:	4798      	blx	r3
	Temp_Measure_Command_Send(SENSATION_MEASUREMENT_START);
  400c42:	2002      	movs	r0, #2
  400c44:	4b25      	ldr	r3, [pc, #148]	; (400cdc <startTemperature+0x130>)
  400c46:	4798      	blx	r3
	delay_ms(500);
  400c48:	4b25      	ldr	r3, [pc, #148]	; (400ce0 <startTemperature+0x134>)
  400c4a:	4798      	blx	r3
  400c4c:	4603      	mov	r3, r0
  400c4e:	4619      	mov	r1, r3
  400c50:	f04f 0200 	mov.w	r2, #0
  400c54:	460b      	mov	r3, r1
  400c56:	4614      	mov	r4, r2
  400c58:	00a0      	lsls	r0, r4, #2
  400c5a:	60f8      	str	r0, [r7, #12]
  400c5c:	68f8      	ldr	r0, [r7, #12]
  400c5e:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  400c62:	60f8      	str	r0, [r7, #12]
  400c64:	009b      	lsls	r3, r3, #2
  400c66:	60bb      	str	r3, [r7, #8]
  400c68:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  400c6c:	0166      	lsls	r6, r4, #5
  400c6e:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  400c72:	015d      	lsls	r5, r3, #5
  400c74:	1aed      	subs	r5, r5, r3
  400c76:	eb66 0604 	sbc.w	r6, r6, r4
  400c7a:	186d      	adds	r5, r5, r1
  400c7c:	eb46 0602 	adc.w	r6, r6, r2
  400c80:	00b3      	lsls	r3, r6, #2
  400c82:	607b      	str	r3, [r7, #4]
  400c84:	687b      	ldr	r3, [r7, #4]
  400c86:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
  400c8a:	607b      	str	r3, [r7, #4]
  400c8c:	00ab      	lsls	r3, r5, #2
  400c8e:	603b      	str	r3, [r7, #0]
  400c90:	e9d7 5600 	ldrd	r5, r6, [r7]
  400c94:	4629      	mov	r1, r5
  400c96:	4632      	mov	r2, r6
  400c98:	f243 63af 	movw	r3, #13999	; 0x36af
  400c9c:	f04f 0400 	mov.w	r4, #0
  400ca0:	18cd      	adds	r5, r1, r3
  400ca2:	eb42 0604 	adc.w	r6, r2, r4
  400ca6:	4628      	mov	r0, r5
  400ca8:	4631      	mov	r1, r6
  400caa:	4c0e      	ldr	r4, [pc, #56]	; (400ce4 <startTemperature+0x138>)
  400cac:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400cb0:	f04f 0300 	mov.w	r3, #0
  400cb4:	47a0      	blx	r4
  400cb6:	4603      	mov	r3, r0
  400cb8:	460c      	mov	r4, r1
  400cba:	4618      	mov	r0, r3
  400cbc:	4b0a      	ldr	r3, [pc, #40]	; (400ce8 <startTemperature+0x13c>)
  400cbe:	4798      	blx	r3
	Temp_Measure_Get_Air_Condition_Info(0x00, 50);
  400cc0:	2132      	movs	r1, #50	; 0x32
  400cc2:	2000      	movs	r0, #0
  400cc4:	4b09      	ldr	r3, [pc, #36]	; (400cec <startTemperature+0x140>)
  400cc6:	4798      	blx	r3
}
  400cc8:	bf00      	nop
  400cca:	371c      	adds	r7, #28
  400ccc:	46bd      	mov	sp, r7
  400cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400cd2:	bf00      	nop
  400cd4:	0040d4f4 	.word	0x0040d4f4
  400cd8:	0040a671 	.word	0x0040a671
  400cdc:	00409dfd 	.word	0x00409dfd
  400ce0:	00400425 	.word	0x00400425
  400ce4:	0040a309 	.word	0x0040a309
  400ce8:	20000001 	.word	0x20000001
  400cec:	00409e49 	.word	0x00409e49

00400cf0 <startPicture>:

static void startPicture(void)
{
  400cf0:	b580      	push	{r7, lr}
  400cf2:	af00      	add	r7, sp, #0
	printf("Receive get snapshot command.\r\n");
  400cf4:	4803      	ldr	r0, [pc, #12]	; (400d04 <startPicture+0x14>)
  400cf6:	4b04      	ldr	r3, [pc, #16]	; (400d08 <startPicture+0x18>)
  400cf8:	4798      	blx	r3
	CameraPictureSnapshotReq(0xff);
  400cfa:	20ff      	movs	r0, #255	; 0xff
  400cfc:	4b03      	ldr	r3, [pc, #12]	; (400d0c <startPicture+0x1c>)
  400cfe:	4798      	blx	r3
}
  400d00:	bf00      	nop
  400d02:	bd80      	pop	{r7, pc}
  400d04:	0040d518 	.word	0x0040d518
  400d08:	0040a671 	.word	0x0040a671
  400d0c:	004039bd 	.word	0x004039bd

00400d10 <execute_serial_cmd>:

static void execute_serial_cmd(uint8_t cmdid, uint8_t *data, uint8_t datalen)
{
  400d10:	b580      	push	{r7, lr}
  400d12:	b084      	sub	sp, #16
  400d14:	af00      	add	r7, sp, #0
  400d16:	4603      	mov	r3, r0
  400d18:	6039      	str	r1, [r7, #0]
  400d1a:	71fb      	strb	r3, [r7, #7]
  400d1c:	4613      	mov	r3, r2
  400d1e:	71bb      	strb	r3, [r7, #6]
	uint16_t len;
	uint8_t *p = NULL;
  400d20:	2300      	movs	r3, #0
  400d22:	60fb      	str	r3, [r7, #12]
	
	switch(cmdid)
  400d24:	79fb      	ldrb	r3, [r7, #7]
  400d26:	2ba1      	cmp	r3, #161	; 0xa1
  400d28:	f000 80a0 	beq.w	400e6c <execute_serial_cmd+0x15c>
  400d2c:	2ba1      	cmp	r3, #161	; 0xa1
  400d2e:	dc21      	bgt.n	400d74 <execute_serial_cmd+0x64>
  400d30:	2b81      	cmp	r3, #129	; 0x81
  400d32:	f000 80ef 	beq.w	400f14 <execute_serial_cmd+0x204>
  400d36:	2b81      	cmp	r3, #129	; 0x81
  400d38:	dc0b      	bgt.n	400d52 <execute_serial_cmd+0x42>
  400d3a:	2b0a      	cmp	r3, #10
  400d3c:	d049      	beq.n	400dd2 <execute_serial_cmd+0xc2>
  400d3e:	2b0a      	cmp	r3, #10
  400d40:	dc02      	bgt.n	400d48 <execute_serial_cmd+0x38>
  400d42:	2b03      	cmp	r3, #3
  400d44:	d072      	beq.n	400e2c <execute_serial_cmd+0x11c>
  400d46:	e109      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d48:	2b0b      	cmp	r3, #11
  400d4a:	d052      	beq.n	400df2 <execute_serial_cmd+0xe2>
  400d4c:	2b0c      	cmp	r3, #12
  400d4e:	d043      	beq.n	400dd8 <execute_serial_cmd+0xc8>
  400d50:	e104      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d52:	2b89      	cmp	r3, #137	; 0x89
  400d54:	f000 8097 	beq.w	400e86 <execute_serial_cmd+0x176>
  400d58:	2b89      	cmp	r3, #137	; 0x89
  400d5a:	dc06      	bgt.n	400d6a <execute_serial_cmd+0x5a>
  400d5c:	2b82      	cmp	r3, #130	; 0x82
  400d5e:	f000 8096 	beq.w	400e8e <execute_serial_cmd+0x17e>
  400d62:	2b84      	cmp	r3, #132	; 0x84
  400d64:	f000 80ea 	beq.w	400f3c <execute_serial_cmd+0x22c>
  400d68:	e0f8      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d6a:	2b9a      	cmp	r3, #154	; 0x9a
  400d6c:	d044      	beq.n	400df8 <execute_serial_cmd+0xe8>
  400d6e:	2ba0      	cmp	r3, #160	; 0xa0
  400d70:	d055      	beq.n	400e1e <execute_serial_cmd+0x10e>
  400d72:	e0f3      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d74:	2bf8      	cmp	r3, #248	; 0xf8
  400d76:	f000 80c9 	beq.w	400f0c <execute_serial_cmd+0x1fc>
  400d7a:	2bf8      	cmp	r3, #248	; 0xf8
  400d7c:	dc0f      	bgt.n	400d9e <execute_serial_cmd+0x8e>
  400d7e:	2bcb      	cmp	r3, #203	; 0xcb
  400d80:	f000 80d4 	beq.w	400f2c <execute_serial_cmd+0x21c>
  400d84:	2bcb      	cmp	r3, #203	; 0xcb
  400d86:	dc03      	bgt.n	400d90 <execute_serial_cmd+0x80>
  400d88:	2ba6      	cmp	r3, #166	; 0xa6
  400d8a:	f000 808b 	beq.w	400ea4 <execute_serial_cmd+0x194>
  400d8e:	e0e5      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d90:	2bcc      	cmp	r3, #204	; 0xcc
  400d92:	f000 80cf 	beq.w	400f34 <execute_serial_cmd+0x224>
  400d96:	2bcd      	cmp	r3, #205	; 0xcd
  400d98:	f000 80dc 	beq.w	400f54 <execute_serial_cmd+0x244>
  400d9c:	e0de      	b.n	400f5c <execute_serial_cmd+0x24c>
  400d9e:	2bfc      	cmp	r3, #252	; 0xfc
  400da0:	f000 80a2 	beq.w	400ee8 <execute_serial_cmd+0x1d8>
  400da4:	2bfc      	cmp	r3, #252	; 0xfc
  400da6:	dc04      	bgt.n	400db2 <execute_serial_cmd+0xa2>
  400da8:	2bf9      	cmp	r3, #249	; 0xf9
  400daa:	d008      	beq.n	400dbe <execute_serial_cmd+0xae>
  400dac:	2bfa      	cmp	r3, #250	; 0xfa
  400dae:	d061      	beq.n	400e74 <execute_serial_cmd+0x164>
  400db0:	e0d4      	b.n	400f5c <execute_serial_cmd+0x24c>
  400db2:	2bfd      	cmp	r3, #253	; 0xfd
  400db4:	f000 8086 	beq.w	400ec4 <execute_serial_cmd+0x1b4>
  400db8:	2bfe      	cmp	r3, #254	; 0xfe
  400dba:	d07f      	beq.n	400ebc <execute_serial_cmd+0x1ac>
  400dbc:	e0ce      	b.n	400f5c <execute_serial_cmd+0x24c>
	{
		case CMD_WIFI_MODULE_READY:
		{
			printf("Wi-Fi Module Ready!\r\n");
  400dbe:	486f      	ldr	r0, [pc, #444]	; (400f7c <execute_serial_cmd+0x26c>)
  400dc0:	4b6f      	ldr	r3, [pc, #444]	; (400f80 <execute_serial_cmd+0x270>)
  400dc2:	4798      	blx	r3
			uart_ready = 1;
  400dc4:	4b6f      	ldr	r3, [pc, #444]	; (400f84 <execute_serial_cmd+0x274>)
  400dc6:	2201      	movs	r2, #1
  400dc8:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_ON;
  400dca:	4b6f      	ldr	r3, [pc, #444]	; (400f88 <execute_serial_cmd+0x278>)
  400dcc:	2203      	movs	r2, #3
  400dce:	701a      	strb	r2, [r3, #0]
			break;
  400dd0:	e0cf      	b.n	400f72 <execute_serial_cmd+0x262>
		}
		case CUSTOMIZE_CMD_DEV_CTRL_GET_TEMP:
			startTemperature();
  400dd2:	4b6e      	ldr	r3, [pc, #440]	; (400f8c <execute_serial_cmd+0x27c>)
  400dd4:	4798      	blx	r3

		break;
  400dd6:	e0cc      	b.n	400f72 <execute_serial_cmd+0x262>
		case CUSTOMIZE_CMD_DEV_GET_BLOCK:
			printf("Get camera specific block---%d\r\n", data[0]);
  400dd8:	683b      	ldr	r3, [r7, #0]
  400dda:	781b      	ldrb	r3, [r3, #0]
  400ddc:	4619      	mov	r1, r3
  400dde:	486c      	ldr	r0, [pc, #432]	; (400f90 <execute_serial_cmd+0x280>)
  400de0:	4b67      	ldr	r3, [pc, #412]	; (400f80 <execute_serial_cmd+0x270>)
  400de2:	4798      	blx	r3
			CameraPictureBlockReq(data[0]);
  400de4:	683b      	ldr	r3, [r7, #0]
  400de6:	781b      	ldrb	r3, [r3, #0]
  400de8:	b29b      	uxth	r3, r3
  400dea:	4618      	mov	r0, r3
  400dec:	4b69      	ldr	r3, [pc, #420]	; (400f94 <execute_serial_cmd+0x284>)
  400dee:	4798      	blx	r3
		break;
  400df0:	e0bf      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CUSTOMIZE_CMD_DEV_CTRL_GET_PIC:
			startPicture();
  400df2:	4b69      	ldr	r3, [pc, #420]	; (400f98 <execute_serial_cmd+0x288>)
  400df4:	4798      	blx	r3
		break;
  400df6:	e0bc      	b.n	400f72 <execute_serial_cmd+0x262>
#if 1 //for temperaature
		case CUSTOMIZE_CMD_DEV_TEMP_RSP:
			printf("get wifi res for image\r\n");
  400df8:	4868      	ldr	r0, [pc, #416]	; (400f9c <execute_serial_cmd+0x28c>)
  400dfa:	4b61      	ldr	r3, [pc, #388]	; (400f80 <execute_serial_cmd+0x270>)
  400dfc:	4798      	blx	r3
			if (thermoIndex < 38)
  400dfe:	4b68      	ldr	r3, [pc, #416]	; (400fa0 <execute_serial_cmd+0x290>)
  400e00:	781b      	ldrb	r3, [r3, #0]
  400e02:	2b25      	cmp	r3, #37	; 0x25
  400e04:	f200 80b0 	bhi.w	400f68 <execute_serial_cmd+0x258>
				signal_to_wifi(&thermimage[4], thermoIndex++);
  400e08:	4b65      	ldr	r3, [pc, #404]	; (400fa0 <execute_serial_cmd+0x290>)
  400e0a:	781b      	ldrb	r3, [r3, #0]
  400e0c:	1c5a      	adds	r2, r3, #1
  400e0e:	b2d1      	uxtb	r1, r2
  400e10:	4a63      	ldr	r2, [pc, #396]	; (400fa0 <execute_serial_cmd+0x290>)
  400e12:	7011      	strb	r1, [r2, #0]
  400e14:	4619      	mov	r1, r3
  400e16:	4863      	ldr	r0, [pc, #396]	; (400fa4 <execute_serial_cmd+0x294>)
  400e18:	4b63      	ldr	r3, [pc, #396]	; (400fa8 <execute_serial_cmd+0x298>)
  400e1a:	4798      	blx	r3
		break;
  400e1c:	e0a4      	b.n	400f68 <execute_serial_cmd+0x258>
#endif
		
		case CMD_PACKET_ERROR_RESP:
			printf("Receive packet error response, err(%d).\r\n", *data);
  400e1e:	683b      	ldr	r3, [r7, #0]
  400e20:	781b      	ldrb	r3, [r3, #0]
  400e22:	4619      	mov	r1, r3
  400e24:	4861      	ldr	r0, [pc, #388]	; (400fac <execute_serial_cmd+0x29c>)
  400e26:	4b56      	ldr	r3, [pc, #344]	; (400f80 <execute_serial_cmd+0x270>)
  400e28:	4798      	blx	r3
		break;
  400e2a:	e0a2      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CUSTOMIZE_CMD_STATUS_REPORT:
		{
			uint8_t states = *data;
  400e2c:	683b      	ldr	r3, [r7, #0]
  400e2e:	781b      	ldrb	r3, [r3, #0]
  400e30:	72fb      	strb	r3, [r7, #11]
			if(states == 0) {
  400e32:	7afb      	ldrb	r3, [r7, #11]
  400e34:	2b00      	cmp	r3, #0
  400e36:	d103      	bne.n	400e40 <execute_serial_cmd+0x130>
				printf("Wifi disconnect.\r\n");
  400e38:	485d      	ldr	r0, [pc, #372]	; (400fb0 <execute_serial_cmd+0x2a0>)
  400e3a:	4b51      	ldr	r3, [pc, #324]	; (400f80 <execute_serial_cmd+0x270>)
  400e3c:	4798      	blx	r3
				printf("Wifi module connect to JD server.\r\n");
			}
			//states = 0;
			//signal_to_wifi(CUSTOMIZE_CMD_STATUS_REPORT_RESP, &states, 1);
		}
		break;
  400e3e:	e095      	b.n	400f6c <execute_serial_cmd+0x25c>
		{
			uint8_t states = *data;
			if(states == 0) {
				printf("Wifi disconnect.\r\n");
			}
			else if(states == 1) {
  400e40:	7afb      	ldrb	r3, [r7, #11]
  400e42:	2b01      	cmp	r3, #1
  400e44:	d103      	bne.n	400e4e <execute_serial_cmd+0x13e>
				printf("Wifi module in sniffer mode.\r\n");
  400e46:	485b      	ldr	r0, [pc, #364]	; (400fb4 <execute_serial_cmd+0x2a4>)
  400e48:	4b4d      	ldr	r3, [pc, #308]	; (400f80 <execute_serial_cmd+0x270>)
  400e4a:	4798      	blx	r3
				printf("Wifi module connect to JD server.\r\n");
			}
			//states = 0;
			//signal_to_wifi(CUSTOMIZE_CMD_STATUS_REPORT_RESP, &states, 1);
		}
		break;
  400e4c:	e08e      	b.n	400f6c <execute_serial_cmd+0x25c>
				printf("Wifi disconnect.\r\n");
			}
			else if(states == 1) {
				printf("Wifi module in sniffer mode.\r\n");
			}
			else if (states == 2) {
  400e4e:	7afb      	ldrb	r3, [r7, #11]
  400e50:	2b02      	cmp	r3, #2
  400e52:	d103      	bne.n	400e5c <execute_serial_cmd+0x14c>
				printf("Wifi module connect to wifi router.\r\n");
  400e54:	4858      	ldr	r0, [pc, #352]	; (400fb8 <execute_serial_cmd+0x2a8>)
  400e56:	4b4a      	ldr	r3, [pc, #296]	; (400f80 <execute_serial_cmd+0x270>)
  400e58:	4798      	blx	r3
				printf("Wifi module connect to JD server.\r\n");
			}
			//states = 0;
			//signal_to_wifi(CUSTOMIZE_CMD_STATUS_REPORT_RESP, &states, 1);
		}
		break;
  400e5a:	e087      	b.n	400f6c <execute_serial_cmd+0x25c>
				printf("Wifi module in sniffer mode.\r\n");
			}
			else if (states == 2) {
				printf("Wifi module connect to wifi router.\r\n");
			}
			else if(states == 3) {
  400e5c:	7afb      	ldrb	r3, [r7, #11]
  400e5e:	2b03      	cmp	r3, #3
  400e60:	f040 8084 	bne.w	400f6c <execute_serial_cmd+0x25c>
				printf("Wifi module connect to JD server.\r\n");
  400e64:	4855      	ldr	r0, [pc, #340]	; (400fbc <execute_serial_cmd+0x2ac>)
  400e66:	4b46      	ldr	r3, [pc, #280]	; (400f80 <execute_serial_cmd+0x270>)
  400e68:	4798      	blx	r3
			}
			//states = 0;
			//signal_to_wifi(CUSTOMIZE_CMD_STATUS_REPORT_RESP, &states, 1);
		}
		break;
  400e6a:	e07f      	b.n	400f6c <execute_serial_cmd+0x25c>
		
		case CMD_CONNECT_RESP:
			printf("Connect to Remote Server OK.\r\n");
  400e6c:	4854      	ldr	r0, [pc, #336]	; (400fc0 <execute_serial_cmd+0x2b0>)
  400e6e:	4b44      	ldr	r3, [pc, #272]	; (400f80 <execute_serial_cmd+0x270>)
  400e70:	4798      	blx	r3
		break;
  400e72:	e07e      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CMD_CONNECTION_BEATHEART:
			uart_beatheart++;
  400e74:	4b53      	ldr	r3, [pc, #332]	; (400fc4 <execute_serial_cmd+0x2b4>)
  400e76:	681b      	ldr	r3, [r3, #0]
  400e78:	3301      	adds	r3, #1
  400e7a:	4a52      	ldr	r2, [pc, #328]	; (400fc4 <execute_serial_cmd+0x2b4>)
  400e7c:	6013      	str	r3, [r2, #0]
			printf("Connection beatheart.\r\n");
  400e7e:	4852      	ldr	r0, [pc, #328]	; (400fc8 <execute_serial_cmd+0x2b8>)
  400e80:	4b3f      	ldr	r3, [pc, #252]	; (400f80 <execute_serial_cmd+0x270>)
  400e82:	4798      	blx	r3
		break;
  400e84:	e075      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CUSTOMIZE_CMD_DATA_UPLOAD_RESP:
			printf("Update Data OK.\r\n");
  400e86:	4851      	ldr	r0, [pc, #324]	; (400fcc <execute_serial_cmd+0x2bc>)
  400e88:	4b3d      	ldr	r3, [pc, #244]	; (400f80 <execute_serial_cmd+0x270>)
  400e8a:	4798      	blx	r3
		break;
  400e8c:	e071      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CUSTOMIZE_CMD_FACTORY_RESET_RESP:
		{
			LED_On(LED0);
  400e8e:	2101      	movs	r1, #1
  400e90:	201e      	movs	r0, #30
  400e92:	4b4f      	ldr	r3, [pc, #316]	; (400fd0 <execute_serial_cmd+0x2c0>)
  400e94:	4798      	blx	r3
			led_state = ON;
  400e96:	4b4f      	ldr	r3, [pc, #316]	; (400fd4 <execute_serial_cmd+0x2c4>)
  400e98:	2201      	movs	r2, #1
  400e9a:	701a      	strb	r2, [r3, #0]
			printf("Reset to FactoryNew OK.\r\n");
  400e9c:	484e      	ldr	r0, [pc, #312]	; (400fd8 <execute_serial_cmd+0x2c8>)
  400e9e:	4b38      	ldr	r3, [pc, #224]	; (400f80 <execute_serial_cmd+0x270>)
  400ea0:	4798      	blx	r3
			
		}
		break;
  400ea2:	e066      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CMD_DEVICE_UUID_RESP:
			if(*data == CMD_SUCCESS) {
  400ea4:	683b      	ldr	r3, [r7, #0]
  400ea6:	781b      	ldrb	r3, [r3, #0]
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	d103      	bne.n	400eb4 <execute_serial_cmd+0x1a4>
				//Wi-Fi module will connect the remote server automatically after it gets the UUID.
				//start_wifi_connect();
				//config_wifi_app_otau_url();
				printf("UUID RESP OK.\r\n");
  400eac:	484b      	ldr	r0, [pc, #300]	; (400fdc <execute_serial_cmd+0x2cc>)
  400eae:	4b34      	ldr	r3, [pc, #208]	; (400f80 <execute_serial_cmd+0x270>)
  400eb0:	4798      	blx	r3
			}
			else {
				printf("UUID RESP Error.\r\n");
			}
		break;
  400eb2:	e05e      	b.n	400f72 <execute_serial_cmd+0x262>
				//start_wifi_connect();
				//config_wifi_app_otau_url();
				printf("UUID RESP OK.\r\n");
			}
			else {
				printf("UUID RESP Error.\r\n");
  400eb4:	484a      	ldr	r0, [pc, #296]	; (400fe0 <execute_serial_cmd+0x2d0>)
  400eb6:	4b32      	ldr	r3, [pc, #200]	; (400f80 <execute_serial_cmd+0x270>)
  400eb8:	4798      	blx	r3
			}
		break;
  400eba:	e05a      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CMD_START_SNIFFER_RESP:
		{
			printf("Start sniffer mode...\r\n");
  400ebc:	4849      	ldr	r0, [pc, #292]	; (400fe4 <execute_serial_cmd+0x2d4>)
  400ebe:	4b30      	ldr	r3, [pc, #192]	; (400f80 <execute_serial_cmd+0x270>)
  400ec0:	4798      	blx	r3
			break;
  400ec2:	e056      	b.n	400f72 <execute_serial_cmd+0x262>
		}
		
		case CMD_GOT_SSID_PSK_RESP:
		{
			p = data + 1;
  400ec4:	683b      	ldr	r3, [r7, #0]
  400ec6:	3301      	adds	r3, #1
  400ec8:	60fb      	str	r3, [r7, #12]
			len = strlen(p);
  400eca:	68f8      	ldr	r0, [r7, #12]
  400ecc:	4b46      	ldr	r3, [pc, #280]	; (400fe8 <execute_serial_cmd+0x2d8>)
  400ece:	4798      	blx	r3
  400ed0:	4603      	mov	r3, r0
  400ed2:	813b      	strh	r3, [r7, #8]
			printf("Got wifi ssid: %s, psk: %s\r\n", p, p + len + 1);
  400ed4:	893b      	ldrh	r3, [r7, #8]
  400ed6:	3301      	adds	r3, #1
  400ed8:	68fa      	ldr	r2, [r7, #12]
  400eda:	4413      	add	r3, r2
  400edc:	461a      	mov	r2, r3
  400ede:	68f9      	ldr	r1, [r7, #12]
  400ee0:	4842      	ldr	r0, [pc, #264]	; (400fec <execute_serial_cmd+0x2dc>)
  400ee2:	4b27      	ldr	r3, [pc, #156]	; (400f80 <execute_serial_cmd+0x270>)
  400ee4:	4798      	blx	r3
			break;
  400ee6:	e044      	b.n	400f72 <execute_serial_cmd+0x262>
		}
		
		case CMD_START_WIFI_CONNECT_RESP:
		{
			p = data + 1;
  400ee8:	683b      	ldr	r3, [r7, #0]
  400eea:	3301      	adds	r3, #1
  400eec:	60fb      	str	r3, [r7, #12]
			len = strlen(p);
  400eee:	68f8      	ldr	r0, [r7, #12]
  400ef0:	4b3d      	ldr	r3, [pc, #244]	; (400fe8 <execute_serial_cmd+0x2d8>)
  400ef2:	4798      	blx	r3
  400ef4:	4603      	mov	r3, r0
  400ef6:	813b      	strh	r3, [r7, #8]
			printf("Start wifi connect ssid(%s), psk(%s).\r\n", p, p + len + 1);
  400ef8:	893b      	ldrh	r3, [r7, #8]
  400efa:	3301      	adds	r3, #1
  400efc:	68fa      	ldr	r2, [r7, #12]
  400efe:	4413      	add	r3, r2
  400f00:	461a      	mov	r2, r3
  400f02:	68f9      	ldr	r1, [r7, #12]
  400f04:	483a      	ldr	r0, [pc, #232]	; (400ff0 <execute_serial_cmd+0x2e0>)
  400f06:	4b1e      	ldr	r3, [pc, #120]	; (400f80 <execute_serial_cmd+0x270>)
  400f08:	4798      	blx	r3
			break;
  400f0a:	e032      	b.n	400f72 <execute_serial_cmd+0x262>
		}
		
		case CMD_WIFI_CLOUD_READY:
		{
			printf("Wi-Fi connect to Cloud OK\r\n");
  400f0c:	4839      	ldr	r0, [pc, #228]	; (400ff4 <execute_serial_cmd+0x2e4>)
  400f0e:	4b1c      	ldr	r3, [pc, #112]	; (400f80 <execute_serial_cmd+0x270>)
  400f10:	4798      	blx	r3
			break;
  400f12:	e02e      	b.n	400f72 <execute_serial_cmd+0x262>
		}
		case CUSTOMIZE_CMD_CHANGE_UART_CFG_RESP:
		{
			printf("Wi-Fi return get uart cfg OK\r\n");
  400f14:	4838      	ldr	r0, [pc, #224]	; (400ff8 <execute_serial_cmd+0x2e8>)
  400f16:	4b1a      	ldr	r3, [pc, #104]	; (400f80 <execute_serial_cmd+0x270>)
  400f18:	4798      	blx	r3
			if(uart_cfg_cmd.baud_index == 1)
  400f1a:	4b38      	ldr	r3, [pc, #224]	; (400ffc <execute_serial_cmd+0x2ec>)
  400f1c:	781b      	ldrb	r3, [r3, #0]
  400f1e:	2b01      	cmp	r3, #1
  400f20:	d126      	bne.n	400f70 <execute_serial_cmd+0x260>
			{
				wifi_serial_init(BIT_RATE_19200);
  400f22:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
  400f26:	4b36      	ldr	r3, [pc, #216]	; (401000 <execute_serial_cmd+0x2f0>)
  400f28:	4798      	blx	r3
			}
			break;
  400f2a:	e021      	b.n	400f70 <execute_serial_cmd+0x260>
		}

		
		case CMD_UDP_PACKET_UNKNOWN_PACKET:
			printf("UDP packet unknown packet.\r\n");
  400f2c:	4835      	ldr	r0, [pc, #212]	; (401004 <execute_serial_cmd+0x2f4>)
  400f2e:	4b14      	ldr	r3, [pc, #80]	; (400f80 <execute_serial_cmd+0x270>)
  400f30:	4798      	blx	r3
		break;
  400f32:	e01e      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CMD_OUT_OF_MEMORY:
			printf("Error: out of memory.\r\n");
  400f34:	4834      	ldr	r0, [pc, #208]	; (401008 <execute_serial_cmd+0x2f8>)
  400f36:	4b12      	ldr	r3, [pc, #72]	; (400f80 <execute_serial_cmd+0x270>)
  400f38:	4798      	blx	r3
		break;
  400f3a:	e01a      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CUSTOMIZE_CMD_FACTORY_TEST_RESP:
			if(*data == 0x0) {
  400f3c:	683b      	ldr	r3, [r7, #0]
  400f3e:	781b      	ldrb	r3, [r3, #0]
  400f40:	2b00      	cmp	r3, #0
  400f42:	d103      	bne.n	400f4c <execute_serial_cmd+0x23c>
				printf("AP can Found.\r\n");
  400f44:	4831      	ldr	r0, [pc, #196]	; (40100c <execute_serial_cmd+0x2fc>)
  400f46:	4b0e      	ldr	r3, [pc, #56]	; (400f80 <execute_serial_cmd+0x270>)
  400f48:	4798      	blx	r3
			}
			else {
				printf ("AP not Found.\r\n");
			}
		break;
  400f4a:	e012      	b.n	400f72 <execute_serial_cmd+0x262>
		case CUSTOMIZE_CMD_FACTORY_TEST_RESP:
			if(*data == 0x0) {
				printf("AP can Found.\r\n");
			}
			else {
				printf ("AP not Found.\r\n");
  400f4c:	4830      	ldr	r0, [pc, #192]	; (401010 <execute_serial_cmd+0x300>)
  400f4e:	4b0c      	ldr	r3, [pc, #48]	; (400f80 <execute_serial_cmd+0x270>)
  400f50:	4798      	blx	r3
			}
		break;
  400f52:	e00e      	b.n	400f72 <execute_serial_cmd+0x262>
		
		case CMD_UART_TIMEOUT:
			printf("Error: UART timeout.\r\n");
  400f54:	482f      	ldr	r0, [pc, #188]	; (401014 <execute_serial_cmd+0x304>)
  400f56:	4b0a      	ldr	r3, [pc, #40]	; (400f80 <execute_serial_cmd+0x270>)
  400f58:	4798      	blx	r3
		break;
  400f5a:	e00a      	b.n	400f72 <execute_serial_cmd+0x262>
		
		default:
			printf("Unsupported command(%d).\r\n", cmdid);
  400f5c:	79fb      	ldrb	r3, [r7, #7]
  400f5e:	4619      	mov	r1, r3
  400f60:	482d      	ldr	r0, [pc, #180]	; (401018 <execute_serial_cmd+0x308>)
  400f62:	4b07      	ldr	r3, [pc, #28]	; (400f80 <execute_serial_cmd+0x270>)
  400f64:	4798      	blx	r3
		break;
  400f66:	e004      	b.n	400f72 <execute_serial_cmd+0x262>
#if 1 //for temperaature
		case CUSTOMIZE_CMD_DEV_TEMP_RSP:
			printf("get wifi res for image\r\n");
			if (thermoIndex < 38)
				signal_to_wifi(&thermimage[4], thermoIndex++);
		break;
  400f68:	bf00      	nop
  400f6a:	e002      	b.n	400f72 <execute_serial_cmd+0x262>
				printf("Wifi module connect to JD server.\r\n");
			}
			//states = 0;
			//signal_to_wifi(CUSTOMIZE_CMD_STATUS_REPORT_RESP, &states, 1);
		}
		break;
  400f6c:	bf00      	nop
  400f6e:	e000      	b.n	400f72 <execute_serial_cmd+0x262>
			printf("Wi-Fi return get uart cfg OK\r\n");
			if(uart_cfg_cmd.baud_index == 1)
			{
				wifi_serial_init(BIT_RATE_19200);
			}
			break;
  400f70:	bf00      	nop
		default:
			printf("Unsupported command(%d).\r\n", cmdid);
		break;

	}
}
  400f72:	bf00      	nop
  400f74:	3710      	adds	r7, #16
  400f76:	46bd      	mov	sp, r7
  400f78:	bd80      	pop	{r7, pc}
  400f7a:	bf00      	nop
  400f7c:	0040d538 	.word	0x0040d538
  400f80:	0040a671 	.word	0x0040a671
  400f84:	2000124a 	.word	0x2000124a
  400f88:	20000100 	.word	0x20000100
  400f8c:	00400bad 	.word	0x00400bad
  400f90:	0040d550 	.word	0x0040d550
  400f94:	00403a8d 	.word	0x00403a8d
  400f98:	00400cf1 	.word	0x00400cf1
  400f9c:	0040d574 	.word	0x0040d574
  400fa0:	20019efc 	.word	0x20019efc
  400fa4:	2001c540 	.word	0x2001c540
  400fa8:	00400ae5 	.word	0x00400ae5
  400fac:	0040d590 	.word	0x0040d590
  400fb0:	0040d5bc 	.word	0x0040d5bc
  400fb4:	0040d5d0 	.word	0x0040d5d0
  400fb8:	0040d5f0 	.word	0x0040d5f0
  400fbc:	0040d618 	.word	0x0040d618
  400fc0:	0040d63c 	.word	0x0040d63c
  400fc4:	2000124c 	.word	0x2000124c
  400fc8:	0040d65c 	.word	0x0040d65c
  400fcc:	0040d674 	.word	0x0040d674
  400fd0:	0040044d 	.word	0x0040044d
  400fd4:	20001244 	.word	0x20001244
  400fd8:	0040d688 	.word	0x0040d688
  400fdc:	0040d6a4 	.word	0x0040d6a4
  400fe0:	0040d6b4 	.word	0x0040d6b4
  400fe4:	0040d6c8 	.word	0x0040d6c8
  400fe8:	0040b081 	.word	0x0040b081
  400fec:	0040d6e0 	.word	0x0040d6e0
  400ff0:	0040d700 	.word	0x0040d700
  400ff4:	0040d728 	.word	0x0040d728
  400ff8:	0040d744 	.word	0x0040d744
  400ffc:	20001248 	.word	0x20001248
  401000:	00400769 	.word	0x00400769
  401004:	0040d764 	.word	0x0040d764
  401008:	0040d784 	.word	0x0040d784
  40100c:	0040d79c 	.word	0x0040d79c
  401010:	0040d7ac 	.word	0x0040d7ac
  401014:	0040d7bc 	.word	0x0040d7bc
  401018:	0040d7d4 	.word	0x0040d7d4

0040101c <parse_serial_packet>:

void parse_serial_packet(uint8_t *buf, uint8_t buflen)
{
  40101c:	b590      	push	{r4, r7, lr}
  40101e:	b087      	sub	sp, #28
  401020:	af00      	add	r7, sp, #0
  401022:	6078      	str	r0, [r7, #4]
  401024:	460b      	mov	r3, r1
  401026:	70fb      	strb	r3, [r7, #3]
	uint8_t *p = buf;
  401028:	687b      	ldr	r3, [r7, #4]
  40102a:	617b      	str	r3, [r7, #20]
	uint8_t *data = NULL;
  40102c:	2300      	movs	r3, #0
  40102e:	613b      	str	r3, [r7, #16]
	uint8_t resp = CMD_SUCCESS;
  401030:	2300      	movs	r3, #0
  401032:	73fb      	strb	r3, [r7, #15]
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
  401034:	78f9      	ldrb	r1, [r7, #3]
  401036:	f44f 7380 	mov.w	r3, #256	; 0x100
  40103a:	4a34      	ldr	r2, [pc, #208]	; (40110c <parse_serial_packet+0xf0>)
  40103c:	6878      	ldr	r0, [r7, #4]
  40103e:	4c34      	ldr	r4, [pc, #208]	; (401110 <parse_serial_packet+0xf4>)
  401040:	47a0      	blx	r4
	printf ("Serial IN(%d): %s\r\n", buflen, serial_buf_test);
  401042:	78fb      	ldrb	r3, [r7, #3]
  401044:	4a31      	ldr	r2, [pc, #196]	; (40110c <parse_serial_packet+0xf0>)
  401046:	4619      	mov	r1, r3
  401048:	4832      	ldr	r0, [pc, #200]	; (401114 <parse_serial_packet+0xf8>)
  40104a:	4b33      	ldr	r3, [pc, #204]	; (401118 <parse_serial_packet+0xfc>)
  40104c:	4798      	blx	r3
	
	while(buflen > 3) {
  40104e:	e053      	b.n	4010f8 <parse_serial_packet+0xdc>
		if(*p != SERIAL_SOF) {
  401050:	697b      	ldr	r3, [r7, #20]
  401052:	781b      	ldrb	r3, [r3, #0]
  401054:	2b7e      	cmp	r3, #126	; 0x7e
  401056:	d011      	beq.n	40107c <parse_serial_packet+0x60>
			if (uart_ready == 0)
  401058:	4b30      	ldr	r3, [pc, #192]	; (40111c <parse_serial_packet+0x100>)
  40105a:	781b      	ldrb	r3, [r3, #0]
  40105c:	2b00      	cmp	r3, #0
  40105e:	d050      	beq.n	401102 <parse_serial_packet+0xe6>
				return;
			resp = CMD_INVALID_HEAD;
  401060:	2301      	movs	r3, #1
  401062:	73fb      	strb	r3, [r7, #15]
			printf("Invalid header received (0x%x).\r\n", *p);
  401064:	697b      	ldr	r3, [r7, #20]
  401066:	781b      	ldrb	r3, [r3, #0]
  401068:	4619      	mov	r1, r3
  40106a:	482d      	ldr	r0, [pc, #180]	; (401120 <parse_serial_packet+0x104>)
  40106c:	4b2a      	ldr	r3, [pc, #168]	; (401118 <parse_serial_packet+0xfc>)
  40106e:	4798      	blx	r3
			serial_resp_out(CMD_PACKET_ERROR_RESP, resp);
  401070:	7bfb      	ldrb	r3, [r7, #15]
  401072:	4619      	mov	r1, r3
  401074:	20a0      	movs	r0, #160	; 0xa0
  401076:	4b2b      	ldr	r3, [pc, #172]	; (401124 <parse_serial_packet+0x108>)
  401078:	4798      	blx	r3
			return;
  40107a:	e043      	b.n	401104 <parse_serial_packet+0xe8>
		}
	
		len = *(p + 1 + 1) + 3;
  40107c:	697b      	ldr	r3, [r7, #20]
  40107e:	3302      	adds	r3, #2
  401080:	781b      	ldrb	r3, [r3, #0]
  401082:	3303      	adds	r3, #3
  401084:	73bb      	strb	r3, [r7, #14]

		crc = sum8(p, len);
  401086:	7bbb      	ldrb	r3, [r7, #14]
  401088:	4619      	mov	r1, r3
  40108a:	6978      	ldr	r0, [r7, #20]
  40108c:	4b26      	ldr	r3, [pc, #152]	; (401128 <parse_serial_packet+0x10c>)
  40108e:	4798      	blx	r3
  401090:	4603      	mov	r3, r0
  401092:	737b      	strb	r3, [r7, #13]

		if(*(p + len) != crc) {
  401094:	7bbb      	ldrb	r3, [r7, #14]
  401096:	697a      	ldr	r2, [r7, #20]
  401098:	4413      	add	r3, r2
  40109a:	781b      	ldrb	r3, [r3, #0]
  40109c:	7b7a      	ldrb	r2, [r7, #13]
  40109e:	429a      	cmp	r2, r3
  4010a0:	d00c      	beq.n	4010bc <parse_serial_packet+0xa0>
			resp = CMD_CRC_ERROR;
  4010a2:	2302      	movs	r3, #2
  4010a4:	73fb      	strb	r3, [r7, #15]
			printf("Invalid CRC, Received CRC(0x%x), Calculated CRC(0x%x).\r\n", *(p + len), crc);
  4010a6:	7bbb      	ldrb	r3, [r7, #14]
  4010a8:	697a      	ldr	r2, [r7, #20]
  4010aa:	4413      	add	r3, r2
  4010ac:	781b      	ldrb	r3, [r3, #0]
  4010ae:	4619      	mov	r1, r3
  4010b0:	7b7b      	ldrb	r3, [r7, #13]
  4010b2:	461a      	mov	r2, r3
  4010b4:	481d      	ldr	r0, [pc, #116]	; (40112c <parse_serial_packet+0x110>)
  4010b6:	4b18      	ldr	r3, [pc, #96]	; (401118 <parse_serial_packet+0xfc>)
  4010b8:	4798      	blx	r3
			//serial_resp_out(CMD_PACKET_ERROR_RESP, CMD_CRC_ERROR);
			return;
  4010ba:	e023      	b.n	401104 <parse_serial_packet+0xe8>
		}
		cmdid = *(p + 3);
  4010bc:	697b      	ldr	r3, [r7, #20]
  4010be:	78db      	ldrb	r3, [r3, #3]
  4010c0:	733b      	strb	r3, [r7, #12]
		data = p + 4;
  4010c2:	697b      	ldr	r3, [r7, #20]
  4010c4:	3304      	adds	r3, #4
  4010c6:	613b      	str	r3, [r7, #16]
		len = *(p + 1 + 1) - 1;
  4010c8:	697b      	ldr	r3, [r7, #20]
  4010ca:	3302      	adds	r3, #2
  4010cc:	781b      	ldrb	r3, [r3, #0]
  4010ce:	3b01      	subs	r3, #1
  4010d0:	73bb      	strb	r3, [r7, #14]
		execute_serial_cmd(cmdid, data, len);
  4010d2:	7bba      	ldrb	r2, [r7, #14]
  4010d4:	7b3b      	ldrb	r3, [r7, #12]
  4010d6:	6939      	ldr	r1, [r7, #16]
  4010d8:	4618      	mov	r0, r3
  4010da:	4b15      	ldr	r3, [pc, #84]	; (401130 <parse_serial_packet+0x114>)
  4010dc:	4798      	blx	r3
		//in case two packet coming together
		len = *(p + 1 + 1) + 4;
  4010de:	697b      	ldr	r3, [r7, #20]
  4010e0:	3302      	adds	r3, #2
  4010e2:	781b      	ldrb	r3, [r3, #0]
  4010e4:	3304      	adds	r3, #4
  4010e6:	73bb      	strb	r3, [r7, #14]
		p = p + len;
  4010e8:	7bbb      	ldrb	r3, [r7, #14]
  4010ea:	697a      	ldr	r2, [r7, #20]
  4010ec:	4413      	add	r3, r2
  4010ee:	617b      	str	r3, [r7, #20]
		buflen = buflen - len;
  4010f0:	78fa      	ldrb	r2, [r7, #3]
  4010f2:	7bbb      	ldrb	r3, [r7, #14]
  4010f4:	1ad3      	subs	r3, r2, r3
  4010f6:	70fb      	strb	r3, [r7, #3]
	uint8_t len, crc, cmdid;
	
	byte2hexstrstr(buf, buflen, serial_buf_test, 256);
	printf ("Serial IN(%d): %s\r\n", buflen, serial_buf_test);
	
	while(buflen > 3) {
  4010f8:	78fb      	ldrb	r3, [r7, #3]
  4010fa:	2b03      	cmp	r3, #3
  4010fc:	d8a8      	bhi.n	401050 <parse_serial_packet+0x34>
		//in case two packet coming together
		len = *(p + 1 + 1) + 4;
		p = p + len;
		buflen = buflen - len;
	}
	return;
  4010fe:	bf00      	nop
  401100:	e000      	b.n	401104 <parse_serial_packet+0xe8>
	printf ("Serial IN(%d): %s\r\n", buflen, serial_buf_test);
	
	while(buflen > 3) {
		if(*p != SERIAL_SOF) {
			if (uart_ready == 0)
				return;
  401102:	bf00      	nop
		len = *(p + 1 + 1) + 4;
		p = p + len;
		buflen = buflen - len;
	}
	return;
}
  401104:	371c      	adds	r7, #28
  401106:	46bd      	mov	sp, r7
  401108:	bd90      	pop	{r4, r7, pc}
  40110a:	bf00      	nop
  40110c:	20019fb4 	.word	0x20019fb4
  401110:	004006bd 	.word	0x004006bd
  401114:	0040d7f0 	.word	0x0040d7f0
  401118:	0040a671 	.word	0x0040a671
  40111c:	2000124a 	.word	0x2000124a
  401120:	0040d804 	.word	0x0040d804
  401124:	00400a49 	.word	0x00400a49
  401128:	00400971 	.word	0x00400971
  40112c:	0040d828 	.word	0x0040d828
  401130:	00400d11 	.word	0x00400d11

00401134 <wifi_in>:

void wifi_in(void *parameter)
{
  401134:	b590      	push	{r4, r7, lr}
  401136:	b085      	sub	sp, #20
  401138:	af00      	add	r7, sp, #0
  40113a:	6078      	str	r0, [r7, #4]
	serial_in_pk_t *in_data = NULL;
  40113c:	2300      	movs	r3, #0
  40113e:	60fb      	str	r3, [r7, #12]
	wifi_module_reset();
  401140:	4b0c      	ldr	r3, [pc, #48]	; (401174 <wifi_in+0x40>)
  401142:	4798      	blx	r3
	printf("wifi_in task started\r\n");
  401144:	480c      	ldr	r0, [pc, #48]	; (401178 <wifi_in+0x44>)
  401146:	4b0d      	ldr	r3, [pc, #52]	; (40117c <wifi_in+0x48>)
  401148:	4798      	blx	r3

	for(;;) {
		xQueueReceive(serial_in_queue, &in_data, portMAX_DELAY);
  40114a:	4b0d      	ldr	r3, [pc, #52]	; (401180 <wifi_in+0x4c>)
  40114c:	6818      	ldr	r0, [r3, #0]
  40114e:	f107 010c 	add.w	r1, r7, #12
  401152:	2300      	movs	r3, #0
  401154:	f04f 32ff 	mov.w	r2, #4294967295
  401158:	4c0a      	ldr	r4, [pc, #40]	; (401184 <wifi_in+0x50>)
  40115a:	47a0      	blx	r4
		parse_serial_packet(in_data->buf, in_data->len);
  40115c:	68fb      	ldr	r3, [r7, #12]
  40115e:	461a      	mov	r2, r3
  401160:	68fb      	ldr	r3, [r7, #12]
  401162:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
  401166:	b2db      	uxtb	r3, r3
  401168:	4619      	mov	r1, r3
  40116a:	4610      	mov	r0, r2
  40116c:	4b06      	ldr	r3, [pc, #24]	; (401188 <wifi_in+0x54>)
  40116e:	4798      	blx	r3
	}
  401170:	e7eb      	b.n	40114a <wifi_in+0x16>
  401172:	bf00      	nop
  401174:	00400579 	.word	0x00400579
  401178:	0040d864 	.word	0x0040d864
  40117c:	0040a671 	.word	0x0040a671
  401180:	20000a20 	.word	0x20000a20
  401184:	0040212d 	.word	0x0040212d
  401188:	0040101d 	.word	0x0040101d

0040118c <vLedModeCallback>:
}

static void vLedModeCallback( xTimerHandle pxTimer )
{
  40118c:	b580      	push	{r7, lr}
  40118e:	b082      	sub	sp, #8
  401190:	af00      	add	r7, sp, #0
  401192:	6078      	str	r0, [r7, #4]
	switch(led_blinking_mode){
  401194:	4b20      	ldr	r3, [pc, #128]	; (401218 <vLedModeCallback+0x8c>)
  401196:	781b      	ldrb	r3, [r3, #0]
  401198:	3b01      	subs	r3, #1
  40119a:	2b03      	cmp	r3, #3
  40119c:	d836      	bhi.n	40120c <vLedModeCallback+0x80>
  40119e:	a201      	add	r2, pc, #4	; (adr r2, 4011a4 <vLedModeCallback+0x18>)
  4011a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4011a4:	004011b5 	.word	0x004011b5
  4011a8:	004011e1 	.word	0x004011e1
  4011ac:	004011f7 	.word	0x004011f7
  4011b0:	004011cb 	.word	0x004011cb
		case LED_MODE_CONNECT:
		{
			LED_Toggle(LED1);
  4011b4:	2010      	movs	r0, #16
  4011b6:	4b19      	ldr	r3, [pc, #100]	; (40121c <vLedModeCallback+0x90>)
  4011b8:	4798      	blx	r3
			led_state = led_state^1;
  4011ba:	4b19      	ldr	r3, [pc, #100]	; (401220 <vLedModeCallback+0x94>)
  4011bc:	781b      	ldrb	r3, [r3, #0]
  4011be:	f083 0301 	eor.w	r3, r3, #1
  4011c2:	b2da      	uxtb	r2, r3
  4011c4:	4b16      	ldr	r3, [pc, #88]	; (401220 <vLedModeCallback+0x94>)
  4011c6:	701a      	strb	r2, [r3, #0]
			break;
  4011c8:	e021      	b.n	40120e <vLedModeCallback+0x82>
		}
		case LED_MODE_OTAU:
		{
			LED_Toggle(LED1);
  4011ca:	2010      	movs	r0, #16
  4011cc:	4b13      	ldr	r3, [pc, #76]	; (40121c <vLedModeCallback+0x90>)
  4011ce:	4798      	blx	r3
			led_state = led_state^1;
  4011d0:	4b13      	ldr	r3, [pc, #76]	; (401220 <vLedModeCallback+0x94>)
  4011d2:	781b      	ldrb	r3, [r3, #0]
  4011d4:	f083 0301 	eor.w	r3, r3, #1
  4011d8:	b2da      	uxtb	r2, r3
  4011da:	4b11      	ldr	r3, [pc, #68]	; (401220 <vLedModeCallback+0x94>)
  4011dc:	701a      	strb	r2, [r3, #0]
			break;
  4011de:	e016      	b.n	40120e <vLedModeCallback+0x82>
		}
		case LED_MODE_OFF:
		{
			LED_Off(LED1);
  4011e0:	2100      	movs	r1, #0
  4011e2:	2010      	movs	r0, #16
  4011e4:	4b0f      	ldr	r3, [pc, #60]	; (401224 <vLedModeCallback+0x98>)
  4011e6:	4798      	blx	r3
			led_state = 0;
  4011e8:	4b0d      	ldr	r3, [pc, #52]	; (401220 <vLedModeCallback+0x94>)
  4011ea:	2200      	movs	r2, #0
  4011ec:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_NONE;
  4011ee:	4b0a      	ldr	r3, [pc, #40]	; (401218 <vLedModeCallback+0x8c>)
  4011f0:	2200      	movs	r2, #0
  4011f2:	701a      	strb	r2, [r3, #0]
			break;
  4011f4:	e00b      	b.n	40120e <vLedModeCallback+0x82>
		}
		case LED_MODE_ON:
		{
			LED_On(LED1);
  4011f6:	2101      	movs	r1, #1
  4011f8:	2010      	movs	r0, #16
  4011fa:	4b0a      	ldr	r3, [pc, #40]	; (401224 <vLedModeCallback+0x98>)
  4011fc:	4798      	blx	r3
			led_state = 1;
  4011fe:	4b08      	ldr	r3, [pc, #32]	; (401220 <vLedModeCallback+0x94>)
  401200:	2201      	movs	r2, #1
  401202:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_NONE;
  401204:	4b04      	ldr	r3, [pc, #16]	; (401218 <vLedModeCallback+0x8c>)
  401206:	2200      	movs	r2, #0
  401208:	701a      	strb	r2, [r3, #0]
			break;
  40120a:	e000      	b.n	40120e <vLedModeCallback+0x82>
		}
		default:
		break;
  40120c:	bf00      	nop
	}
	//sendback_temperature ();
}
  40120e:	bf00      	nop
  401210:	3708      	adds	r7, #8
  401212:	46bd      	mov	sp, r7
  401214:	bd80      	pop	{r7, pc}
  401216:	bf00      	nop
  401218:	20000100 	.word	0x20000100
  40121c:	00400509 	.word	0x00400509
  401220:	20001244 	.word	0x20001244
  401224:	0040044d 	.word	0x0040044d

00401228 <vConfigModeCallback>:

static void vConfigModeCallback( xTimerHandle pxTimer )
{
  401228:	b590      	push	{r4, r7, lr}
  40122a:	b087      	sub	sp, #28
  40122c:	af02      	add	r7, sp, #8
  40122e:	6078      	str	r0, [r7, #4]
	
	static uint8_t pkt_buf[16];
	static uint16_t pkt_len;

	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  401230:	4b36      	ldr	r3, [pc, #216]	; (40130c <vConfigModeCallback+0xe4>)
  401232:	60fb      	str	r3, [r7, #12]
	
	
	vPortEnterCritical();
  401234:	4b36      	ldr	r3, [pc, #216]	; (401310 <vConfigModeCallback+0xe8>)
  401236:	4798      	blx	r3
	count++;
  401238:	4b36      	ldr	r3, [pc, #216]	; (401314 <vConfigModeCallback+0xec>)
  40123a:	781b      	ldrb	r3, [r3, #0]
  40123c:	3301      	adds	r3, #1
  40123e:	b2da      	uxtb	r2, r3
  401240:	4b34      	ldr	r3, [pc, #208]	; (401314 <vConfigModeCallback+0xec>)
  401242:	701a      	strb	r2, [r3, #0]
	vPortExitCritical();
  401244:	4b34      	ldr	r3, [pc, #208]	; (401318 <vConfigModeCallback+0xf0>)
  401246:	4798      	blx	r3
	
	if(!ioport_get_pin_level(BUTTON_0_PIN)){
  401248:	2020      	movs	r0, #32
  40124a:	4b34      	ldr	r3, [pc, #208]	; (40131c <vConfigModeCallback+0xf4>)
  40124c:	4798      	blx	r3
  40124e:	4603      	mov	r3, r0
  401250:	f083 0301 	eor.w	r3, r3, #1
  401254:	b2db      	uxtb	r3, r3
  401256:	2b00      	cmp	r3, #0
  401258:	d014      	beq.n	401284 <vConfigModeCallback+0x5c>
		if(count >= 5){
  40125a:	4b2e      	ldr	r3, [pc, #184]	; (401314 <vConfigModeCallback+0xec>)
  40125c:	781b      	ldrb	r3, [r3, #0]
  40125e:	2b04      	cmp	r3, #4
  401260:	d909      	bls.n	401276 <vConfigModeCallback+0x4e>
			printf("enter config mode\r\n");
  401262:	482f      	ldr	r0, [pc, #188]	; (401320 <vConfigModeCallback+0xf8>)
  401264:	4b2f      	ldr	r3, [pc, #188]	; (401324 <vConfigModeCallback+0xfc>)
  401266:	4798      	blx	r3
			button_mode = ENTER_CONFIG_MODE;
  401268:	4b2f      	ldr	r3, [pc, #188]	; (401328 <vConfigModeCallback+0x100>)
  40126a:	2200      	movs	r2, #0
  40126c:	701a      	strb	r2, [r3, #0]
			led_blinking_mode = LED_MODE_ON;
  40126e:	4b2f      	ldr	r3, [pc, #188]	; (40132c <vConfigModeCallback+0x104>)
  401270:	2203      	movs	r2, #3
  401272:	701a      	strb	r2, [r3, #0]
		count = 0;
		vPortExitCritical();
		button_mode = ENTER_GENERAL_MODE;
		xTimerStop(xConfigTimer, 0);
	}
}
  401274:	e046      	b.n	401304 <vConfigModeCallback+0xdc>
			printf("enter config mode\r\n");
			button_mode = ENTER_CONFIG_MODE;
			led_blinking_mode = LED_MODE_ON;
		}
		else {
			printf("enter test command mode\r\n");
  401276:	482e      	ldr	r0, [pc, #184]	; (401330 <vConfigModeCallback+0x108>)
  401278:	4b2a      	ldr	r3, [pc, #168]	; (401324 <vConfigModeCallback+0xfc>)
  40127a:	4798      	blx	r3
			button_mode = ENTER_GENERAL_MODE;
  40127c:	4b2a      	ldr	r3, [pc, #168]	; (401328 <vConfigModeCallback+0x100>)
  40127e:	2201      	movs	r2, #1
  401280:	701a      	strb	r2, [r3, #0]
		count = 0;
		vPortExitCritical();
		button_mode = ENTER_GENERAL_MODE;
		xTimerStop(xConfigTimer, 0);
	}
}
  401282:	e03f      	b.n	401304 <vConfigModeCallback+0xdc>
			button_mode = ENTER_GENERAL_MODE;
		}
	}
	else{
		//button released, exit FN mode
		if(button_mode == ENTER_CONFIG_MODE){
  401284:	4b28      	ldr	r3, [pc, #160]	; (401328 <vConfigModeCallback+0x100>)
  401286:	781b      	ldrb	r3, [r3, #0]
  401288:	2b00      	cmp	r3, #0
  40128a:	d11f      	bne.n	4012cc <vConfigModeCallback+0xa4>
			printf("perform config mode\r\n");
  40128c:	4829      	ldr	r0, [pc, #164]	; (401334 <vConfigModeCallback+0x10c>)
  40128e:	4b25      	ldr	r3, [pc, #148]	; (401324 <vConfigModeCallback+0xfc>)
  401290:	4798      	blx	r3
			led_blinking_mode = LED_MODE_CONNECT;
  401292:	4b26      	ldr	r3, [pc, #152]	; (40132c <vConfigModeCallback+0x104>)
  401294:	2201      	movs	r2, #1
  401296:	701a      	strb	r2, [r3, #0]
			pkt_len = form_serial_packet(CUSTOMIZE_CMD_FACTORY_RESET, NULL, 0, pkt_buf);
  401298:	4b27      	ldr	r3, [pc, #156]	; (401338 <vConfigModeCallback+0x110>)
  40129a:	2200      	movs	r2, #0
  40129c:	2100      	movs	r1, #0
  40129e:	2002      	movs	r0, #2
  4012a0:	4c26      	ldr	r4, [pc, #152]	; (40133c <vConfigModeCallback+0x114>)
  4012a2:	47a0      	blx	r4
  4012a4:	4603      	mov	r3, r0
  4012a6:	461a      	mov	r2, r3
  4012a8:	4b25      	ldr	r3, [pc, #148]	; (401340 <vConfigModeCallback+0x118>)
  4012aa:	801a      	strh	r2, [r3, #0]
			out_data->buf = pkt_buf;
  4012ac:	68fb      	ldr	r3, [r7, #12]
  4012ae:	4a22      	ldr	r2, [pc, #136]	; (401338 <vConfigModeCallback+0x110>)
  4012b0:	601a      	str	r2, [r3, #0]
			out_data->len = pkt_len;
  4012b2:	68fb      	ldr	r3, [r7, #12]
  4012b4:	4a22      	ldr	r2, [pc, #136]	; (401340 <vConfigModeCallback+0x118>)
  4012b6:	8812      	ldrh	r2, [r2, #0]
  4012b8:	605a      	str	r2, [r3, #4]
			xQueueSend(serial_out_queue, &out_data, 0);
  4012ba:	4b22      	ldr	r3, [pc, #136]	; (401344 <vConfigModeCallback+0x11c>)
  4012bc:	6818      	ldr	r0, [r3, #0]
  4012be:	f107 010c 	add.w	r1, r7, #12
  4012c2:	2300      	movs	r3, #0
  4012c4:	2200      	movs	r2, #0
  4012c6:	4c20      	ldr	r4, [pc, #128]	; (401348 <vConfigModeCallback+0x120>)
  4012c8:	47a0      	blx	r4
  4012ca:	e008      	b.n	4012de <vConfigModeCallback+0xb6>
		}
		else if (button_mode == ENTER_GENERAL_MODE){
  4012cc:	4b16      	ldr	r3, [pc, #88]	; (401328 <vConfigModeCallback+0x100>)
  4012ce:	781b      	ldrb	r3, [r3, #0]
  4012d0:	2b01      	cmp	r3, #1
  4012d2:	d104      	bne.n	4012de <vConfigModeCallback+0xb6>
			printf("perform test command mode\r\n");	
  4012d4:	481d      	ldr	r0, [pc, #116]	; (40134c <vConfigModeCallback+0x124>)
  4012d6:	4b13      	ldr	r3, [pc, #76]	; (401324 <vConfigModeCallback+0xfc>)
  4012d8:	4798      	blx	r3
			startPicture();
  4012da:	4b1d      	ldr	r3, [pc, #116]	; (401350 <vConfigModeCallback+0x128>)
  4012dc:	4798      	blx	r3
		}
		vPortEnterCritical();
  4012de:	4b0c      	ldr	r3, [pc, #48]	; (401310 <vConfigModeCallback+0xe8>)
  4012e0:	4798      	blx	r3
		count = 0;
  4012e2:	4b0c      	ldr	r3, [pc, #48]	; (401314 <vConfigModeCallback+0xec>)
  4012e4:	2200      	movs	r2, #0
  4012e6:	701a      	strb	r2, [r3, #0]
		vPortExitCritical();
  4012e8:	4b0b      	ldr	r3, [pc, #44]	; (401318 <vConfigModeCallback+0xf0>)
  4012ea:	4798      	blx	r3
		button_mode = ENTER_GENERAL_MODE;
  4012ec:	4b0e      	ldr	r3, [pc, #56]	; (401328 <vConfigModeCallback+0x100>)
  4012ee:	2201      	movs	r2, #1
  4012f0:	701a      	strb	r2, [r3, #0]
		xTimerStop(xConfigTimer, 0);
  4012f2:	4b18      	ldr	r3, [pc, #96]	; (401354 <vConfigModeCallback+0x12c>)
  4012f4:	6818      	ldr	r0, [r3, #0]
  4012f6:	2300      	movs	r3, #0
  4012f8:	9300      	str	r3, [sp, #0]
  4012fa:	2300      	movs	r3, #0
  4012fc:	2200      	movs	r2, #0
  4012fe:	2101      	movs	r1, #1
  401300:	4c15      	ldr	r4, [pc, #84]	; (401358 <vConfigModeCallback+0x130>)
  401302:	47a0      	blx	r4
	}
}
  401304:	bf00      	nop
  401306:	3714      	adds	r7, #20
  401308:	46bd      	mov	sp, r7
  40130a:	bd90      	pop	{r4, r7, pc}
  40130c:	20001370 	.word	0x20001370
  401310:	004019b1 	.word	0x004019b1
  401314:	2000137c 	.word	0x2000137c
  401318:	004019d1 	.word	0x004019d1
  40131c:	004004b9 	.word	0x004004b9
  401320:	0040d87c 	.word	0x0040d87c
  401324:	0040a671 	.word	0x0040a671
  401328:	2000010c 	.word	0x2000010c
  40132c:	20000100 	.word	0x20000100
  401330:	0040d890 	.word	0x0040d890
  401334:	0040d8ac 	.word	0x0040d8ac
  401338:	20001380 	.word	0x20001380
  40133c:	004009b1 	.word	0x004009b1
  401340:	20001390 	.word	0x20001390
  401344:	20000a24 	.word	0x20000a24
  401348:	00401ef5 	.word	0x00401ef5
  40134c:	0040d8c4 	.word	0x0040d8c4
  401350:	00400cf1 	.word	0x00400cf1
  401354:	20000a28 	.word	0x20000a28
  401358:	00403491 	.word	0x00403491

0040135c <wifi_task>:

void wifi_task(void *parameter)
{
  40135c:	b590      	push	{r4, r7, lr}
  40135e:	b08b      	sub	sp, #44	; 0x2c
  401360:	af04      	add	r7, sp, #16
  401362:	6078      	str	r0, [r7, #4]
	(void) parameter;
	Pdc *p_pdc = NULL;
  401364:	2300      	movs	r3, #0
  401366:	617b      	str	r3, [r7, #20]
	pdc_packet_t packet;
	serial_out_pk_t *out_data = NULL;
  401368:	2300      	movs	r3, #0
  40136a:	60bb      	str	r3, [r7, #8]

	
	xConfigTimer = xTimerCreate("xConfigTimer", 1000 , pdTRUE, ( void * ) 0, vConfigModeCallback);
  40136c:	4b46      	ldr	r3, [pc, #280]	; (401488 <wifi_task+0x12c>)
  40136e:	9300      	str	r3, [sp, #0]
  401370:	2300      	movs	r3, #0
  401372:	2201      	movs	r2, #1
  401374:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401378:	4844      	ldr	r0, [pc, #272]	; (40148c <wifi_task+0x130>)
  40137a:	4c45      	ldr	r4, [pc, #276]	; (401490 <wifi_task+0x134>)
  40137c:	47a0      	blx	r4
  40137e:	4602      	mov	r2, r0
  401380:	4b44      	ldr	r3, [pc, #272]	; (401494 <wifi_task+0x138>)
  401382:	601a      	str	r2, [r3, #0]
	if(xConfigTimer == NULL ){
  401384:	4b43      	ldr	r3, [pc, #268]	; (401494 <wifi_task+0x138>)
  401386:	681b      	ldr	r3, [r3, #0]
  401388:	2b00      	cmp	r3, #0
  40138a:	d102      	bne.n	401392 <wifi_task+0x36>
		printf("xConfigTimer create failed.\r\n");
  40138c:	4842      	ldr	r0, [pc, #264]	; (401498 <wifi_task+0x13c>)
  40138e:	4b43      	ldr	r3, [pc, #268]	; (40149c <wifi_task+0x140>)
  401390:	4798      	blx	r3
	}
	
	xLedModeTimer = xTimerCreate("xLedTimer", 2500 , pdTRUE, ( void * ) 0, vLedModeCallback);
  401392:	4b43      	ldr	r3, [pc, #268]	; (4014a0 <wifi_task+0x144>)
  401394:	9300      	str	r3, [sp, #0]
  401396:	2300      	movs	r3, #0
  401398:	2201      	movs	r2, #1
  40139a:	f640 11c4 	movw	r1, #2500	; 0x9c4
  40139e:	4841      	ldr	r0, [pc, #260]	; (4014a4 <wifi_task+0x148>)
  4013a0:	4c3b      	ldr	r4, [pc, #236]	; (401490 <wifi_task+0x134>)
  4013a2:	47a0      	blx	r4
  4013a4:	4602      	mov	r2, r0
  4013a6:	4b40      	ldr	r3, [pc, #256]	; (4014a8 <wifi_task+0x14c>)
  4013a8:	601a      	str	r2, [r3, #0]
	if(xLedModeTimer != NULL ){
  4013aa:	4b3f      	ldr	r3, [pc, #252]	; (4014a8 <wifi_task+0x14c>)
  4013ac:	681b      	ldr	r3, [r3, #0]
  4013ae:	2b00      	cmp	r3, #0
  4013b0:	d00c      	beq.n	4013cc <wifi_task+0x70>
		xTimerStart(xLedModeTimer, 0 );
  4013b2:	4b3d      	ldr	r3, [pc, #244]	; (4014a8 <wifi_task+0x14c>)
  4013b4:	681c      	ldr	r4, [r3, #0]
  4013b6:	4b3d      	ldr	r3, [pc, #244]	; (4014ac <wifi_task+0x150>)
  4013b8:	4798      	blx	r3
  4013ba:	4602      	mov	r2, r0
  4013bc:	2300      	movs	r3, #0
  4013be:	9300      	str	r3, [sp, #0]
  4013c0:	2300      	movs	r3, #0
  4013c2:	2100      	movs	r1, #0
  4013c4:	4620      	mov	r0, r4
  4013c6:	4c3a      	ldr	r4, [pc, #232]	; (4014b0 <wifi_task+0x154>)
  4013c8:	47a0      	blx	r4
  4013ca:	e002      	b.n	4013d2 <wifi_task+0x76>
	}
	else{
		printf("xLedModeTimer create failed.\r\n");
  4013cc:	4839      	ldr	r0, [pc, #228]	; (4014b4 <wifi_task+0x158>)
  4013ce:	4b33      	ldr	r3, [pc, #204]	; (40149c <wifi_task+0x140>)
  4013d0:	4798      	blx	r3
	}

	printf("serial_out task started\r\n");
  4013d2:	4839      	ldr	r0, [pc, #228]	; (4014b8 <wifi_task+0x15c>)
  4013d4:	4b31      	ldr	r3, [pc, #196]	; (40149c <wifi_task+0x140>)
  4013d6:	4798      	blx	r3
	

	serial_in_queue = xQueueCreate(SERIAL_IN_QUEUE_LEN, sizeof(void *));
  4013d8:	2200      	movs	r2, #0
  4013da:	2104      	movs	r1, #4
  4013dc:	2001      	movs	r0, #1
  4013de:	4b37      	ldr	r3, [pc, #220]	; (4014bc <wifi_task+0x160>)
  4013e0:	4798      	blx	r3
  4013e2:	4602      	mov	r2, r0
  4013e4:	4b36      	ldr	r3, [pc, #216]	; (4014c0 <wifi_task+0x164>)
  4013e6:	601a      	str	r2, [r3, #0]
	if(serial_in_queue == NULL) {
  4013e8:	4b35      	ldr	r3, [pc, #212]	; (4014c0 <wifi_task+0x164>)
  4013ea:	681b      	ldr	r3, [r3, #0]
  4013ec:	2b00      	cmp	r3, #0
  4013ee:	d102      	bne.n	4013f6 <wifi_task+0x9a>
		printf("Serial Queue In create failed\r\n");
  4013f0:	4834      	ldr	r0, [pc, #208]	; (4014c4 <wifi_task+0x168>)
  4013f2:	4b2a      	ldr	r3, [pc, #168]	; (40149c <wifi_task+0x140>)
  4013f4:	4798      	blx	r3
		//while(true);
	}
	serial_out_queue = xQueueCreate(SERIAL_OUT_QUEUE_LEN, sizeof(void *));
  4013f6:	2200      	movs	r2, #0
  4013f8:	2104      	movs	r1, #4
  4013fa:	2001      	movs	r0, #1
  4013fc:	4b2f      	ldr	r3, [pc, #188]	; (4014bc <wifi_task+0x160>)
  4013fe:	4798      	blx	r3
  401400:	4602      	mov	r2, r0
  401402:	4b31      	ldr	r3, [pc, #196]	; (4014c8 <wifi_task+0x16c>)
  401404:	601a      	str	r2, [r3, #0]
	if(serial_out_queue == NULL) {
  401406:	4b30      	ldr	r3, [pc, #192]	; (4014c8 <wifi_task+0x16c>)
  401408:	681b      	ldr	r3, [r3, #0]
  40140a:	2b00      	cmp	r3, #0
  40140c:	d102      	bne.n	401414 <wifi_task+0xb8>
		printf("Serial Queue Out create failed\r\n");
  40140e:	482f      	ldr	r0, [pc, #188]	; (4014cc <wifi_task+0x170>)
  401410:	4b22      	ldr	r3, [pc, #136]	; (40149c <wifi_task+0x140>)
  401412:	4798      	blx	r3
		//while(true);
	}
	
	xTaskCreate(wifi_in, "wifi_in", WIFI_RECV_TASK_STACK_SIZE, NULL, WIFI_RECV_TASK_PRIORITY, NULL);
  401414:	2300      	movs	r3, #0
  401416:	9303      	str	r3, [sp, #12]
  401418:	2300      	movs	r3, #0
  40141a:	9302      	str	r3, [sp, #8]
  40141c:	2300      	movs	r3, #0
  40141e:	9301      	str	r3, [sp, #4]
  401420:	2305      	movs	r3, #5
  401422:	9300      	str	r3, [sp, #0]
  401424:	2300      	movs	r3, #0
  401426:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40142a:	4929      	ldr	r1, [pc, #164]	; (4014d0 <wifi_task+0x174>)
  40142c:	4829      	ldr	r0, [pc, #164]	; (4014d4 <wifi_task+0x178>)
  40142e:	4c2a      	ldr	r4, [pc, #168]	; (4014d8 <wifi_task+0x17c>)
  401430:	47a0      	blx	r4

	for(;;) {

		p_pdc = usart_get_pdc_base(WIFI_SERIAL_PORT);
  401432:	482a      	ldr	r0, [pc, #168]	; (4014dc <wifi_task+0x180>)
  401434:	4b2a      	ldr	r3, [pc, #168]	; (4014e0 <wifi_task+0x184>)
  401436:	4798      	blx	r3
  401438:	6178      	str	r0, [r7, #20]
		
		/* Pended here if no message received */
		xQueueReceive(serial_out_queue, &out_data, portMAX_DELAY);
  40143a:	4b23      	ldr	r3, [pc, #140]	; (4014c8 <wifi_task+0x16c>)
  40143c:	6818      	ldr	r0, [r3, #0]
  40143e:	f107 0108 	add.w	r1, r7, #8
  401442:	2300      	movs	r3, #0
  401444:	f04f 32ff 	mov.w	r2, #4294967295
  401448:	4c26      	ldr	r4, [pc, #152]	; (4014e4 <wifi_task+0x188>)
  40144a:	47a0      	blx	r4

		printf("Serial OUT(%d)\r\n", out_data->len);
  40144c:	68bb      	ldr	r3, [r7, #8]
  40144e:	685b      	ldr	r3, [r3, #4]
  401450:	4619      	mov	r1, r3
  401452:	4825      	ldr	r0, [pc, #148]	; (4014e8 <wifi_task+0x18c>)
  401454:	4b11      	ldr	r3, [pc, #68]	; (40149c <wifi_task+0x140>)
  401456:	4798      	blx	r3

		packet.ul_addr = (uint32_t)out_data->buf;
  401458:	68bb      	ldr	r3, [r7, #8]
  40145a:	681b      	ldr	r3, [r3, #0]
  40145c:	60fb      	str	r3, [r7, #12]
		packet.ul_size = out_data->len;
  40145e:	68bb      	ldr	r3, [r7, #8]
  401460:	685b      	ldr	r3, [r3, #4]
  401462:	613b      	str	r3, [r7, #16]
		
		pdc_tx_init(p_pdc, &packet, NULL);
  401464:	f107 030c 	add.w	r3, r7, #12
  401468:	2200      	movs	r2, #0
  40146a:	4619      	mov	r1, r3
  40146c:	6978      	ldr	r0, [r7, #20]
  40146e:	4b1f      	ldr	r3, [pc, #124]	; (4014ec <wifi_task+0x190>)
  401470:	4798      	blx	r3
		pdc_enable_transfer(p_pdc, PERIPH_PTCR_TXTEN);
  401472:	f44f 7180 	mov.w	r1, #256	; 0x100
  401476:	6978      	ldr	r0, [r7, #20]
  401478:	4b1d      	ldr	r3, [pc, #116]	; (4014f0 <wifi_task+0x194>)
  40147a:	4798      	blx	r3
		usart_enable_interrupt(WIFI_SERIAL_PORT, US_IER_ENDTX);
  40147c:	2110      	movs	r1, #16
  40147e:	4817      	ldr	r0, [pc, #92]	; (4014dc <wifi_task+0x180>)
  401480:	4b1c      	ldr	r3, [pc, #112]	; (4014f4 <wifi_task+0x198>)
  401482:	4798      	blx	r3

	}
  401484:	e7d5      	b.n	401432 <wifi_task+0xd6>
  401486:	bf00      	nop
  401488:	00401229 	.word	0x00401229
  40148c:	0040d8e0 	.word	0x0040d8e0
  401490:	00403411 	.word	0x00403411
  401494:	20000a28 	.word	0x20000a28
  401498:	0040d8f0 	.word	0x0040d8f0
  40149c:	0040a671 	.word	0x0040a671
  4014a0:	0040118d 	.word	0x0040118d
  4014a4:	0040d910 	.word	0x0040d910
  4014a8:	20000a2c 	.word	0x20000a2c
  4014ac:	00402919 	.word	0x00402919
  4014b0:	00403491 	.word	0x00403491
  4014b4:	0040d91c 	.word	0x0040d91c
  4014b8:	0040d93c 	.word	0x0040d93c
  4014bc:	00401e59 	.word	0x00401e59
  4014c0:	20000a20 	.word	0x20000a20
  4014c4:	0040d958 	.word	0x0040d958
  4014c8:	20000a24 	.word	0x20000a24
  4014cc:	0040d978 	.word	0x0040d978
  4014d0:	0040d99c 	.word	0x0040d99c
  4014d4:	00401135 	.word	0x00401135
  4014d8:	00402591 	.word	0x00402591
  4014dc:	4000c200 	.word	0x4000c200
  4014e0:	00408d15 	.word	0x00408d15
  4014e4:	0040212d 	.word	0x0040212d
  4014e8:	0040d9a4 	.word	0x0040d9a4
  4014ec:	00401601 	.word	0x00401601
  4014f0:	00401645 	.word	0x00401645
  4014f4:	00408bf1 	.word	0x00408bf1

004014f8 <vFNBtton_Click_Hook>:
}

void vFNBtton_Click_Hook( void )
{
  4014f8:	b590      	push	{r4, r7, lr}
  4014fa:	b085      	sub	sp, #20
  4014fc:	af02      	add	r7, sp, #8
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
  4014fe:	2300      	movs	r3, #0
  401500:	607b      	str	r3, [r7, #4]
	
	xTimerStartFromISR(xConfigTimer, &xHigherPriorityTaskWoken );
  401502:	4b0b      	ldr	r3, [pc, #44]	; (401530 <vFNBtton_Click_Hook+0x38>)
  401504:	681c      	ldr	r4, [r3, #0]
  401506:	4b0b      	ldr	r3, [pc, #44]	; (401534 <vFNBtton_Click_Hook+0x3c>)
  401508:	4798      	blx	r3
  40150a:	4601      	mov	r1, r0
  40150c:	1d3a      	adds	r2, r7, #4
  40150e:	2300      	movs	r3, #0
  401510:	9300      	str	r3, [sp, #0]
  401512:	4613      	mov	r3, r2
  401514:	460a      	mov	r2, r1
  401516:	2100      	movs	r1, #0
  401518:	4620      	mov	r0, r4
  40151a:	4c07      	ldr	r4, [pc, #28]	; (401538 <vFNBtton_Click_Hook+0x40>)
  40151c:	47a0      	blx	r4
	if(xHigherPriorityTaskWoken != pdFALSE) {
  40151e:	687b      	ldr	r3, [r7, #4]
  401520:	2b00      	cmp	r3, #0
  401522:	d001      	beq.n	401528 <vFNBtton_Click_Hook+0x30>
		vPortYieldFromISR();
  401524:	4b05      	ldr	r3, [pc, #20]	; (40153c <vFNBtton_Click_Hook+0x44>)
  401526:	4798      	blx	r3
	}
	
  401528:	bf00      	nop
  40152a:	370c      	adds	r7, #12
  40152c:	46bd      	mov	sp, r7
  40152e:	bd90      	pop	{r4, r7, pc}
  401530:	20000a28 	.word	0x20000a28
  401534:	00402945 	.word	0x00402945
  401538:	00403491 	.word	0x00403491
  40153c:	00401995 	.word	0x00401995

00401540 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401540:	b580      	push	{r7, lr}
  401542:	b086      	sub	sp, #24
  401544:	af00      	add	r7, sp, #0
  401546:	60f8      	str	r0, [r7, #12]
  401548:	60b9      	str	r1, [r7, #8]
  40154a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40154c:	2300      	movs	r3, #0
  40154e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401550:	68fb      	ldr	r3, [r7, #12]
  401552:	2b00      	cmp	r3, #0
  401554:	d012      	beq.n	40157c <_read+0x3c>
		return -1;
  401556:	f04f 33ff 	mov.w	r3, #4294967295
  40155a:	e013      	b.n	401584 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40155c:	4b0b      	ldr	r3, [pc, #44]	; (40158c <_read+0x4c>)
  40155e:	681b      	ldr	r3, [r3, #0]
  401560:	4a0b      	ldr	r2, [pc, #44]	; (401590 <_read+0x50>)
  401562:	6812      	ldr	r2, [r2, #0]
  401564:	68b9      	ldr	r1, [r7, #8]
  401566:	4610      	mov	r0, r2
  401568:	4798      	blx	r3
		ptr++;
  40156a:	68bb      	ldr	r3, [r7, #8]
  40156c:	3301      	adds	r3, #1
  40156e:	60bb      	str	r3, [r7, #8]
		nChars++;
  401570:	697b      	ldr	r3, [r7, #20]
  401572:	3301      	adds	r3, #1
  401574:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  401576:	687b      	ldr	r3, [r7, #4]
  401578:	3b01      	subs	r3, #1
  40157a:	607b      	str	r3, [r7, #4]
  40157c:	687b      	ldr	r3, [r7, #4]
  40157e:	2b00      	cmp	r3, #0
  401580:	dcec      	bgt.n	40155c <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  401582:	697b      	ldr	r3, [r7, #20]
}
  401584:	4618      	mov	r0, r3
  401586:	3718      	adds	r7, #24
  401588:	46bd      	mov	sp, r7
  40158a:	bd80      	pop	{r7, pc}
  40158c:	2001a0bc 	.word	0x2001a0bc
  401590:	2001a0c4 	.word	0x2001a0c4

00401594 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401594:	b580      	push	{r7, lr}
  401596:	b086      	sub	sp, #24
  401598:	af00      	add	r7, sp, #0
  40159a:	60f8      	str	r0, [r7, #12]
  40159c:	60b9      	str	r1, [r7, #8]
  40159e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4015a0:	2300      	movs	r3, #0
  4015a2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4015a4:	68fb      	ldr	r3, [r7, #12]
  4015a6:	2b01      	cmp	r3, #1
  4015a8:	d01e      	beq.n	4015e8 <_write+0x54>
  4015aa:	68fb      	ldr	r3, [r7, #12]
  4015ac:	2b02      	cmp	r3, #2
  4015ae:	d01b      	beq.n	4015e8 <_write+0x54>
  4015b0:	68fb      	ldr	r3, [r7, #12]
  4015b2:	2b03      	cmp	r3, #3
  4015b4:	d018      	beq.n	4015e8 <_write+0x54>
		return -1;
  4015b6:	f04f 33ff 	mov.w	r3, #4294967295
  4015ba:	e019      	b.n	4015f0 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4015bc:	4b0e      	ldr	r3, [pc, #56]	; (4015f8 <_write+0x64>)
  4015be:	681a      	ldr	r2, [r3, #0]
  4015c0:	4b0e      	ldr	r3, [pc, #56]	; (4015fc <_write+0x68>)
  4015c2:	6818      	ldr	r0, [r3, #0]
  4015c4:	68bb      	ldr	r3, [r7, #8]
  4015c6:	1c59      	adds	r1, r3, #1
  4015c8:	60b9      	str	r1, [r7, #8]
  4015ca:	781b      	ldrb	r3, [r3, #0]
  4015cc:	4619      	mov	r1, r3
  4015ce:	4790      	blx	r2
  4015d0:	4603      	mov	r3, r0
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	da02      	bge.n	4015dc <_write+0x48>
			return -1;
  4015d6:	f04f 33ff 	mov.w	r3, #4294967295
  4015da:	e009      	b.n	4015f0 <_write+0x5c>
		}
		++nChars;
  4015dc:	697b      	ldr	r3, [r7, #20]
  4015de:	3301      	adds	r3, #1
  4015e0:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4015e2:	687b      	ldr	r3, [r7, #4]
  4015e4:	3b01      	subs	r3, #1
  4015e6:	607b      	str	r3, [r7, #4]
  4015e8:	687b      	ldr	r3, [r7, #4]
  4015ea:	2b00      	cmp	r3, #0
  4015ec:	d1e6      	bne.n	4015bc <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4015ee:	697b      	ldr	r3, [r7, #20]
}
  4015f0:	4618      	mov	r0, r3
  4015f2:	3718      	adds	r7, #24
  4015f4:	46bd      	mov	sp, r7
  4015f6:	bd80      	pop	{r7, pc}
  4015f8:	2001a0c0 	.word	0x2001a0c0
  4015fc:	2001a0c4 	.word	0x2001a0c4

00401600 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  401600:	b480      	push	{r7}
  401602:	b085      	sub	sp, #20
  401604:	af00      	add	r7, sp, #0
  401606:	60f8      	str	r0, [r7, #12]
  401608:	60b9      	str	r1, [r7, #8]
  40160a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  40160c:	68bb      	ldr	r3, [r7, #8]
  40160e:	2b00      	cmp	r3, #0
  401610:	d007      	beq.n	401622 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  401612:	68bb      	ldr	r3, [r7, #8]
  401614:	681a      	ldr	r2, [r3, #0]
  401616:	68fb      	ldr	r3, [r7, #12]
  401618:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  40161a:	68bb      	ldr	r3, [r7, #8]
  40161c:	685a      	ldr	r2, [r3, #4]
  40161e:	68fb      	ldr	r3, [r7, #12]
  401620:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  401622:	687b      	ldr	r3, [r7, #4]
  401624:	2b00      	cmp	r3, #0
  401626:	d007      	beq.n	401638 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  401628:	687b      	ldr	r3, [r7, #4]
  40162a:	681a      	ldr	r2, [r3, #0]
  40162c:	68fb      	ldr	r3, [r7, #12]
  40162e:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  401630:	687b      	ldr	r3, [r7, #4]
  401632:	685a      	ldr	r2, [r3, #4]
  401634:	68fb      	ldr	r3, [r7, #12]
  401636:	61da      	str	r2, [r3, #28]
	}
}
  401638:	bf00      	nop
  40163a:	3714      	adds	r7, #20
  40163c:	46bd      	mov	sp, r7
  40163e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401642:	4770      	bx	lr

00401644 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  401644:	b480      	push	{r7}
  401646:	b083      	sub	sp, #12
  401648:	af00      	add	r7, sp, #0
  40164a:	6078      	str	r0, [r7, #4]
  40164c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40164e:	683a      	ldr	r2, [r7, #0]
  401650:	f240 1301 	movw	r3, #257	; 0x101
  401654:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  401656:	687a      	ldr	r2, [r7, #4]
  401658:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  40165a:	bf00      	nop
  40165c:	370c      	adds	r7, #12
  40165e:	46bd      	mov	sp, r7
  401660:	f85d 7b04 	ldr.w	r7, [sp], #4
  401664:	4770      	bx	lr
  401666:	bf00      	nop

00401668 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  401668:	b480      	push	{r7}
  40166a:	b083      	sub	sp, #12
  40166c:	af00      	add	r7, sp, #0
  40166e:	6078      	str	r0, [r7, #4]
  401670:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  401672:	683a      	ldr	r2, [r7, #0]
  401674:	f240 2302 	movw	r3, #514	; 0x202
  401678:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  40167a:	687a      	ldr	r2, [r7, #4]
  40167c:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  40167e:	bf00      	nop
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr
  40168a:	bf00      	nop

0040168c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  40168c:	b480      	push	{r7}
  40168e:	b083      	sub	sp, #12
  401690:	af00      	add	r7, sp, #0
  401692:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  401694:	687b      	ldr	r3, [r7, #4]
  401696:	f103 0208 	add.w	r2, r3, #8
  40169a:	687b      	ldr	r3, [r7, #4]
  40169c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40169e:	687b      	ldr	r3, [r7, #4]
  4016a0:	f04f 32ff 	mov.w	r2, #4294967295
  4016a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4016a6:	687b      	ldr	r3, [r7, #4]
  4016a8:	f103 0208 	add.w	r2, r3, #8
  4016ac:	687b      	ldr	r3, [r7, #4]
  4016ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4016b0:	687b      	ldr	r3, [r7, #4]
  4016b2:	f103 0208 	add.w	r2, r3, #8
  4016b6:	687b      	ldr	r3, [r7, #4]
  4016b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4016ba:	687b      	ldr	r3, [r7, #4]
  4016bc:	2200      	movs	r2, #0
  4016be:	601a      	str	r2, [r3, #0]
}
  4016c0:	bf00      	nop
  4016c2:	370c      	adds	r7, #12
  4016c4:	46bd      	mov	sp, r7
  4016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ca:	4770      	bx	lr

004016cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  4016cc:	b480      	push	{r7}
  4016ce:	b083      	sub	sp, #12
  4016d0:	af00      	add	r7, sp, #0
  4016d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4016d4:	687b      	ldr	r3, [r7, #4]
  4016d6:	2200      	movs	r2, #0
  4016d8:	611a      	str	r2, [r3, #16]
}
  4016da:	bf00      	nop
  4016dc:	370c      	adds	r7, #12
  4016de:	46bd      	mov	sp, r7
  4016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e4:	4770      	bx	lr
  4016e6:	bf00      	nop

004016e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  4016e8:	b480      	push	{r7}
  4016ea:	b085      	sub	sp, #20
  4016ec:	af00      	add	r7, sp, #0
  4016ee:	6078      	str	r0, [r7, #4]
  4016f0:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	685b      	ldr	r3, [r3, #4]
  4016f6:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4016f8:	68fb      	ldr	r3, [r7, #12]
  4016fa:	685a      	ldr	r2, [r3, #4]
  4016fc:	683b      	ldr	r3, [r7, #0]
  4016fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  401700:	687b      	ldr	r3, [r7, #4]
  401702:	685a      	ldr	r2, [r3, #4]
  401704:	683b      	ldr	r3, [r7, #0]
  401706:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401708:	68fb      	ldr	r3, [r7, #12]
  40170a:	685b      	ldr	r3, [r3, #4]
  40170c:	683a      	ldr	r2, [r7, #0]
  40170e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  401710:	68fb      	ldr	r3, [r7, #12]
  401712:	683a      	ldr	r2, [r7, #0]
  401714:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	683a      	ldr	r2, [r7, #0]
  40171a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40171c:	683b      	ldr	r3, [r7, #0]
  40171e:	687a      	ldr	r2, [r7, #4]
  401720:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  401722:	687b      	ldr	r3, [r7, #4]
  401724:	681b      	ldr	r3, [r3, #0]
  401726:	1c5a      	adds	r2, r3, #1
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	601a      	str	r2, [r3, #0]
}
  40172c:	bf00      	nop
  40172e:	3714      	adds	r7, #20
  401730:	46bd      	mov	sp, r7
  401732:	f85d 7b04 	ldr.w	r7, [sp], #4
  401736:	4770      	bx	lr

00401738 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  401738:	b480      	push	{r7}
  40173a:	b085      	sub	sp, #20
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
  401740:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  401742:	683b      	ldr	r3, [r7, #0]
  401744:	681b      	ldr	r3, [r3, #0]
  401746:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401748:	68bb      	ldr	r3, [r7, #8]
  40174a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40174e:	d103      	bne.n	401758 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  401750:	687b      	ldr	r3, [r7, #4]
  401752:	691b      	ldr	r3, [r3, #16]
  401754:	60fb      	str	r3, [r7, #12]
  401756:	e00c      	b.n	401772 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  401758:	687b      	ldr	r3, [r7, #4]
  40175a:	3308      	adds	r3, #8
  40175c:	60fb      	str	r3, [r7, #12]
  40175e:	e002      	b.n	401766 <vListInsert+0x2e>
  401760:	68fb      	ldr	r3, [r7, #12]
  401762:	685b      	ldr	r3, [r3, #4]
  401764:	60fb      	str	r3, [r7, #12]
  401766:	68fb      	ldr	r3, [r7, #12]
  401768:	685b      	ldr	r3, [r3, #4]
  40176a:	681a      	ldr	r2, [r3, #0]
  40176c:	68bb      	ldr	r3, [r7, #8]
  40176e:	429a      	cmp	r2, r3
  401770:	d9f6      	bls.n	401760 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401772:	68fb      	ldr	r3, [r7, #12]
  401774:	685a      	ldr	r2, [r3, #4]
  401776:	683b      	ldr	r3, [r7, #0]
  401778:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40177a:	683b      	ldr	r3, [r7, #0]
  40177c:	685b      	ldr	r3, [r3, #4]
  40177e:	683a      	ldr	r2, [r7, #0]
  401780:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401782:	683b      	ldr	r3, [r7, #0]
  401784:	68fa      	ldr	r2, [r7, #12]
  401786:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  401788:	68fb      	ldr	r3, [r7, #12]
  40178a:	683a      	ldr	r2, [r7, #0]
  40178c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40178e:	683b      	ldr	r3, [r7, #0]
  401790:	687a      	ldr	r2, [r7, #4]
  401792:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  401794:	687b      	ldr	r3, [r7, #4]
  401796:	681b      	ldr	r3, [r3, #0]
  401798:	1c5a      	adds	r2, r3, #1
  40179a:	687b      	ldr	r3, [r7, #4]
  40179c:	601a      	str	r2, [r3, #0]
}
  40179e:	bf00      	nop
  4017a0:	3714      	adds	r7, #20
  4017a2:	46bd      	mov	sp, r7
  4017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017a8:	4770      	bx	lr
  4017aa:	bf00      	nop

004017ac <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  4017ac:	b480      	push	{r7}
  4017ae:	b085      	sub	sp, #20
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4017b4:	687b      	ldr	r3, [r7, #4]
  4017b6:	685b      	ldr	r3, [r3, #4]
  4017b8:	687a      	ldr	r2, [r7, #4]
  4017ba:	6892      	ldr	r2, [r2, #8]
  4017bc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4017be:	687b      	ldr	r3, [r7, #4]
  4017c0:	689b      	ldr	r3, [r3, #8]
  4017c2:	687a      	ldr	r2, [r7, #4]
  4017c4:	6852      	ldr	r2, [r2, #4]
  4017c6:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  4017c8:	687b      	ldr	r3, [r7, #4]
  4017ca:	691b      	ldr	r3, [r3, #16]
  4017cc:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4017ce:	68fb      	ldr	r3, [r7, #12]
  4017d0:	685a      	ldr	r2, [r3, #4]
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	429a      	cmp	r2, r3
  4017d6:	d103      	bne.n	4017e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4017d8:	687b      	ldr	r3, [r7, #4]
  4017da:	689a      	ldr	r2, [r3, #8]
  4017dc:	68fb      	ldr	r3, [r7, #12]
  4017de:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	2200      	movs	r2, #0
  4017e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  4017e6:	68fb      	ldr	r3, [r7, #12]
  4017e8:	681b      	ldr	r3, [r3, #0]
  4017ea:	1e5a      	subs	r2, r3, #1
  4017ec:	68fb      	ldr	r3, [r7, #12]
  4017ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4017f0:	68fb      	ldr	r3, [r7, #12]
  4017f2:	681b      	ldr	r3, [r3, #0]
}
  4017f4:	4618      	mov	r0, r3
  4017f6:	3714      	adds	r7, #20
  4017f8:	46bd      	mov	sp, r7
  4017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017fe:	4770      	bx	lr

00401800 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	2b07      	cmp	r3, #7
  40180c:	d825      	bhi.n	40185a <osc_get_rate+0x5a>
  40180e:	a201      	add	r2, pc, #4	; (adr r2, 401814 <osc_get_rate+0x14>)
  401810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401814:	00401835 	.word	0x00401835
  401818:	0040183b 	.word	0x0040183b
  40181c:	00401841 	.word	0x00401841
  401820:	00401847 	.word	0x00401847
  401824:	0040184b 	.word	0x0040184b
  401828:	0040184f 	.word	0x0040184f
  40182c:	00401853 	.word	0x00401853
  401830:	00401857 	.word	0x00401857
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401834:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401838:	e010      	b.n	40185c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40183a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40183e:	e00d      	b.n	40185c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401840:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401844:	e00a      	b.n	40185c <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401846:	4b08      	ldr	r3, [pc, #32]	; (401868 <osc_get_rate+0x68>)
  401848:	e008      	b.n	40185c <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  40184a:	4b08      	ldr	r3, [pc, #32]	; (40186c <osc_get_rate+0x6c>)
  40184c:	e006      	b.n	40185c <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  40184e:	4b08      	ldr	r3, [pc, #32]	; (401870 <osc_get_rate+0x70>)
  401850:	e004      	b.n	40185c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401852:	2300      	movs	r3, #0
  401854:	e002      	b.n	40185c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401856:	2300      	movs	r3, #0
  401858:	e000      	b.n	40185c <osc_get_rate+0x5c>
#endif
	}

	return 0;
  40185a:	2300      	movs	r3, #0
}
  40185c:	4618      	mov	r0, r3
  40185e:	370c      	adds	r7, #12
  401860:	46bd      	mov	sp, r7
  401862:	f85d 7b04 	ldr.w	r7, [sp], #4
  401866:	4770      	bx	lr
  401868:	007a1200 	.word	0x007a1200
  40186c:	00f42400 	.word	0x00f42400
  401870:	016e3600 	.word	0x016e3600

00401874 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401874:	b580      	push	{r7, lr}
  401876:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401878:	2001      	movs	r0, #1
  40187a:	4b04      	ldr	r3, [pc, #16]	; (40188c <sysclk_get_main_hz+0x18>)
  40187c:	4798      	blx	r3
  40187e:	4602      	mov	r2, r0
  401880:	f640 3372 	movw	r3, #2930	; 0xb72
  401884:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401888:	4618      	mov	r0, r3
  40188a:	bd80      	pop	{r7, pc}
  40188c:	00401801 	.word	0x00401801

00401890 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401890:	b580      	push	{r7, lr}
  401892:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401894:	4b02      	ldr	r3, [pc, #8]	; (4018a0 <sysclk_get_cpu_hz+0x10>)
  401896:	4798      	blx	r3
  401898:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40189a:	4618      	mov	r0, r3
  40189c:	bd80      	pop	{r7, pc}
  40189e:	bf00      	nop
  4018a0:	00401875 	.word	0x00401875

004018a4 <pxPortInitialiseStack>:
/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack,
		pdTASK_CODE pxCode, void *pvParameters )
{
  4018a4:	b480      	push	{r7}
  4018a6:	b085      	sub	sp, #20
  4018a8:	af00      	add	r7, sp, #0
  4018aa:	60f8      	str	r0, [r7, #12]
  4018ac:	60b9      	str	r1, [r7, #8]
  4018ae:	607a      	str	r2, [r7, #4]
	* interrupt. */

	/* Offset added to account for the way the MCU uses the stack on
	* entry/exit
	* of interrupts, and to ensure alignment. */
	pxTopOfStack--;
  4018b0:	68fb      	ldr	r3, [r7, #12]
  4018b2:	3b04      	subs	r3, #4
  4018b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  4018b6:	68fb      	ldr	r3, [r7, #12]
  4018b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4018bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	3b04      	subs	r3, #4
  4018c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  4018c4:	68ba      	ldr	r2, [r7, #8]
  4018c6:	68fb      	ldr	r3, [r7, #12]
  4018c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  4018ca:	68fb      	ldr	r3, [r7, #12]
  4018cc:	3b04      	subs	r3, #4
  4018ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;    /* LR */
  4018d0:	68fb      	ldr	r3, [r7, #12]
  4018d2:	2200      	movs	r2, #0
  4018d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;    /* R12, R3, R2 and R1. */
  4018d6:	68fb      	ldr	r3, [r7, #12]
  4018d8:	3b14      	subs	r3, #20
  4018da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  4018dc:	687a      	ldr	r2, [r7, #4]
  4018de:	68fb      	ldr	r3, [r7, #12]
  4018e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	* own exec return value. */
	pxTopOfStack--;
  4018e2:	68fb      	ldr	r3, [r7, #12]
  4018e4:	3b04      	subs	r3, #4
  4018e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4018e8:	68fb      	ldr	r3, [r7, #12]
  4018ea:	f06f 0202 	mvn.w	r2, #2
  4018ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;    /* R11, R10, R9, R8, R7, R6, R5 and R4. */
  4018f0:	68fb      	ldr	r3, [r7, #12]
  4018f2:	3b20      	subs	r3, #32
  4018f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  4018f6:	68fb      	ldr	r3, [r7, #12]
}
  4018f8:	4618      	mov	r0, r3
  4018fa:	3714      	adds	r7, #20
  4018fc:	46bd      	mov	sp, r7
  4018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401902:	4770      	bx	lr

00401904 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  401904:	4b05      	ldr	r3, [pc, #20]	; (40191c <pxCurrentTCBConst2>)
  401906:	6819      	ldr	r1, [r3, #0]
  401908:	6808      	ldr	r0, [r1, #0]
  40190a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40190e:	f380 8809 	msr	PSP, r0
  401912:	f04f 0000 	mov.w	r0, #0
  401916:	f380 8811 	msr	BASEPRI, r0
  40191a:	4770      	bx	lr

0040191c <pxCurrentTCBConst2>:
  40191c:	200193a4 	.word	0x200193a4
		" bx r14                          \n"
		"                                   \n"
		" .align 2                        \n"
		"pxCurrentTCBConst2: .word pxCurrentTCB \n"
		);
}
  401920:	bf00      	nop
  401922:	bf00      	nop

00401924 <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  401924:	4804      	ldr	r0, [pc, #16]	; (401938 <prvPortStartFirstTask+0x14>)
  401926:	6800      	ldr	r0, [r0, #0]
  401928:	6800      	ldr	r0, [r0, #0]
  40192a:	f380 8808 	msr	MSP, r0
  40192e:	b662      	cpsie	i
  401930:	df00      	svc	0
  401932:	bf00      	nop
		" msr msp, r0             \n"                         /* Set the msp back to the start of the stack. */
		" cpsie i                 \n"                         /* Globally enable interrupts. */
		" svc 0                   \n"                         /* System call to start first task. */
		" nop                     \n"
		);
}
  401934:	bf00      	nop
  401936:	0000      	.short	0x0000
  401938:	e000ed08 	.word	0xe000ed08

0040193c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  40193c:	b580      	push	{r7, lr}
  40193e:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	* See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401940:	4a0e      	ldr	r2, [pc, #56]	; (40197c <xPortStartScheduler+0x40>)
  401942:	4b0e      	ldr	r3, [pc, #56]	; (40197c <xPortStartScheduler+0x40>)
  401944:	681b      	ldr	r3, [r3, #0]
  401946:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40194a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40194c:	4a0b      	ldr	r2, [pc, #44]	; (40197c <xPortStartScheduler+0x40>)
  40194e:	4b0b      	ldr	r3, [pc, #44]	; (40197c <xPortStartScheduler+0x40>)
  401950:	681b      	ldr	r3, [r3, #0]
  401952:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  401956:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	* here already. */
	vPortSetupTimerInterrupt();
  401958:	4b09      	ldr	r3, [pc, #36]	; (401980 <xPortStartScheduler+0x44>)
  40195a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  40195c:	4b09      	ldr	r3, [pc, #36]	; (401984 <xPortStartScheduler+0x48>)
  40195e:	2200      	movs	r2, #0
  401960:	601a      	str	r2, [r3, #0]

#if defined (__VFP_FP__) && !defined(__SOFTFP__)
	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  401962:	4b09      	ldr	r3, [pc, #36]	; (401988 <xPortStartScheduler+0x4c>)
  401964:	4798      	blx	r3
#endif

	/* Lazy save always. */
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  401966:	4a09      	ldr	r2, [pc, #36]	; (40198c <xPortStartScheduler+0x50>)
  401968:	4b08      	ldr	r3, [pc, #32]	; (40198c <xPortStartScheduler+0x50>)
  40196a:	681b      	ldr	r3, [r3, #0]
  40196c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401970:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  401972:	4b07      	ldr	r3, [pc, #28]	; (401990 <xPortStartScheduler+0x54>)
  401974:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  401976:	2300      	movs	r3, #0
}
  401978:	4618      	mov	r0, r3
  40197a:	bd80      	pop	{r7, pc}
  40197c:	e000ed20 	.word	0xe000ed20
  401980:	00401a99 	.word	0x00401a99
  401984:	20000110 	.word	0x20000110
  401988:	00401acd 	.word	0x00401acd
  40198c:	e000ef34 	.word	0xe000ef34
  401990:	00401925 	.word	0x00401925

00401994 <vPortYieldFromISR>:
}

/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  401994:	b480      	push	{r7}
  401996:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401998:	4b04      	ldr	r3, [pc, #16]	; (4019ac <vPortYieldFromISR+0x18>)
  40199a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40199e:	601a      	str	r2, [r3, #0]
}
  4019a0:	bf00      	nop
  4019a2:	46bd      	mov	sp, r7
  4019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a8:	4770      	bx	lr
  4019aa:	bf00      	nop
  4019ac:	e000ed04 	.word	0xe000ed04

004019b0 <vPortEnterCritical>:

/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4019b0:	b580      	push	{r7, lr}
  4019b2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  4019b4:	4b04      	ldr	r3, [pc, #16]	; (4019c8 <vPortEnterCritical+0x18>)
  4019b6:	4798      	blx	r3
	uxCriticalNesting++;
  4019b8:	4b04      	ldr	r3, [pc, #16]	; (4019cc <vPortEnterCritical+0x1c>)
  4019ba:	681b      	ldr	r3, [r3, #0]
  4019bc:	3301      	adds	r3, #1
  4019be:	4a03      	ldr	r2, [pc, #12]	; (4019cc <vPortEnterCritical+0x1c>)
  4019c0:	6013      	str	r3, [r2, #0]
}
  4019c2:	bf00      	nop
  4019c4:	bd80      	pop	{r7, pc}
  4019c6:	bf00      	nop
  4019c8:	004019f9 	.word	0x004019f9
  4019cc:	20000110 	.word	0x20000110

004019d0 <vPortExitCritical>:

/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  4019d0:	b580      	push	{r7, lr}
  4019d2:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  4019d4:	4b06      	ldr	r3, [pc, #24]	; (4019f0 <vPortExitCritical+0x20>)
  4019d6:	681b      	ldr	r3, [r3, #0]
  4019d8:	3b01      	subs	r3, #1
  4019da:	4a05      	ldr	r2, [pc, #20]	; (4019f0 <vPortExitCritical+0x20>)
  4019dc:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  4019de:	4b04      	ldr	r3, [pc, #16]	; (4019f0 <vPortExitCritical+0x20>)
  4019e0:	681b      	ldr	r3, [r3, #0]
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d102      	bne.n	4019ec <vPortExitCritical+0x1c>
		portENABLE_INTERRUPTS();
  4019e6:	2000      	movs	r0, #0
  4019e8:	4b02      	ldr	r3, [pc, #8]	; (4019f4 <vPortExitCritical+0x24>)
  4019ea:	4798      	blx	r3
	}
}
  4019ec:	bf00      	nop
  4019ee:	bd80      	pop	{r7, pc}
  4019f0:	20000110 	.word	0x20000110
  4019f4:	00401a0d 	.word	0x00401a0d

004019f8 <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  4019f8:	f3ef 8011 	mrs	r0, BASEPRI
  4019fc:	f04f 0150 	mov.w	r1, #80	; 0x50
  401a00:	f381 8811 	msr	BASEPRI, r1
  401a04:	4770      	bx	lr
		:: "i" (configMAX_SYSCALL_INTERRUPT_PRIORITY) : "r0", "r1" \
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
  401a06:	2300      	movs	r3, #0
}
  401a08:	4618      	mov	r0, r3
  401a0a:	bf00      	nop

00401a0c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  401a0c:	f380 8811 	msr	BASEPRI, r0
  401a10:	4770      	bx	lr
	( \
		" msr basepri, r0                            \n" \
		" bx lr                                      \n" \
		::: "r0" \
	);
}
  401a12:	bf00      	nop

00401a14 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  401a14:	f3ef 8009 	mrs	r0, PSP
  401a18:	4b11      	ldr	r3, [pc, #68]	; (401a60 <pxCurrentTCBConst>)
  401a1a:	681a      	ldr	r2, [r3, #0]
  401a1c:	f01e 0f10 	tst.w	lr, #16
  401a20:	bf08      	it	eq
  401a22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401a26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a2a:	6010      	str	r0, [r2, #0]
  401a2c:	e92d 4008 	stmdb	sp!, {r3, lr}
  401a30:	f04f 0050 	mov.w	r0, #80	; 0x50
  401a34:	f380 8811 	msr	BASEPRI, r0
  401a38:	f001 f844 	bl	402ac4 <vTaskSwitchContext>
  401a3c:	f04f 0000 	mov.w	r0, #0
  401a40:	f380 8811 	msr	BASEPRI, r0
  401a44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  401a48:	6819      	ldr	r1, [r3, #0]
  401a4a:	6808      	ldr	r0, [r1, #0]
  401a4c:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a50:	f01e 0f10 	tst.w	lr, #16
  401a54:	bf08      	it	eq
  401a56:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401a5a:	f380 8809 	msr	PSP, r0
  401a5e:	4770      	bx	lr

00401a60 <pxCurrentTCBConst>:
  401a60:	200193a4 	.word	0x200193a4
		"                                       \n"
		"   .align 2                            \n"
		"pxCurrentTCBConst: .word pxCurrentTCB    \n"
		::"i" (configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  401a64:	bf00      	nop
  401a66:	bf00      	nop

00401a68 <xPortSysTickHandler>:

void xPortSysTickHandler( void ); /* ATMEL */
/*-----------------------------------------------------------*/
//void SysTick_Handler( void ) /* ATMEL */
void xPortSysTickHandler( void ) /* ATMEL */
{
  401a68:	b580      	push	{r7, lr}
  401a6a:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401a6c:	4b06      	ldr	r3, [pc, #24]	; (401a88 <xPortSysTickHandler+0x20>)
  401a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a72:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  401a74:	4b05      	ldr	r3, [pc, #20]	; (401a8c <xPortSysTickHandler+0x24>)
  401a76:	4798      	blx	r3
	{
		vTaskIncrementTick();
  401a78:	4b05      	ldr	r3, [pc, #20]	; (401a90 <xPortSysTickHandler+0x28>)
  401a7a:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  401a7c:	2000      	movs	r0, #0
  401a7e:	4b05      	ldr	r3, [pc, #20]	; (401a94 <xPortSysTickHandler+0x2c>)
  401a80:	4798      	blx	r3
}
  401a82:	bf00      	nop
  401a84:	bd80      	pop	{r7, pc}
  401a86:	bf00      	nop
  401a88:	e000ed04 	.word	0xe000ed04
  401a8c:	004019f9 	.word	0x004019f9
  401a90:	00402975 	.word	0x00402975
  401a94:	00401a0d 	.word	0x00401a0d

00401a98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt( void )
{
  401a98:	b598      	push	{r3, r4, r7, lr}
  401a9a:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG
  401a9c:	4c07      	ldr	r4, [pc, #28]	; (401abc <vPortSetupTimerInterrupt+0x24>)
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  401a9e:	4b08      	ldr	r3, [pc, #32]	; (401ac0 <vPortSetupTimerInterrupt+0x28>)
  401aa0:	4798      	blx	r3
  401aa2:	4602      	mov	r2, r0
  401aa4:	4b07      	ldr	r3, [pc, #28]	; (401ac4 <vPortSetupTimerInterrupt+0x2c>)
  401aa6:	fba3 2302 	umull	r2, r3, r3, r2
  401aaa:	099b      	lsrs	r3, r3, #6
  401aac:	3b01      	subs	r3, #1
  401aae:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  401ab0:	4b05      	ldr	r3, [pc, #20]	; (401ac8 <vPortSetupTimerInterrupt+0x30>)
  401ab2:	2207      	movs	r2, #7
  401ab4:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
}
  401ab6:	bf00      	nop
  401ab8:	bd98      	pop	{r3, r4, r7, pc}
  401aba:	bf00      	nop
  401abc:	e000e014 	.word	0xe000e014
  401ac0:	00401891 	.word	0x00401891
  401ac4:	10624dd3 	.word	0x10624dd3
  401ac8:	e000e010 	.word	0xe000e010

00401acc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401acc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401adc <vPortEnableVFP+0x10>
  401ad0:	6801      	ldr	r1, [r0, #0]
  401ad2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ad6:	6001      	str	r1, [r0, #0]
  401ad8:	4770      	bx	lr
		"                            \n"
		" orr r1, r1, #( 0xf << 20 ) \n" /* Enable CP10 and CP11 coprocessors, then save back. */
		" str r1, [r0]               \n"
		" bx r14                     "
	);
}
  401ada:	bf00      	nop
  401adc:	e000ed88 	.word	0xe000ed88

00401ae0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  401ae0:	b580      	push	{r7, lr}
  401ae2:	b086      	sub	sp, #24
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  401ae8:	2300      	movs	r3, #0
  401aea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  401aec:	4b37      	ldr	r3, [pc, #220]	; (401bcc <pvPortMalloc+0xec>)
  401aee:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  401af0:	4b37      	ldr	r3, [pc, #220]	; (401bd0 <pvPortMalloc+0xf0>)
  401af2:	681b      	ldr	r3, [r3, #0]
  401af4:	2b00      	cmp	r3, #0
  401af6:	d101      	bne.n	401afc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  401af8:	4b36      	ldr	r3, [pc, #216]	; (401bd4 <pvPortMalloc+0xf4>)
  401afa:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  401afc:	687b      	ldr	r3, [r7, #4]
  401afe:	2b00      	cmp	r3, #0
  401b00:	d00e      	beq.n	401b20 <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  401b02:	2310      	movs	r3, #16
  401b04:	461a      	mov	r2, r3
  401b06:	687b      	ldr	r3, [r7, #4]
  401b08:	4413      	add	r3, r2
  401b0a:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  401b0c:	687b      	ldr	r3, [r7, #4]
  401b0e:	f003 0307 	and.w	r3, r3, #7
  401b12:	2b00      	cmp	r3, #0
  401b14:	d004      	beq.n	401b20 <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  401b16:	687b      	ldr	r3, [r7, #4]
  401b18:	f023 0307 	bic.w	r3, r3, #7
  401b1c:	3308      	adds	r3, #8
  401b1e:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  401b20:	687b      	ldr	r3, [r7, #4]
  401b22:	2b00      	cmp	r3, #0
  401b24:	d045      	beq.n	401bb2 <pvPortMalloc+0xd2>
  401b26:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  401b2a:	687b      	ldr	r3, [r7, #4]
  401b2c:	4293      	cmp	r3, r2
  401b2e:	d240      	bcs.n	401bb2 <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  401b30:	4b29      	ldr	r3, [pc, #164]	; (401bd8 <pvPortMalloc+0xf8>)
  401b32:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  401b34:	4b28      	ldr	r3, [pc, #160]	; (401bd8 <pvPortMalloc+0xf8>)
  401b36:	681b      	ldr	r3, [r3, #0]
  401b38:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401b3a:	e004      	b.n	401b46 <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  401b3c:	697b      	ldr	r3, [r7, #20]
  401b3e:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  401b40:	697b      	ldr	r3, [r7, #20]
  401b42:	681b      	ldr	r3, [r3, #0]
  401b44:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401b46:	697b      	ldr	r3, [r7, #20]
  401b48:	685a      	ldr	r2, [r3, #4]
  401b4a:	687b      	ldr	r3, [r7, #4]
  401b4c:	429a      	cmp	r2, r3
  401b4e:	d203      	bcs.n	401b58 <pvPortMalloc+0x78>
  401b50:	697b      	ldr	r3, [r7, #20]
  401b52:	681b      	ldr	r3, [r3, #0]
  401b54:	2b00      	cmp	r3, #0
  401b56:	d1f1      	bne.n	401b3c <pvPortMalloc+0x5c>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  401b58:	4b1d      	ldr	r3, [pc, #116]	; (401bd0 <pvPortMalloc+0xf0>)
  401b5a:	681b      	ldr	r3, [r3, #0]
  401b5c:	697a      	ldr	r2, [r7, #20]
  401b5e:	429a      	cmp	r2, r3
  401b60:	d027      	beq.n	401bb2 <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  401b62:	693b      	ldr	r3, [r7, #16]
  401b64:	681b      	ldr	r3, [r3, #0]
  401b66:	2210      	movs	r2, #16
  401b68:	4413      	add	r3, r2
  401b6a:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  401b6c:	697b      	ldr	r3, [r7, #20]
  401b6e:	681a      	ldr	r2, [r3, #0]
  401b70:	693b      	ldr	r3, [r7, #16]
  401b72:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  401b74:	697b      	ldr	r3, [r7, #20]
  401b76:	685a      	ldr	r2, [r3, #4]
  401b78:	687b      	ldr	r3, [r7, #4]
  401b7a:	1ad3      	subs	r3, r2, r3
  401b7c:	2210      	movs	r2, #16
  401b7e:	0052      	lsls	r2, r2, #1
  401b80:	4293      	cmp	r3, r2
  401b82:	d90f      	bls.n	401ba4 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  401b84:	697a      	ldr	r2, [r7, #20]
  401b86:	687b      	ldr	r3, [r7, #4]
  401b88:	4413      	add	r3, r2
  401b8a:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  401b8c:	697b      	ldr	r3, [r7, #20]
  401b8e:	685a      	ldr	r2, [r3, #4]
  401b90:	687b      	ldr	r3, [r7, #4]
  401b92:	1ad2      	subs	r2, r2, r3
  401b94:	68bb      	ldr	r3, [r7, #8]
  401b96:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  401b98:	697b      	ldr	r3, [r7, #20]
  401b9a:	687a      	ldr	r2, [r7, #4]
  401b9c:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  401b9e:	68b8      	ldr	r0, [r7, #8]
  401ba0:	4b0e      	ldr	r3, [pc, #56]	; (401bdc <pvPortMalloc+0xfc>)
  401ba2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  401ba4:	4b0e      	ldr	r3, [pc, #56]	; (401be0 <pvPortMalloc+0x100>)
  401ba6:	681a      	ldr	r2, [r3, #0]
  401ba8:	697b      	ldr	r3, [r7, #20]
  401baa:	685b      	ldr	r3, [r3, #4]
  401bac:	1ad3      	subs	r3, r2, r3
  401bae:	4a0c      	ldr	r2, [pc, #48]	; (401be0 <pvPortMalloc+0x100>)
  401bb0:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  401bb2:	4b0c      	ldr	r3, [pc, #48]	; (401be4 <pvPortMalloc+0x104>)
  401bb4:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401bb6:	68fb      	ldr	r3, [r7, #12]
  401bb8:	2b00      	cmp	r3, #0
  401bba:	d101      	bne.n	401bc0 <pvPortMalloc+0xe0>
		{
			vApplicationMallocFailedHook();
  401bbc:	4b0a      	ldr	r3, [pc, #40]	; (401be8 <pvPortMalloc+0x108>)
  401bbe:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  401bc0:	68fb      	ldr	r3, [r7, #12]
}
  401bc2:	4618      	mov	r0, r3
  401bc4:	3718      	adds	r7, #24
  401bc6:	46bd      	mov	sp, r7
  401bc8:	bd80      	pop	{r7, pc}
  401bca:	bf00      	nop
  401bcc:	004027d5 	.word	0x004027d5
  401bd0:	200193a0 	.word	0x200193a0
  401bd4:	00401c41 	.word	0x00401c41
  401bd8:	20019398 	.word	0x20019398
  401bdc:	00401cd9 	.word	0x00401cd9
  401be0:	20000114 	.word	0x20000114
  401be4:	004027f1 	.word	0x004027f1
  401be8:	004098ad 	.word	0x004098ad

00401bec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  401bec:	b580      	push	{r7, lr}
  401bee:	b084      	sub	sp, #16
  401bf0:	af00      	add	r7, sp, #0
  401bf2:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  401bf4:	687b      	ldr	r3, [r7, #4]
  401bf6:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  401bf8:	687b      	ldr	r3, [r7, #4]
  401bfa:	2b00      	cmp	r3, #0
  401bfc:	d014      	beq.n	401c28 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  401bfe:	2310      	movs	r3, #16
  401c00:	425b      	negs	r3, r3
  401c02:	68fa      	ldr	r2, [r7, #12]
  401c04:	4413      	add	r3, r2
  401c06:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  401c08:	68fb      	ldr	r3, [r7, #12]
  401c0a:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  401c0c:	4b08      	ldr	r3, [pc, #32]	; (401c30 <vPortFree+0x44>)
  401c0e:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  401c10:	68bb      	ldr	r3, [r7, #8]
  401c12:	685a      	ldr	r2, [r3, #4]
  401c14:	4b07      	ldr	r3, [pc, #28]	; (401c34 <vPortFree+0x48>)
  401c16:	681b      	ldr	r3, [r3, #0]
  401c18:	4413      	add	r3, r2
  401c1a:	4a06      	ldr	r2, [pc, #24]	; (401c34 <vPortFree+0x48>)
  401c1c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  401c1e:	68b8      	ldr	r0, [r7, #8]
  401c20:	4b05      	ldr	r3, [pc, #20]	; (401c38 <vPortFree+0x4c>)
  401c22:	4798      	blx	r3
		}
		xTaskResumeAll();
  401c24:	4b05      	ldr	r3, [pc, #20]	; (401c3c <vPortFree+0x50>)
  401c26:	4798      	blx	r3
	}
}
  401c28:	bf00      	nop
  401c2a:	3710      	adds	r7, #16
  401c2c:	46bd      	mov	sp, r7
  401c2e:	bd80      	pop	{r7, pc}
  401c30:	004027d5 	.word	0x004027d5
  401c34:	20000114 	.word	0x20000114
  401c38:	00401cd9 	.word	0x00401cd9
  401c3c:	004027f1 	.word	0x004027f1

00401c40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  401c40:	b580      	push	{r7, lr}
  401c42:	b082      	sub	sp, #8
  401c44:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  401c46:	4b1e      	ldr	r3, [pc, #120]	; (401cc0 <prvHeapInit+0x80>)
  401c48:	4a1e      	ldr	r2, [pc, #120]	; (401cc4 <prvHeapInit+0x84>)
  401c4a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  401c4c:	4b1c      	ldr	r3, [pc, #112]	; (401cc0 <prvHeapInit+0x80>)
  401c4e:	2200      	movs	r2, #0
  401c50:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  401c52:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  401c56:	4b1b      	ldr	r3, [pc, #108]	; (401cc4 <prvHeapInit+0x84>)
  401c58:	4413      	add	r3, r2
  401c5a:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  401c5c:	2310      	movs	r3, #16
  401c5e:	425b      	negs	r3, r3
  401c60:	687a      	ldr	r2, [r7, #4]
  401c62:	4413      	add	r3, r2
  401c64:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  401c66:	4a18      	ldr	r2, [pc, #96]	; (401cc8 <prvHeapInit+0x88>)
  401c68:	687b      	ldr	r3, [r7, #4]
  401c6a:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  401c6c:	4b16      	ldr	r3, [pc, #88]	; (401cc8 <prvHeapInit+0x88>)
  401c6e:	681b      	ldr	r3, [r3, #0]
  401c70:	f003 0307 	and.w	r3, r3, #7
  401c74:	2b00      	cmp	r3, #0
  401c76:	d004      	beq.n	401c82 <prvHeapInit+0x42>
  401c78:	f44f 7192 	mov.w	r1, #292	; 0x124
  401c7c:	4813      	ldr	r0, [pc, #76]	; (401ccc <prvHeapInit+0x8c>)
  401c7e:	4b14      	ldr	r3, [pc, #80]	; (401cd0 <prvHeapInit+0x90>)
  401c80:	4798      	blx	r3
	pxEnd->xBlockSize = 0;
  401c82:	4b11      	ldr	r3, [pc, #68]	; (401cc8 <prvHeapInit+0x88>)
  401c84:	681b      	ldr	r3, [r3, #0]
  401c86:	2200      	movs	r2, #0
  401c88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  401c8a:	4b0f      	ldr	r3, [pc, #60]	; (401cc8 <prvHeapInit+0x88>)
  401c8c:	681b      	ldr	r3, [r3, #0]
  401c8e:	2200      	movs	r2, #0
  401c90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  401c92:	4b0c      	ldr	r3, [pc, #48]	; (401cc4 <prvHeapInit+0x84>)
  401c94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  401c96:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  401c9a:	2210      	movs	r2, #16
  401c9c:	1a9a      	subs	r2, r3, r2
  401c9e:	683b      	ldr	r3, [r7, #0]
  401ca0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  401ca2:	4b09      	ldr	r3, [pc, #36]	; (401cc8 <prvHeapInit+0x88>)
  401ca4:	681a      	ldr	r2, [r3, #0]
  401ca6:	683b      	ldr	r3, [r7, #0]
  401ca8:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  401caa:	4b0a      	ldr	r3, [pc, #40]	; (401cd4 <prvHeapInit+0x94>)
  401cac:	681b      	ldr	r3, [r3, #0]
  401cae:	2210      	movs	r2, #16
  401cb0:	1a9b      	subs	r3, r3, r2
  401cb2:	4a08      	ldr	r2, [pc, #32]	; (401cd4 <prvHeapInit+0x94>)
  401cb4:	6013      	str	r3, [r2, #0]
}
  401cb6:	bf00      	nop
  401cb8:	3708      	adds	r7, #8
  401cba:	46bd      	mov	sp, r7
  401cbc:	bd80      	pop	{r7, pc}
  401cbe:	bf00      	nop
  401cc0:	20019398 	.word	0x20019398
  401cc4:	20001398 	.word	0x20001398
  401cc8:	200193a0 	.word	0x200193a0
  401ccc:	0040d9b8 	.word	0x0040d9b8
  401cd0:	00409a25 	.word	0x00409a25
  401cd4:	20000114 	.word	0x20000114

00401cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  401cd8:	b480      	push	{r7}
  401cda:	b085      	sub	sp, #20
  401cdc:	af00      	add	r7, sp, #0
  401cde:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  401ce0:	4b28      	ldr	r3, [pc, #160]	; (401d84 <prvInsertBlockIntoFreeList+0xac>)
  401ce2:	60fb      	str	r3, [r7, #12]
  401ce4:	e002      	b.n	401cec <prvInsertBlockIntoFreeList+0x14>
  401ce6:	68fb      	ldr	r3, [r7, #12]
  401ce8:	681b      	ldr	r3, [r3, #0]
  401cea:	60fb      	str	r3, [r7, #12]
  401cec:	68fb      	ldr	r3, [r7, #12]
  401cee:	681a      	ldr	r2, [r3, #0]
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	429a      	cmp	r2, r3
  401cf4:	d3f7      	bcc.n	401ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  401cf6:	68fb      	ldr	r3, [r7, #12]
  401cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  401cfa:	68fb      	ldr	r3, [r7, #12]
  401cfc:	685b      	ldr	r3, [r3, #4]
  401cfe:	68ba      	ldr	r2, [r7, #8]
  401d00:	441a      	add	r2, r3
  401d02:	687b      	ldr	r3, [r7, #4]
  401d04:	429a      	cmp	r2, r3
  401d06:	d108      	bne.n	401d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  401d08:	68fb      	ldr	r3, [r7, #12]
  401d0a:	685a      	ldr	r2, [r3, #4]
  401d0c:	687b      	ldr	r3, [r7, #4]
  401d0e:	685b      	ldr	r3, [r3, #4]
  401d10:	441a      	add	r2, r3
  401d12:	68fb      	ldr	r3, [r7, #12]
  401d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  401d16:	68fb      	ldr	r3, [r7, #12]
  401d18:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  401d1a:	687b      	ldr	r3, [r7, #4]
  401d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  401d1e:	687b      	ldr	r3, [r7, #4]
  401d20:	685b      	ldr	r3, [r3, #4]
  401d22:	68ba      	ldr	r2, [r7, #8]
  401d24:	441a      	add	r2, r3
  401d26:	68fb      	ldr	r3, [r7, #12]
  401d28:	681b      	ldr	r3, [r3, #0]
  401d2a:	429a      	cmp	r2, r3
  401d2c:	d118      	bne.n	401d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  401d2e:	68fb      	ldr	r3, [r7, #12]
  401d30:	681a      	ldr	r2, [r3, #0]
  401d32:	4b15      	ldr	r3, [pc, #84]	; (401d88 <prvInsertBlockIntoFreeList+0xb0>)
  401d34:	681b      	ldr	r3, [r3, #0]
  401d36:	429a      	cmp	r2, r3
  401d38:	d00d      	beq.n	401d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	685a      	ldr	r2, [r3, #4]
  401d3e:	68fb      	ldr	r3, [r7, #12]
  401d40:	681b      	ldr	r3, [r3, #0]
  401d42:	685b      	ldr	r3, [r3, #4]
  401d44:	441a      	add	r2, r3
  401d46:	687b      	ldr	r3, [r7, #4]
  401d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  401d4a:	68fb      	ldr	r3, [r7, #12]
  401d4c:	681b      	ldr	r3, [r3, #0]
  401d4e:	681a      	ldr	r2, [r3, #0]
  401d50:	687b      	ldr	r3, [r7, #4]
  401d52:	601a      	str	r2, [r3, #0]
  401d54:	e008      	b.n	401d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  401d56:	4b0c      	ldr	r3, [pc, #48]	; (401d88 <prvInsertBlockIntoFreeList+0xb0>)
  401d58:	681a      	ldr	r2, [r3, #0]
  401d5a:	687b      	ldr	r3, [r7, #4]
  401d5c:	601a      	str	r2, [r3, #0]
  401d5e:	e003      	b.n	401d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  401d60:	68fb      	ldr	r3, [r7, #12]
  401d62:	681a      	ldr	r2, [r3, #0]
  401d64:	687b      	ldr	r3, [r7, #4]
  401d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  401d68:	68fa      	ldr	r2, [r7, #12]
  401d6a:	687b      	ldr	r3, [r7, #4]
  401d6c:	429a      	cmp	r2, r3
  401d6e:	d002      	beq.n	401d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  401d70:	68fb      	ldr	r3, [r7, #12]
  401d72:	687a      	ldr	r2, [r7, #4]
  401d74:	601a      	str	r2, [r3, #0]
	}
}
  401d76:	bf00      	nop
  401d78:	3714      	adds	r7, #20
  401d7a:	46bd      	mov	sp, r7
  401d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d80:	4770      	bx	lr
  401d82:	bf00      	nop
  401d84:	20019398 	.word	0x20019398
  401d88:	200193a0 	.word	0x200193a0

00401d8c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  401d8c:	b580      	push	{r7, lr}
  401d8e:	b082      	sub	sp, #8
  401d90:	af00      	add	r7, sp, #0
  401d92:	6078      	str	r0, [r7, #4]
  401d94:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  401d96:	687b      	ldr	r3, [r7, #4]
  401d98:	2b00      	cmp	r3, #0
  401d9a:	d104      	bne.n	401da6 <xQueueGenericReset+0x1a>
  401d9c:	f240 111b 	movw	r1, #283	; 0x11b
  401da0:	4826      	ldr	r0, [pc, #152]	; (401e3c <xQueueGenericReset+0xb0>)
  401da2:	4b27      	ldr	r3, [pc, #156]	; (401e40 <xQueueGenericReset+0xb4>)
  401da4:	4798      	blx	r3

	taskENTER_CRITICAL();
  401da6:	4b27      	ldr	r3, [pc, #156]	; (401e44 <xQueueGenericReset+0xb8>)
  401da8:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401daa:	687b      	ldr	r3, [r7, #4]
  401dac:	681a      	ldr	r2, [r3, #0]
  401dae:	687b      	ldr	r3, [r7, #4]
  401db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401db2:	6879      	ldr	r1, [r7, #4]
  401db4:	6c09      	ldr	r1, [r1, #64]	; 0x40
  401db6:	fb01 f303 	mul.w	r3, r1, r3
  401dba:	441a      	add	r2, r3
  401dbc:	687b      	ldr	r3, [r7, #4]
  401dbe:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401dc0:	687b      	ldr	r3, [r7, #4]
  401dc2:	2200      	movs	r2, #0
  401dc4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401dc6:	687b      	ldr	r3, [r7, #4]
  401dc8:	681a      	ldr	r2, [r3, #0]
  401dca:	687b      	ldr	r3, [r7, #4]
  401dcc:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  401dce:	687b      	ldr	r3, [r7, #4]
  401dd0:	681a      	ldr	r2, [r3, #0]
  401dd2:	687b      	ldr	r3, [r7, #4]
  401dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401dd6:	3b01      	subs	r3, #1
  401dd8:	6879      	ldr	r1, [r7, #4]
  401dda:	6c09      	ldr	r1, [r1, #64]	; 0x40
  401ddc:	fb01 f303 	mul.w	r3, r1, r3
  401de0:	441a      	add	r2, r3
  401de2:	687b      	ldr	r3, [r7, #4]
  401de4:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401de6:	687b      	ldr	r3, [r7, #4]
  401de8:	f04f 32ff 	mov.w	r2, #4294967295
  401dec:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401dee:	687b      	ldr	r3, [r7, #4]
  401df0:	f04f 32ff 	mov.w	r2, #4294967295
  401df4:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401df6:	683b      	ldr	r3, [r7, #0]
  401df8:	2b00      	cmp	r3, #0
  401dfa:	d10e      	bne.n	401e1a <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401dfc:	687b      	ldr	r3, [r7, #4]
  401dfe:	691b      	ldr	r3, [r3, #16]
  401e00:	2b00      	cmp	r3, #0
  401e02:	d014      	beq.n	401e2e <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401e04:	687b      	ldr	r3, [r7, #4]
  401e06:	3310      	adds	r3, #16
  401e08:	4618      	mov	r0, r3
  401e0a:	4b0f      	ldr	r3, [pc, #60]	; (401e48 <xQueueGenericReset+0xbc>)
  401e0c:	4798      	blx	r3
  401e0e:	4603      	mov	r3, r0
  401e10:	2b01      	cmp	r3, #1
  401e12:	d10c      	bne.n	401e2e <xQueueGenericReset+0xa2>
				{
					portYIELD_WITHIN_API();
  401e14:	4b0d      	ldr	r3, [pc, #52]	; (401e4c <xQueueGenericReset+0xc0>)
  401e16:	4798      	blx	r3
  401e18:	e009      	b.n	401e2e <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401e1a:	687b      	ldr	r3, [r7, #4]
  401e1c:	3310      	adds	r3, #16
  401e1e:	4618      	mov	r0, r3
  401e20:	4b0b      	ldr	r3, [pc, #44]	; (401e50 <xQueueGenericReset+0xc4>)
  401e22:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401e24:	687b      	ldr	r3, [r7, #4]
  401e26:	3324      	adds	r3, #36	; 0x24
  401e28:	4618      	mov	r0, r3
  401e2a:	4b09      	ldr	r3, [pc, #36]	; (401e50 <xQueueGenericReset+0xc4>)
  401e2c:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  401e2e:	4b09      	ldr	r3, [pc, #36]	; (401e54 <xQueueGenericReset+0xc8>)
  401e30:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  401e32:	2301      	movs	r3, #1
}
  401e34:	4618      	mov	r0, r3
  401e36:	3708      	adds	r7, #8
  401e38:	46bd      	mov	sp, r7
  401e3a:	bd80      	pop	{r7, pc}
  401e3c:	0040da08 	.word	0x0040da08
  401e40:	00409a25 	.word	0x00409a25
  401e44:	004019b1 	.word	0x004019b1
  401e48:	00402d21 	.word	0x00402d21
  401e4c:	00401995 	.word	0x00401995
  401e50:	0040168d 	.word	0x0040168d
  401e54:	004019d1 	.word	0x004019d1

00401e58 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  401e58:	b580      	push	{r7, lr}
  401e5a:	b088      	sub	sp, #32
  401e5c:	af00      	add	r7, sp, #0
  401e5e:	60f8      	str	r0, [r7, #12]
  401e60:	60b9      	str	r1, [r7, #8]
  401e62:	4613      	mov	r3, r2
  401e64:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  401e66:	2300      	movs	r3, #0
  401e68:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  401e6a:	68fb      	ldr	r3, [r7, #12]
  401e6c:	2b00      	cmp	r3, #0
  401e6e:	d02a      	beq.n	401ec6 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  401e70:	2050      	movs	r0, #80	; 0x50
  401e72:	4b1b      	ldr	r3, [pc, #108]	; (401ee0 <xQueueGenericCreate+0x88>)
  401e74:	4798      	blx	r3
  401e76:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  401e78:	69bb      	ldr	r3, [r7, #24]
  401e7a:	2b00      	cmp	r3, #0
  401e7c:	d023      	beq.n	401ec6 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  401e7e:	68fb      	ldr	r3, [r7, #12]
  401e80:	68ba      	ldr	r2, [r7, #8]
  401e82:	fb02 f303 	mul.w	r3, r2, r3
  401e86:	3301      	adds	r3, #1
  401e88:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  401e8a:	6978      	ldr	r0, [r7, #20]
  401e8c:	4b14      	ldr	r3, [pc, #80]	; (401ee0 <xQueueGenericCreate+0x88>)
  401e8e:	4798      	blx	r3
  401e90:	4602      	mov	r2, r0
  401e92:	69bb      	ldr	r3, [r7, #24]
  401e94:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  401e96:	69bb      	ldr	r3, [r7, #24]
  401e98:	681b      	ldr	r3, [r3, #0]
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d010      	beq.n	401ec0 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  401e9e:	69bb      	ldr	r3, [r7, #24]
  401ea0:	68fa      	ldr	r2, [r7, #12]
  401ea2:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  401ea4:	69bb      	ldr	r3, [r7, #24]
  401ea6:	68ba      	ldr	r2, [r7, #8]
  401ea8:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  401eaa:	2101      	movs	r1, #1
  401eac:	69b8      	ldr	r0, [r7, #24]
  401eae:	4b0d      	ldr	r3, [pc, #52]	; (401ee4 <xQueueGenericCreate+0x8c>)
  401eb0:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  401eb2:	69bb      	ldr	r3, [r7, #24]
  401eb4:	79fa      	ldrb	r2, [r7, #7]
  401eb6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  401eba:	69bb      	ldr	r3, [r7, #24]
  401ebc:	61fb      	str	r3, [r7, #28]
  401ebe:	e002      	b.n	401ec6 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  401ec0:	69b8      	ldr	r0, [r7, #24]
  401ec2:	4b09      	ldr	r3, [pc, #36]	; (401ee8 <xQueueGenericCreate+0x90>)
  401ec4:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  401ec6:	69fb      	ldr	r3, [r7, #28]
  401ec8:	2b00      	cmp	r3, #0
  401eca:	d104      	bne.n	401ed6 <xQueueGenericCreate+0x7e>
  401ecc:	f240 1171 	movw	r1, #369	; 0x171
  401ed0:	4806      	ldr	r0, [pc, #24]	; (401eec <xQueueGenericCreate+0x94>)
  401ed2:	4b07      	ldr	r3, [pc, #28]	; (401ef0 <xQueueGenericCreate+0x98>)
  401ed4:	4798      	blx	r3

	return xReturn;
  401ed6:	69fb      	ldr	r3, [r7, #28]
}
  401ed8:	4618      	mov	r0, r3
  401eda:	3720      	adds	r7, #32
  401edc:	46bd      	mov	sp, r7
  401ede:	bd80      	pop	{r7, pc}
  401ee0:	00401ae1 	.word	0x00401ae1
  401ee4:	00401d8d 	.word	0x00401d8d
  401ee8:	00401bed 	.word	0x00401bed
  401eec:	0040da08 	.word	0x0040da08
  401ef0:	00409a25 	.word	0x00409a25

00401ef4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401ef4:	b580      	push	{r7, lr}
  401ef6:	b088      	sub	sp, #32
  401ef8:	af00      	add	r7, sp, #0
  401efa:	60f8      	str	r0, [r7, #12]
  401efc:	60b9      	str	r1, [r7, #8]
  401efe:	607a      	str	r2, [r7, #4]
  401f00:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  401f02:	2300      	movs	r3, #0
  401f04:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  401f06:	68fb      	ldr	r3, [r7, #12]
  401f08:	2b00      	cmp	r3, #0
  401f0a:	d104      	bne.n	401f16 <xQueueGenericSend+0x22>
  401f0c:	f44f 7112 	mov.w	r1, #584	; 0x248
  401f10:	4846      	ldr	r0, [pc, #280]	; (40202c <xQueueGenericSend+0x138>)
  401f12:	4b47      	ldr	r3, [pc, #284]	; (402030 <xQueueGenericSend+0x13c>)
  401f14:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401f16:	68bb      	ldr	r3, [r7, #8]
  401f18:	2b00      	cmp	r3, #0
  401f1a:	d103      	bne.n	401f24 <xQueueGenericSend+0x30>
  401f1c:	68fb      	ldr	r3, [r7, #12]
  401f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401f20:	2b00      	cmp	r3, #0
  401f22:	d101      	bne.n	401f28 <xQueueGenericSend+0x34>
  401f24:	2301      	movs	r3, #1
  401f26:	e000      	b.n	401f2a <xQueueGenericSend+0x36>
  401f28:	2300      	movs	r3, #0
  401f2a:	2b00      	cmp	r3, #0
  401f2c:	d104      	bne.n	401f38 <xQueueGenericSend+0x44>
  401f2e:	f240 2149 	movw	r1, #585	; 0x249
  401f32:	483e      	ldr	r0, [pc, #248]	; (40202c <xQueueGenericSend+0x138>)
  401f34:	4b3e      	ldr	r3, [pc, #248]	; (402030 <xQueueGenericSend+0x13c>)
  401f36:	4798      	blx	r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401f38:	4b3e      	ldr	r3, [pc, #248]	; (402034 <xQueueGenericSend+0x140>)
  401f3a:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401f3c:	68fb      	ldr	r3, [r7, #12]
  401f3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401f40:	68fb      	ldr	r3, [r7, #12]
  401f42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401f44:	429a      	cmp	r2, r3
  401f46:	d216      	bcs.n	401f76 <xQueueGenericSend+0x82>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401f48:	683a      	ldr	r2, [r7, #0]
  401f4a:	68b9      	ldr	r1, [r7, #8]
  401f4c:	68f8      	ldr	r0, [r7, #12]
  401f4e:	4b3a      	ldr	r3, [pc, #232]	; (402038 <xQueueGenericSend+0x144>)
  401f50:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f52:	68fb      	ldr	r3, [r7, #12]
  401f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  401f56:	2b00      	cmp	r3, #0
  401f58:	d009      	beq.n	401f6e <xQueueGenericSend+0x7a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401f5a:	68fb      	ldr	r3, [r7, #12]
  401f5c:	3324      	adds	r3, #36	; 0x24
  401f5e:	4618      	mov	r0, r3
  401f60:	4b36      	ldr	r3, [pc, #216]	; (40203c <xQueueGenericSend+0x148>)
  401f62:	4798      	blx	r3
  401f64:	4603      	mov	r3, r0
  401f66:	2b01      	cmp	r3, #1
  401f68:	d101      	bne.n	401f6e <xQueueGenericSend+0x7a>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  401f6a:	4b35      	ldr	r3, [pc, #212]	; (402040 <xQueueGenericSend+0x14c>)
  401f6c:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  401f6e:	4b35      	ldr	r3, [pc, #212]	; (402044 <xQueueGenericSend+0x150>)
  401f70:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  401f72:	2301      	movs	r3, #1
  401f74:	e056      	b.n	402024 <xQueueGenericSend+0x130>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  401f76:	687b      	ldr	r3, [r7, #4]
  401f78:	2b00      	cmp	r3, #0
  401f7a:	d103      	bne.n	401f84 <xQueueGenericSend+0x90>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  401f7c:	4b31      	ldr	r3, [pc, #196]	; (402044 <xQueueGenericSend+0x150>)
  401f7e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  401f80:	2300      	movs	r3, #0
  401f82:	e04f      	b.n	402024 <xQueueGenericSend+0x130>
				}
				else if( xEntryTimeSet == pdFALSE )
  401f84:	69fb      	ldr	r3, [r7, #28]
  401f86:	2b00      	cmp	r3, #0
  401f88:	d106      	bne.n	401f98 <xQueueGenericSend+0xa4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401f8a:	f107 0314 	add.w	r3, r7, #20
  401f8e:	4618      	mov	r0, r3
  401f90:	4b2d      	ldr	r3, [pc, #180]	; (402048 <xQueueGenericSend+0x154>)
  401f92:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  401f94:	2301      	movs	r3, #1
  401f96:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  401f98:	4b2a      	ldr	r3, [pc, #168]	; (402044 <xQueueGenericSend+0x150>)
  401f9a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  401f9c:	4b2b      	ldr	r3, [pc, #172]	; (40204c <xQueueGenericSend+0x158>)
  401f9e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401fa0:	4b24      	ldr	r3, [pc, #144]	; (402034 <xQueueGenericSend+0x140>)
  401fa2:	4798      	blx	r3
  401fa4:	68fb      	ldr	r3, [r7, #12]
  401fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  401fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fac:	d102      	bne.n	401fb4 <xQueueGenericSend+0xc0>
  401fae:	68fb      	ldr	r3, [r7, #12]
  401fb0:	2200      	movs	r2, #0
  401fb2:	645a      	str	r2, [r3, #68]	; 0x44
  401fb4:	68fb      	ldr	r3, [r7, #12]
  401fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fbc:	d102      	bne.n	401fc4 <xQueueGenericSend+0xd0>
  401fbe:	68fb      	ldr	r3, [r7, #12]
  401fc0:	2200      	movs	r2, #0
  401fc2:	649a      	str	r2, [r3, #72]	; 0x48
  401fc4:	4b1f      	ldr	r3, [pc, #124]	; (402044 <xQueueGenericSend+0x150>)
  401fc6:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401fc8:	1d3a      	adds	r2, r7, #4
  401fca:	f107 0314 	add.w	r3, r7, #20
  401fce:	4611      	mov	r1, r2
  401fd0:	4618      	mov	r0, r3
  401fd2:	4b1f      	ldr	r3, [pc, #124]	; (402050 <xQueueGenericSend+0x15c>)
  401fd4:	4798      	blx	r3
  401fd6:	4603      	mov	r3, r0
  401fd8:	2b00      	cmp	r3, #0
  401fda:	d11d      	bne.n	402018 <xQueueGenericSend+0x124>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401fdc:	68f8      	ldr	r0, [r7, #12]
  401fde:	4b1d      	ldr	r3, [pc, #116]	; (402054 <xQueueGenericSend+0x160>)
  401fe0:	4798      	blx	r3
  401fe2:	4603      	mov	r3, r0
  401fe4:	2b00      	cmp	r3, #0
  401fe6:	d011      	beq.n	40200c <xQueueGenericSend+0x118>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401fe8:	68fb      	ldr	r3, [r7, #12]
  401fea:	3310      	adds	r3, #16
  401fec:	687a      	ldr	r2, [r7, #4]
  401fee:	4611      	mov	r1, r2
  401ff0:	4618      	mov	r0, r3
  401ff2:	4b19      	ldr	r3, [pc, #100]	; (402058 <xQueueGenericSend+0x164>)
  401ff4:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  401ff6:	68f8      	ldr	r0, [r7, #12]
  401ff8:	4b18      	ldr	r3, [pc, #96]	; (40205c <xQueueGenericSend+0x168>)
  401ffa:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  401ffc:	4b18      	ldr	r3, [pc, #96]	; (402060 <xQueueGenericSend+0x16c>)
  401ffe:	4798      	blx	r3
  402000:	4603      	mov	r3, r0
  402002:	2b00      	cmp	r3, #0
  402004:	d198      	bne.n	401f38 <xQueueGenericSend+0x44>
				{
					portYIELD_WITHIN_API();
  402006:	4b0e      	ldr	r3, [pc, #56]	; (402040 <xQueueGenericSend+0x14c>)
  402008:	4798      	blx	r3
  40200a:	e795      	b.n	401f38 <xQueueGenericSend+0x44>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40200c:	68f8      	ldr	r0, [r7, #12]
  40200e:	4b13      	ldr	r3, [pc, #76]	; (40205c <xQueueGenericSend+0x168>)
  402010:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402012:	4b13      	ldr	r3, [pc, #76]	; (402060 <xQueueGenericSend+0x16c>)
  402014:	4798      	blx	r3
  402016:	e78f      	b.n	401f38 <xQueueGenericSend+0x44>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  402018:	68f8      	ldr	r0, [r7, #12]
  40201a:	4b10      	ldr	r3, [pc, #64]	; (40205c <xQueueGenericSend+0x168>)
  40201c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40201e:	4b10      	ldr	r3, [pc, #64]	; (402060 <xQueueGenericSend+0x16c>)
  402020:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  402022:	2300      	movs	r3, #0
		}
	}
}
  402024:	4618      	mov	r0, r3
  402026:	3720      	adds	r7, #32
  402028:	46bd      	mov	sp, r7
  40202a:	bd80      	pop	{r7, pc}
  40202c:	0040da08 	.word	0x0040da08
  402030:	00409a25 	.word	0x00409a25
  402034:	004019b1 	.word	0x004019b1
  402038:	00402309 	.word	0x00402309
  40203c:	00402d21 	.word	0x00402d21
  402040:	00401995 	.word	0x00401995
  402044:	004019d1 	.word	0x004019d1
  402048:	00402de1 	.word	0x00402de1
  40204c:	004027d5 	.word	0x004027d5
  402050:	00402e21 	.word	0x00402e21
  402054:	004024f5 	.word	0x004024f5
  402058:	00402be9 	.word	0x00402be9
  40205c:	00402419 	.word	0x00402419
  402060:	004027f1 	.word	0x004027f1

00402064 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  402064:	b580      	push	{r7, lr}
  402066:	b086      	sub	sp, #24
  402068:	af00      	add	r7, sp, #0
  40206a:	60f8      	str	r0, [r7, #12]
  40206c:	60b9      	str	r1, [r7, #8]
  40206e:	607a      	str	r2, [r7, #4]
  402070:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  402072:	68fb      	ldr	r3, [r7, #12]
  402074:	2b00      	cmp	r3, #0
  402076:	d104      	bne.n	402082 <xQueueGenericSendFromISR+0x1e>
  402078:	f240 318f 	movw	r1, #911	; 0x38f
  40207c:	4825      	ldr	r0, [pc, #148]	; (402114 <xQueueGenericSendFromISR+0xb0>)
  40207e:	4b26      	ldr	r3, [pc, #152]	; (402118 <xQueueGenericSendFromISR+0xb4>)
  402080:	4798      	blx	r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402082:	68bb      	ldr	r3, [r7, #8]
  402084:	2b00      	cmp	r3, #0
  402086:	d103      	bne.n	402090 <xQueueGenericSendFromISR+0x2c>
  402088:	68fb      	ldr	r3, [r7, #12]
  40208a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40208c:	2b00      	cmp	r3, #0
  40208e:	d101      	bne.n	402094 <xQueueGenericSendFromISR+0x30>
  402090:	2301      	movs	r3, #1
  402092:	e000      	b.n	402096 <xQueueGenericSendFromISR+0x32>
  402094:	2300      	movs	r3, #0
  402096:	2b00      	cmp	r3, #0
  402098:	d104      	bne.n	4020a4 <xQueueGenericSendFromISR+0x40>
  40209a:	f44f 7164 	mov.w	r1, #912	; 0x390
  40209e:	481d      	ldr	r0, [pc, #116]	; (402114 <xQueueGenericSendFromISR+0xb0>)
  4020a0:	4b1d      	ldr	r3, [pc, #116]	; (402118 <xQueueGenericSendFromISR+0xb4>)
  4020a2:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4020a4:	4b1d      	ldr	r3, [pc, #116]	; (40211c <xQueueGenericSendFromISR+0xb8>)
  4020a6:	4798      	blx	r3
  4020a8:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4020aa:	68fb      	ldr	r3, [r7, #12]
  4020ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4020ae:	68fb      	ldr	r3, [r7, #12]
  4020b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4020b2:	429a      	cmp	r2, r3
  4020b4:	d224      	bcs.n	402100 <xQueueGenericSendFromISR+0x9c>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4020b6:	683a      	ldr	r2, [r7, #0]
  4020b8:	68b9      	ldr	r1, [r7, #8]
  4020ba:	68f8      	ldr	r0, [r7, #12]
  4020bc:	4b18      	ldr	r3, [pc, #96]	; (402120 <xQueueGenericSendFromISR+0xbc>)
  4020be:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4020c0:	68fb      	ldr	r3, [r7, #12]
  4020c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4020c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020c8:	d112      	bne.n	4020f0 <xQueueGenericSendFromISR+0x8c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4020ca:	68fb      	ldr	r3, [r7, #12]
  4020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4020ce:	2b00      	cmp	r3, #0
  4020d0:	d013      	beq.n	4020fa <xQueueGenericSendFromISR+0x96>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4020d2:	68fb      	ldr	r3, [r7, #12]
  4020d4:	3324      	adds	r3, #36	; 0x24
  4020d6:	4618      	mov	r0, r3
  4020d8:	4b12      	ldr	r3, [pc, #72]	; (402124 <xQueueGenericSendFromISR+0xc0>)
  4020da:	4798      	blx	r3
  4020dc:	4603      	mov	r3, r0
  4020de:	2b00      	cmp	r3, #0
  4020e0:	d00b      	beq.n	4020fa <xQueueGenericSendFromISR+0x96>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4020e2:	687b      	ldr	r3, [r7, #4]
  4020e4:	2b00      	cmp	r3, #0
  4020e6:	d008      	beq.n	4020fa <xQueueGenericSendFromISR+0x96>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4020e8:	687b      	ldr	r3, [r7, #4]
  4020ea:	2201      	movs	r2, #1
  4020ec:	601a      	str	r2, [r3, #0]
  4020ee:	e004      	b.n	4020fa <xQueueGenericSendFromISR+0x96>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4020f0:	68fb      	ldr	r3, [r7, #12]
  4020f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4020f4:	1c5a      	adds	r2, r3, #1
  4020f6:	68fb      	ldr	r3, [r7, #12]
  4020f8:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  4020fa:	2301      	movs	r3, #1
  4020fc:	617b      	str	r3, [r7, #20]
  4020fe:	e001      	b.n	402104 <xQueueGenericSendFromISR+0xa0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  402100:	2300      	movs	r3, #0
  402102:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402104:	6938      	ldr	r0, [r7, #16]
  402106:	4b08      	ldr	r3, [pc, #32]	; (402128 <xQueueGenericSendFromISR+0xc4>)
  402108:	4798      	blx	r3

	return xReturn;
  40210a:	697b      	ldr	r3, [r7, #20]
}
  40210c:	4618      	mov	r0, r3
  40210e:	3718      	adds	r7, #24
  402110:	46bd      	mov	sp, r7
  402112:	bd80      	pop	{r7, pc}
  402114:	0040da08 	.word	0x0040da08
  402118:	00409a25 	.word	0x00409a25
  40211c:	004019f9 	.word	0x004019f9
  402120:	00402309 	.word	0x00402309
  402124:	00402d21 	.word	0x00402d21
  402128:	00401a0d 	.word	0x00401a0d

0040212c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  40212c:	b580      	push	{r7, lr}
  40212e:	b088      	sub	sp, #32
  402130:	af00      	add	r7, sp, #0
  402132:	60f8      	str	r0, [r7, #12]
  402134:	60b9      	str	r1, [r7, #8]
  402136:	607a      	str	r2, [r7, #4]
  402138:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40213a:	2300      	movs	r3, #0
  40213c:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  40213e:	68fb      	ldr	r3, [r7, #12]
  402140:	2b00      	cmp	r3, #0
  402142:	d104      	bne.n	40214e <xQueueGenericReceive+0x22>
  402144:	f240 31cb 	movw	r1, #971	; 0x3cb
  402148:	485f      	ldr	r0, [pc, #380]	; (4022c8 <xQueueGenericReceive+0x19c>)
  40214a:	4b60      	ldr	r3, [pc, #384]	; (4022cc <xQueueGenericReceive+0x1a0>)
  40214c:	4798      	blx	r3
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40214e:	68bb      	ldr	r3, [r7, #8]
  402150:	2b00      	cmp	r3, #0
  402152:	d103      	bne.n	40215c <xQueueGenericReceive+0x30>
  402154:	68fb      	ldr	r3, [r7, #12]
  402156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402158:	2b00      	cmp	r3, #0
  40215a:	d101      	bne.n	402160 <xQueueGenericReceive+0x34>
  40215c:	2301      	movs	r3, #1
  40215e:	e000      	b.n	402162 <xQueueGenericReceive+0x36>
  402160:	2300      	movs	r3, #0
  402162:	2b00      	cmp	r3, #0
  402164:	d104      	bne.n	402170 <xQueueGenericReceive+0x44>
  402166:	f44f 7173 	mov.w	r1, #972	; 0x3cc
  40216a:	4857      	ldr	r0, [pc, #348]	; (4022c8 <xQueueGenericReceive+0x19c>)
  40216c:	4b57      	ldr	r3, [pc, #348]	; (4022cc <xQueueGenericReceive+0x1a0>)
  40216e:	4798      	blx	r3
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402170:	4b57      	ldr	r3, [pc, #348]	; (4022d0 <xQueueGenericReceive+0x1a4>)
  402172:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  402174:	68fb      	ldr	r3, [r7, #12]
  402176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402178:	2b00      	cmp	r3, #0
  40217a:	d03b      	beq.n	4021f4 <xQueueGenericReceive+0xc8>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40217c:	68fb      	ldr	r3, [r7, #12]
  40217e:	68db      	ldr	r3, [r3, #12]
  402180:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402182:	68b9      	ldr	r1, [r7, #8]
  402184:	68f8      	ldr	r0, [r7, #12]
  402186:	4b53      	ldr	r3, [pc, #332]	; (4022d4 <xQueueGenericReceive+0x1a8>)
  402188:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  40218a:	683b      	ldr	r3, [r7, #0]
  40218c:	2b00      	cmp	r3, #0
  40218e:	d11c      	bne.n	4021ca <xQueueGenericReceive+0x9e>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  402190:	68fb      	ldr	r3, [r7, #12]
  402192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402194:	1e5a      	subs	r2, r3, #1
  402196:	68fb      	ldr	r3, [r7, #12]
  402198:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40219a:	68fb      	ldr	r3, [r7, #12]
  40219c:	681b      	ldr	r3, [r3, #0]
  40219e:	2b00      	cmp	r3, #0
  4021a0:	d104      	bne.n	4021ac <xQueueGenericReceive+0x80>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4021a2:	4b4d      	ldr	r3, [pc, #308]	; (4022d8 <xQueueGenericReceive+0x1ac>)
  4021a4:	4798      	blx	r3
  4021a6:	4602      	mov	r2, r0
  4021a8:	68fb      	ldr	r3, [r7, #12]
  4021aa:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4021ac:	68fb      	ldr	r3, [r7, #12]
  4021ae:	691b      	ldr	r3, [r3, #16]
  4021b0:	2b00      	cmp	r3, #0
  4021b2:	d01b      	beq.n	4021ec <xQueueGenericReceive+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4021b4:	68fb      	ldr	r3, [r7, #12]
  4021b6:	3310      	adds	r3, #16
  4021b8:	4618      	mov	r0, r3
  4021ba:	4b48      	ldr	r3, [pc, #288]	; (4022dc <xQueueGenericReceive+0x1b0>)
  4021bc:	4798      	blx	r3
  4021be:	4603      	mov	r3, r0
  4021c0:	2b01      	cmp	r3, #1
  4021c2:	d113      	bne.n	4021ec <xQueueGenericReceive+0xc0>
						{
							portYIELD_WITHIN_API();
  4021c4:	4b46      	ldr	r3, [pc, #280]	; (4022e0 <xQueueGenericReceive+0x1b4>)
  4021c6:	4798      	blx	r3
  4021c8:	e010      	b.n	4021ec <xQueueGenericReceive+0xc0>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4021ca:	68fb      	ldr	r3, [r7, #12]
  4021cc:	69ba      	ldr	r2, [r7, #24]
  4021ce:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4021d0:	68fb      	ldr	r3, [r7, #12]
  4021d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4021d4:	2b00      	cmp	r3, #0
  4021d6:	d009      	beq.n	4021ec <xQueueGenericReceive+0xc0>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4021d8:	68fb      	ldr	r3, [r7, #12]
  4021da:	3324      	adds	r3, #36	; 0x24
  4021dc:	4618      	mov	r0, r3
  4021de:	4b3f      	ldr	r3, [pc, #252]	; (4022dc <xQueueGenericReceive+0x1b0>)
  4021e0:	4798      	blx	r3
  4021e2:	4603      	mov	r3, r0
  4021e4:	2b00      	cmp	r3, #0
  4021e6:	d001      	beq.n	4021ec <xQueueGenericReceive+0xc0>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  4021e8:	4b3d      	ldr	r3, [pc, #244]	; (4022e0 <xQueueGenericReceive+0x1b4>)
  4021ea:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  4021ec:	4b3d      	ldr	r3, [pc, #244]	; (4022e4 <xQueueGenericReceive+0x1b8>)
  4021ee:	4798      	blx	r3
				return pdPASS;
  4021f0:	2301      	movs	r3, #1
  4021f2:	e064      	b.n	4022be <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d103      	bne.n	402202 <xQueueGenericReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4021fa:	4b3a      	ldr	r3, [pc, #232]	; (4022e4 <xQueueGenericReceive+0x1b8>)
  4021fc:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4021fe:	2300      	movs	r3, #0
  402200:	e05d      	b.n	4022be <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  402202:	69fb      	ldr	r3, [r7, #28]
  402204:	2b00      	cmp	r3, #0
  402206:	d106      	bne.n	402216 <xQueueGenericReceive+0xea>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402208:	f107 0310 	add.w	r3, r7, #16
  40220c:	4618      	mov	r0, r3
  40220e:	4b36      	ldr	r3, [pc, #216]	; (4022e8 <xQueueGenericReceive+0x1bc>)
  402210:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  402212:	2301      	movs	r3, #1
  402214:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  402216:	4b33      	ldr	r3, [pc, #204]	; (4022e4 <xQueueGenericReceive+0x1b8>)
  402218:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40221a:	4b34      	ldr	r3, [pc, #208]	; (4022ec <xQueueGenericReceive+0x1c0>)
  40221c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40221e:	4b2c      	ldr	r3, [pc, #176]	; (4022d0 <xQueueGenericReceive+0x1a4>)
  402220:	4798      	blx	r3
  402222:	68fb      	ldr	r3, [r7, #12]
  402224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  402226:	f1b3 3fff 	cmp.w	r3, #4294967295
  40222a:	d102      	bne.n	402232 <xQueueGenericReceive+0x106>
  40222c:	68fb      	ldr	r3, [r7, #12]
  40222e:	2200      	movs	r2, #0
  402230:	645a      	str	r2, [r3, #68]	; 0x44
  402232:	68fb      	ldr	r3, [r7, #12]
  402234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402236:	f1b3 3fff 	cmp.w	r3, #4294967295
  40223a:	d102      	bne.n	402242 <xQueueGenericReceive+0x116>
  40223c:	68fb      	ldr	r3, [r7, #12]
  40223e:	2200      	movs	r2, #0
  402240:	649a      	str	r2, [r3, #72]	; 0x48
  402242:	4b28      	ldr	r3, [pc, #160]	; (4022e4 <xQueueGenericReceive+0x1b8>)
  402244:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402246:	1d3a      	adds	r2, r7, #4
  402248:	f107 0310 	add.w	r3, r7, #16
  40224c:	4611      	mov	r1, r2
  40224e:	4618      	mov	r0, r3
  402250:	4b27      	ldr	r3, [pc, #156]	; (4022f0 <xQueueGenericReceive+0x1c4>)
  402252:	4798      	blx	r3
  402254:	4603      	mov	r3, r0
  402256:	2b00      	cmp	r3, #0
  402258:	d12b      	bne.n	4022b2 <xQueueGenericReceive+0x186>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40225a:	68f8      	ldr	r0, [r7, #12]
  40225c:	4b25      	ldr	r3, [pc, #148]	; (4022f4 <xQueueGenericReceive+0x1c8>)
  40225e:	4798      	blx	r3
  402260:	4603      	mov	r3, r0
  402262:	2b00      	cmp	r3, #0
  402264:	d01f      	beq.n	4022a6 <xQueueGenericReceive+0x17a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402266:	68fb      	ldr	r3, [r7, #12]
  402268:	681b      	ldr	r3, [r3, #0]
  40226a:	2b00      	cmp	r3, #0
  40226c:	d108      	bne.n	402280 <xQueueGenericReceive+0x154>
					{
						portENTER_CRITICAL();
  40226e:	4b18      	ldr	r3, [pc, #96]	; (4022d0 <xQueueGenericReceive+0x1a4>)
  402270:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402272:	68fb      	ldr	r3, [r7, #12]
  402274:	685b      	ldr	r3, [r3, #4]
  402276:	4618      	mov	r0, r3
  402278:	4b1f      	ldr	r3, [pc, #124]	; (4022f8 <xQueueGenericReceive+0x1cc>)
  40227a:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  40227c:	4b19      	ldr	r3, [pc, #100]	; (4022e4 <xQueueGenericReceive+0x1b8>)
  40227e:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402280:	68fb      	ldr	r3, [r7, #12]
  402282:	3324      	adds	r3, #36	; 0x24
  402284:	687a      	ldr	r2, [r7, #4]
  402286:	4611      	mov	r1, r2
  402288:	4618      	mov	r0, r3
  40228a:	4b1c      	ldr	r3, [pc, #112]	; (4022fc <xQueueGenericReceive+0x1d0>)
  40228c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40228e:	68f8      	ldr	r0, [r7, #12]
  402290:	4b1b      	ldr	r3, [pc, #108]	; (402300 <xQueueGenericReceive+0x1d4>)
  402292:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402294:	4b1b      	ldr	r3, [pc, #108]	; (402304 <xQueueGenericReceive+0x1d8>)
  402296:	4798      	blx	r3
  402298:	4603      	mov	r3, r0
  40229a:	2b00      	cmp	r3, #0
  40229c:	f47f af68 	bne.w	402170 <xQueueGenericReceive+0x44>
				{
					portYIELD_WITHIN_API();
  4022a0:	4b0f      	ldr	r3, [pc, #60]	; (4022e0 <xQueueGenericReceive+0x1b4>)
  4022a2:	4798      	blx	r3
  4022a4:	e764      	b.n	402170 <xQueueGenericReceive+0x44>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4022a6:	68f8      	ldr	r0, [r7, #12]
  4022a8:	4b15      	ldr	r3, [pc, #84]	; (402300 <xQueueGenericReceive+0x1d4>)
  4022aa:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4022ac:	4b15      	ldr	r3, [pc, #84]	; (402304 <xQueueGenericReceive+0x1d8>)
  4022ae:	4798      	blx	r3
  4022b0:	e75e      	b.n	402170 <xQueueGenericReceive+0x44>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4022b2:	68f8      	ldr	r0, [r7, #12]
  4022b4:	4b12      	ldr	r3, [pc, #72]	; (402300 <xQueueGenericReceive+0x1d4>)
  4022b6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4022b8:	4b12      	ldr	r3, [pc, #72]	; (402304 <xQueueGenericReceive+0x1d8>)
  4022ba:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4022bc:	2300      	movs	r3, #0
		}
	}
}
  4022be:	4618      	mov	r0, r3
  4022c0:	3720      	adds	r7, #32
  4022c2:	46bd      	mov	sp, r7
  4022c4:	bd80      	pop	{r7, pc}
  4022c6:	bf00      	nop
  4022c8:	0040da08 	.word	0x0040da08
  4022cc:	00409a25 	.word	0x00409a25
  4022d0:	004019b1 	.word	0x004019b1
  4022d4:	004023c9 	.word	0x004023c9
  4022d8:	004031b1 	.word	0x004031b1
  4022dc:	00402d21 	.word	0x00402d21
  4022e0:	00401995 	.word	0x00401995
  4022e4:	004019d1 	.word	0x004019d1
  4022e8:	00402de1 	.word	0x00402de1
  4022ec:	004027d5 	.word	0x004027d5
  4022f0:	00402e21 	.word	0x00402e21
  4022f4:	004024c1 	.word	0x004024c1
  4022f8:	0040320d 	.word	0x0040320d
  4022fc:	00402be9 	.word	0x00402be9
  402300:	00402419 	.word	0x00402419
  402304:	004027f1 	.word	0x004027f1

00402308 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  402308:	b580      	push	{r7, lr}
  40230a:	b084      	sub	sp, #16
  40230c:	af00      	add	r7, sp, #0
  40230e:	60f8      	str	r0, [r7, #12]
  402310:	60b9      	str	r1, [r7, #8]
  402312:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  402314:	68fb      	ldr	r3, [r7, #12]
  402316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402318:	2b00      	cmp	r3, #0
  40231a:	d10c      	bne.n	402336 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40231c:	68fb      	ldr	r3, [r7, #12]
  40231e:	681b      	ldr	r3, [r3, #0]
  402320:	2b00      	cmp	r3, #0
  402322:	d143      	bne.n	4023ac <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402324:	68fb      	ldr	r3, [r7, #12]
  402326:	685b      	ldr	r3, [r3, #4]
  402328:	4618      	mov	r0, r3
  40232a:	4b25      	ldr	r3, [pc, #148]	; (4023c0 <prvCopyDataToQueue+0xb8>)
  40232c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40232e:	68fb      	ldr	r3, [r7, #12]
  402330:	2200      	movs	r2, #0
  402332:	605a      	str	r2, [r3, #4]
  402334:	e03a      	b.n	4023ac <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  402336:	687b      	ldr	r3, [r7, #4]
  402338:	2b00      	cmp	r3, #0
  40233a:	d119      	bne.n	402370 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40233c:	68fb      	ldr	r3, [r7, #12]
  40233e:	6898      	ldr	r0, [r3, #8]
  402340:	68fb      	ldr	r3, [r7, #12]
  402342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402344:	461a      	mov	r2, r3
  402346:	68b9      	ldr	r1, [r7, #8]
  402348:	4b1e      	ldr	r3, [pc, #120]	; (4023c4 <prvCopyDataToQueue+0xbc>)
  40234a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40234c:	68fb      	ldr	r3, [r7, #12]
  40234e:	689a      	ldr	r2, [r3, #8]
  402350:	68fb      	ldr	r3, [r7, #12]
  402352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402354:	441a      	add	r2, r3
  402356:	68fb      	ldr	r3, [r7, #12]
  402358:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40235a:	68fb      	ldr	r3, [r7, #12]
  40235c:	689a      	ldr	r2, [r3, #8]
  40235e:	68fb      	ldr	r3, [r7, #12]
  402360:	685b      	ldr	r3, [r3, #4]
  402362:	429a      	cmp	r2, r3
  402364:	d322      	bcc.n	4023ac <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402366:	68fb      	ldr	r3, [r7, #12]
  402368:	681a      	ldr	r2, [r3, #0]
  40236a:	68fb      	ldr	r3, [r7, #12]
  40236c:	609a      	str	r2, [r3, #8]
  40236e:	e01d      	b.n	4023ac <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  402370:	68fb      	ldr	r3, [r7, #12]
  402372:	68d8      	ldr	r0, [r3, #12]
  402374:	68fb      	ldr	r3, [r7, #12]
  402376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402378:	461a      	mov	r2, r3
  40237a:	68b9      	ldr	r1, [r7, #8]
  40237c:	4b11      	ldr	r3, [pc, #68]	; (4023c4 <prvCopyDataToQueue+0xbc>)
  40237e:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  402380:	68fb      	ldr	r3, [r7, #12]
  402382:	68da      	ldr	r2, [r3, #12]
  402384:	68fb      	ldr	r3, [r7, #12]
  402386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402388:	425b      	negs	r3, r3
  40238a:	441a      	add	r2, r3
  40238c:	68fb      	ldr	r3, [r7, #12]
  40238e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  402390:	68fb      	ldr	r3, [r7, #12]
  402392:	68da      	ldr	r2, [r3, #12]
  402394:	68fb      	ldr	r3, [r7, #12]
  402396:	681b      	ldr	r3, [r3, #0]
  402398:	429a      	cmp	r2, r3
  40239a:	d207      	bcs.n	4023ac <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40239c:	68fb      	ldr	r3, [r7, #12]
  40239e:	685a      	ldr	r2, [r3, #4]
  4023a0:	68fb      	ldr	r3, [r7, #12]
  4023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4023a4:	425b      	negs	r3, r3
  4023a6:	441a      	add	r2, r3
  4023a8:	68fb      	ldr	r3, [r7, #12]
  4023aa:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4023ac:	68fb      	ldr	r3, [r7, #12]
  4023ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4023b0:	1c5a      	adds	r2, r3, #1
  4023b2:	68fb      	ldr	r3, [r7, #12]
  4023b4:	639a      	str	r2, [r3, #56]	; 0x38
}
  4023b6:	bf00      	nop
  4023b8:	3710      	adds	r7, #16
  4023ba:	46bd      	mov	sp, r7
  4023bc:	bd80      	pop	{r7, pc}
  4023be:	bf00      	nop
  4023c0:	004032f1 	.word	0x004032f1
  4023c4:	0040ac8d 	.word	0x0040ac8d

004023c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  4023c8:	b580      	push	{r7, lr}
  4023ca:	b082      	sub	sp, #8
  4023cc:	af00      	add	r7, sp, #0
  4023ce:	6078      	str	r0, [r7, #4]
  4023d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4023d2:	687b      	ldr	r3, [r7, #4]
  4023d4:	681b      	ldr	r3, [r3, #0]
  4023d6:	2b00      	cmp	r3, #0
  4023d8:	d018      	beq.n	40240c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4023da:	687b      	ldr	r3, [r7, #4]
  4023dc:	68da      	ldr	r2, [r3, #12]
  4023de:	687b      	ldr	r3, [r7, #4]
  4023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4023e2:	441a      	add	r2, r3
  4023e4:	687b      	ldr	r3, [r7, #4]
  4023e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  4023e8:	687b      	ldr	r3, [r7, #4]
  4023ea:	68da      	ldr	r2, [r3, #12]
  4023ec:	687b      	ldr	r3, [r7, #4]
  4023ee:	685b      	ldr	r3, [r3, #4]
  4023f0:	429a      	cmp	r2, r3
  4023f2:	d303      	bcc.n	4023fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  4023f4:	687b      	ldr	r3, [r7, #4]
  4023f6:	681a      	ldr	r2, [r3, #0]
  4023f8:	687b      	ldr	r3, [r7, #4]
  4023fa:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  4023fc:	687b      	ldr	r3, [r7, #4]
  4023fe:	68d9      	ldr	r1, [r3, #12]
  402400:	687b      	ldr	r3, [r7, #4]
  402402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402404:	461a      	mov	r2, r3
  402406:	6838      	ldr	r0, [r7, #0]
  402408:	4b02      	ldr	r3, [pc, #8]	; (402414 <prvCopyDataFromQueue+0x4c>)
  40240a:	4798      	blx	r3
	}
}
  40240c:	bf00      	nop
  40240e:	3708      	adds	r7, #8
  402410:	46bd      	mov	sp, r7
  402412:	bd80      	pop	{r7, pc}
  402414:	0040ac8d 	.word	0x0040ac8d

00402418 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  402418:	b580      	push	{r7, lr}
  40241a:	b082      	sub	sp, #8
  40241c:	af00      	add	r7, sp, #0
  40241e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  402420:	4b23      	ldr	r3, [pc, #140]	; (4024b0 <prvUnlockQueue+0x98>)
  402422:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402424:	e012      	b.n	40244c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402426:	687b      	ldr	r3, [r7, #4]
  402428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40242a:	2b00      	cmp	r3, #0
  40242c:	d013      	beq.n	402456 <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40242e:	687b      	ldr	r3, [r7, #4]
  402430:	3324      	adds	r3, #36	; 0x24
  402432:	4618      	mov	r0, r3
  402434:	4b1f      	ldr	r3, [pc, #124]	; (4024b4 <prvUnlockQueue+0x9c>)
  402436:	4798      	blx	r3
  402438:	4603      	mov	r3, r0
  40243a:	2b00      	cmp	r3, #0
  40243c:	d001      	beq.n	402442 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40243e:	4b1e      	ldr	r3, [pc, #120]	; (4024b8 <prvUnlockQueue+0xa0>)
  402440:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  402442:	687b      	ldr	r3, [r7, #4]
  402444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402446:	1e5a      	subs	r2, r3, #1
  402448:	687b      	ldr	r3, [r7, #4]
  40244a:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40244c:	687b      	ldr	r3, [r7, #4]
  40244e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402450:	2b00      	cmp	r3, #0
  402452:	dce8      	bgt.n	402426 <prvUnlockQueue+0xe>
  402454:	e000      	b.n	402458 <prvUnlockQueue+0x40>

				--( pxQueue->xTxLock );
			}
			else
			{
				break;
  402456:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  402458:	687b      	ldr	r3, [r7, #4]
  40245a:	f04f 32ff 	mov.w	r2, #4294967295
  40245e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  402460:	4b16      	ldr	r3, [pc, #88]	; (4024bc <prvUnlockQueue+0xa4>)
  402462:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  402464:	4b12      	ldr	r3, [pc, #72]	; (4024b0 <prvUnlockQueue+0x98>)
  402466:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402468:	e012      	b.n	402490 <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40246a:	687b      	ldr	r3, [r7, #4]
  40246c:	691b      	ldr	r3, [r3, #16]
  40246e:	2b00      	cmp	r3, #0
  402470:	d013      	beq.n	40249a <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402472:	687b      	ldr	r3, [r7, #4]
  402474:	3310      	adds	r3, #16
  402476:	4618      	mov	r0, r3
  402478:	4b0e      	ldr	r3, [pc, #56]	; (4024b4 <prvUnlockQueue+0x9c>)
  40247a:	4798      	blx	r3
  40247c:	4603      	mov	r3, r0
  40247e:	2b00      	cmp	r3, #0
  402480:	d001      	beq.n	402486 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  402482:	4b0d      	ldr	r3, [pc, #52]	; (4024b8 <prvUnlockQueue+0xa0>)
  402484:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  402486:	687b      	ldr	r3, [r7, #4]
  402488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40248a:	1e5a      	subs	r2, r3, #1
  40248c:	687b      	ldr	r3, [r7, #4]
  40248e:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402490:	687b      	ldr	r3, [r7, #4]
  402492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  402494:	2b00      	cmp	r3, #0
  402496:	dce8      	bgt.n	40246a <prvUnlockQueue+0x52>
  402498:	e000      	b.n	40249c <prvUnlockQueue+0x84>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
  40249a:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40249c:	687b      	ldr	r3, [r7, #4]
  40249e:	f04f 32ff 	mov.w	r2, #4294967295
  4024a2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4024a4:	4b05      	ldr	r3, [pc, #20]	; (4024bc <prvUnlockQueue+0xa4>)
  4024a6:	4798      	blx	r3
}
  4024a8:	bf00      	nop
  4024aa:	3708      	adds	r7, #8
  4024ac:	46bd      	mov	sp, r7
  4024ae:	bd80      	pop	{r7, pc}
  4024b0:	004019b1 	.word	0x004019b1
  4024b4:	00402d21 	.word	0x00402d21
  4024b8:	00402edd 	.word	0x00402edd
  4024bc:	004019d1 	.word	0x004019d1

004024c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  4024c0:	b580      	push	{r7, lr}
  4024c2:	b084      	sub	sp, #16
  4024c4:	af00      	add	r7, sp, #0
  4024c6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4024c8:	4b08      	ldr	r3, [pc, #32]	; (4024ec <prvIsQueueEmpty+0x2c>)
  4024ca:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4024cc:	687b      	ldr	r3, [r7, #4]
  4024ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	bf0c      	ite	eq
  4024d4:	2301      	moveq	r3, #1
  4024d6:	2300      	movne	r3, #0
  4024d8:	b2db      	uxtb	r3, r3
  4024da:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4024dc:	4b04      	ldr	r3, [pc, #16]	; (4024f0 <prvIsQueueEmpty+0x30>)
  4024de:	4798      	blx	r3

	return xReturn;
  4024e0:	68fb      	ldr	r3, [r7, #12]
}
  4024e2:	4618      	mov	r0, r3
  4024e4:	3710      	adds	r7, #16
  4024e6:	46bd      	mov	sp, r7
  4024e8:	bd80      	pop	{r7, pc}
  4024ea:	bf00      	nop
  4024ec:	004019b1 	.word	0x004019b1
  4024f0:	004019d1 	.word	0x004019d1

004024f4 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  4024f4:	b580      	push	{r7, lr}
  4024f6:	b084      	sub	sp, #16
  4024f8:	af00      	add	r7, sp, #0
  4024fa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4024fc:	4b09      	ldr	r3, [pc, #36]	; (402524 <prvIsQueueFull+0x30>)
  4024fe:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  402500:	687b      	ldr	r3, [r7, #4]
  402502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402504:	687b      	ldr	r3, [r7, #4]
  402506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  402508:	429a      	cmp	r2, r3
  40250a:	bf0c      	ite	eq
  40250c:	2301      	moveq	r3, #1
  40250e:	2300      	movne	r3, #0
  402510:	b2db      	uxtb	r3, r3
  402512:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  402514:	4b04      	ldr	r3, [pc, #16]	; (402528 <prvIsQueueFull+0x34>)
  402516:	4798      	blx	r3

	return xReturn;
  402518:	68fb      	ldr	r3, [r7, #12]
}
  40251a:	4618      	mov	r0, r3
  40251c:	3710      	adds	r7, #16
  40251e:	46bd      	mov	sp, r7
  402520:	bd80      	pop	{r7, pc}
  402522:	bf00      	nop
  402524:	004019b1 	.word	0x004019b1
  402528:	004019d1 	.word	0x004019d1

0040252c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  40252c:	b580      	push	{r7, lr}
  40252e:	b082      	sub	sp, #8
  402530:	af00      	add	r7, sp, #0
  402532:	6078      	str	r0, [r7, #4]
  402534:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  402536:	4b12      	ldr	r3, [pc, #72]	; (402580 <vQueueWaitForMessageRestricted+0x54>)
  402538:	4798      	blx	r3
  40253a:	687b      	ldr	r3, [r7, #4]
  40253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40253e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402542:	d102      	bne.n	40254a <vQueueWaitForMessageRestricted+0x1e>
  402544:	687b      	ldr	r3, [r7, #4]
  402546:	2200      	movs	r2, #0
  402548:	645a      	str	r2, [r3, #68]	; 0x44
  40254a:	687b      	ldr	r3, [r7, #4]
  40254c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40254e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402552:	d102      	bne.n	40255a <vQueueWaitForMessageRestricted+0x2e>
  402554:	687b      	ldr	r3, [r7, #4]
  402556:	2200      	movs	r2, #0
  402558:	649a      	str	r2, [r3, #72]	; 0x48
  40255a:	4b0a      	ldr	r3, [pc, #40]	; (402584 <vQueueWaitForMessageRestricted+0x58>)
  40255c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  40255e:	687b      	ldr	r3, [r7, #4]
  402560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402562:	2b00      	cmp	r3, #0
  402564:	d105      	bne.n	402572 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402566:	687b      	ldr	r3, [r7, #4]
  402568:	3324      	adds	r3, #36	; 0x24
  40256a:	6839      	ldr	r1, [r7, #0]
  40256c:	4618      	mov	r0, r3
  40256e:	4b06      	ldr	r3, [pc, #24]	; (402588 <vQueueWaitForMessageRestricted+0x5c>)
  402570:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  402572:	6878      	ldr	r0, [r7, #4]
  402574:	4b05      	ldr	r3, [pc, #20]	; (40258c <vQueueWaitForMessageRestricted+0x60>)
  402576:	4798      	blx	r3
	}
  402578:	bf00      	nop
  40257a:	3708      	adds	r7, #8
  40257c:	46bd      	mov	sp, r7
  40257e:	bd80      	pop	{r7, pc}
  402580:	004019b1 	.word	0x004019b1
  402584:	004019d1 	.word	0x004019d1
  402588:	00402c95 	.word	0x00402c95
  40258c:	00402419 	.word	0x00402419

00402590 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402590:	b590      	push	{r4, r7, lr}
  402592:	b08b      	sub	sp, #44	; 0x2c
  402594:	af02      	add	r7, sp, #8
  402596:	60f8      	str	r0, [r7, #12]
  402598:	60b9      	str	r1, [r7, #8]
  40259a:	603b      	str	r3, [r7, #0]
  40259c:	4613      	mov	r3, r2
  40259e:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4025a0:	68fb      	ldr	r3, [r7, #12]
  4025a2:	2b00      	cmp	r3, #0
  4025a4:	d104      	bne.n	4025b0 <xTaskGenericCreate+0x20>
  4025a6:	f240 11eb 	movw	r1, #491	; 0x1eb
  4025aa:	4854      	ldr	r0, [pc, #336]	; (4026fc <xTaskGenericCreate+0x16c>)
  4025ac:	4b54      	ldr	r3, [pc, #336]	; (402700 <xTaskGenericCreate+0x170>)
  4025ae:	4798      	blx	r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4025b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4025b2:	2b0e      	cmp	r3, #14
  4025b4:	d904      	bls.n	4025c0 <xTaskGenericCreate+0x30>
  4025b6:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
  4025ba:	4850      	ldr	r0, [pc, #320]	; (4026fc <xTaskGenericCreate+0x16c>)
  4025bc:	4b50      	ldr	r3, [pc, #320]	; (402700 <xTaskGenericCreate+0x170>)
  4025be:	4798      	blx	r3

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4025c0:	88fb      	ldrh	r3, [r7, #6]
  4025c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  4025c4:	4618      	mov	r0, r3
  4025c6:	4b4f      	ldr	r3, [pc, #316]	; (402704 <xTaskGenericCreate+0x174>)
  4025c8:	4798      	blx	r3
  4025ca:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  4025cc:	69bb      	ldr	r3, [r7, #24]
  4025ce:	2b00      	cmp	r3, #0
  4025d0:	d07d      	beq.n	4026ce <xTaskGenericCreate+0x13e>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4025d2:	69bb      	ldr	r3, [r7, #24]
  4025d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4025d6:	88fb      	ldrh	r3, [r7, #6]
  4025d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  4025dc:	3b01      	subs	r3, #1
  4025de:	009b      	lsls	r3, r3, #2
  4025e0:	4413      	add	r3, r2
  4025e2:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4025e4:	697b      	ldr	r3, [r7, #20]
  4025e6:	f023 0307 	bic.w	r3, r3, #7
  4025ea:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4025ec:	697b      	ldr	r3, [r7, #20]
  4025ee:	f003 0307 	and.w	r3, r3, #7
  4025f2:	2b00      	cmp	r3, #0
  4025f4:	d004      	beq.n	402600 <xTaskGenericCreate+0x70>
  4025f6:	f240 210e 	movw	r1, #526	; 0x20e
  4025fa:	4840      	ldr	r0, [pc, #256]	; (4026fc <xTaskGenericCreate+0x16c>)
  4025fc:	4b40      	ldr	r3, [pc, #256]	; (402700 <xTaskGenericCreate+0x170>)
  4025fe:	4798      	blx	r3
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  402600:	88fb      	ldrh	r3, [r7, #6]
  402602:	9300      	str	r3, [sp, #0]
  402604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402608:	68b9      	ldr	r1, [r7, #8]
  40260a:	69b8      	ldr	r0, [r7, #24]
  40260c:	4c3e      	ldr	r4, [pc, #248]	; (402708 <xTaskGenericCreate+0x178>)
  40260e:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402610:	683a      	ldr	r2, [r7, #0]
  402612:	68f9      	ldr	r1, [r7, #12]
  402614:	6978      	ldr	r0, [r7, #20]
  402616:	4b3d      	ldr	r3, [pc, #244]	; (40270c <xTaskGenericCreate+0x17c>)
  402618:	4798      	blx	r3
  40261a:	4602      	mov	r2, r0
  40261c:	69bb      	ldr	r3, [r7, #24]
  40261e:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  402620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402622:	2b00      	cmp	r3, #0
  402624:	d002      	beq.n	40262c <xTaskGenericCreate+0x9c>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  402626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402628:	69ba      	ldr	r2, [r7, #24]
  40262a:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  40262c:	4b38      	ldr	r3, [pc, #224]	; (402710 <xTaskGenericCreate+0x180>)
  40262e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  402630:	4b38      	ldr	r3, [pc, #224]	; (402714 <xTaskGenericCreate+0x184>)
  402632:	681b      	ldr	r3, [r3, #0]
  402634:	3301      	adds	r3, #1
  402636:	4a37      	ldr	r2, [pc, #220]	; (402714 <xTaskGenericCreate+0x184>)
  402638:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40263a:	4b37      	ldr	r3, [pc, #220]	; (402718 <xTaskGenericCreate+0x188>)
  40263c:	681b      	ldr	r3, [r3, #0]
  40263e:	2b00      	cmp	r3, #0
  402640:	d109      	bne.n	402656 <xTaskGenericCreate+0xc6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  402642:	4a35      	ldr	r2, [pc, #212]	; (402718 <xTaskGenericCreate+0x188>)
  402644:	69bb      	ldr	r3, [r7, #24]
  402646:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  402648:	4b32      	ldr	r3, [pc, #200]	; (402714 <xTaskGenericCreate+0x184>)
  40264a:	681b      	ldr	r3, [r3, #0]
  40264c:	2b01      	cmp	r3, #1
  40264e:	d10f      	bne.n	402670 <xTaskGenericCreate+0xe0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  402650:	4b32      	ldr	r3, [pc, #200]	; (40271c <xTaskGenericCreate+0x18c>)
  402652:	4798      	blx	r3
  402654:	e00c      	b.n	402670 <xTaskGenericCreate+0xe0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402656:	4b32      	ldr	r3, [pc, #200]	; (402720 <xTaskGenericCreate+0x190>)
  402658:	681b      	ldr	r3, [r3, #0]
  40265a:	2b00      	cmp	r3, #0
  40265c:	d108      	bne.n	402670 <xTaskGenericCreate+0xe0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40265e:	4b2e      	ldr	r3, [pc, #184]	; (402718 <xTaskGenericCreate+0x188>)
  402660:	681b      	ldr	r3, [r3, #0]
  402662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402666:	429a      	cmp	r2, r3
  402668:	d802      	bhi.n	402670 <xTaskGenericCreate+0xe0>
					{
						pxCurrentTCB = pxNewTCB;
  40266a:	4a2b      	ldr	r2, [pc, #172]	; (402718 <xTaskGenericCreate+0x188>)
  40266c:	69bb      	ldr	r3, [r7, #24]
  40266e:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  402670:	69bb      	ldr	r3, [r7, #24]
  402672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402674:	4b2b      	ldr	r3, [pc, #172]	; (402724 <xTaskGenericCreate+0x194>)
  402676:	681b      	ldr	r3, [r3, #0]
  402678:	429a      	cmp	r2, r3
  40267a:	d903      	bls.n	402684 <xTaskGenericCreate+0xf4>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40267c:	69bb      	ldr	r3, [r7, #24]
  40267e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402680:	4a28      	ldr	r2, [pc, #160]	; (402724 <xTaskGenericCreate+0x194>)
  402682:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402684:	4b28      	ldr	r3, [pc, #160]	; (402728 <xTaskGenericCreate+0x198>)
  402686:	681a      	ldr	r2, [r3, #0]
  402688:	69bb      	ldr	r3, [r7, #24]
  40268a:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  40268c:	4b26      	ldr	r3, [pc, #152]	; (402728 <xTaskGenericCreate+0x198>)
  40268e:	681b      	ldr	r3, [r3, #0]
  402690:	3301      	adds	r3, #1
  402692:	4a25      	ldr	r2, [pc, #148]	; (402728 <xTaskGenericCreate+0x198>)
  402694:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  402696:	69bb      	ldr	r3, [r7, #24]
  402698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40269a:	2201      	movs	r2, #1
  40269c:	409a      	lsls	r2, r3
  40269e:	4b23      	ldr	r3, [pc, #140]	; (40272c <xTaskGenericCreate+0x19c>)
  4026a0:	681b      	ldr	r3, [r3, #0]
  4026a2:	4313      	orrs	r3, r2
  4026a4:	4a21      	ldr	r2, [pc, #132]	; (40272c <xTaskGenericCreate+0x19c>)
  4026a6:	6013      	str	r3, [r2, #0]
  4026a8:	69bb      	ldr	r3, [r7, #24]
  4026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4026ac:	4613      	mov	r3, r2
  4026ae:	009b      	lsls	r3, r3, #2
  4026b0:	4413      	add	r3, r2
  4026b2:	009b      	lsls	r3, r3, #2
  4026b4:	4a1e      	ldr	r2, [pc, #120]	; (402730 <xTaskGenericCreate+0x1a0>)
  4026b6:	441a      	add	r2, r3
  4026b8:	69bb      	ldr	r3, [r7, #24]
  4026ba:	3304      	adds	r3, #4
  4026bc:	4619      	mov	r1, r3
  4026be:	4610      	mov	r0, r2
  4026c0:	4b1c      	ldr	r3, [pc, #112]	; (402734 <xTaskGenericCreate+0x1a4>)
  4026c2:	4798      	blx	r3

			xReturn = pdPASS;
  4026c4:	2301      	movs	r3, #1
  4026c6:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4026c8:	4b1b      	ldr	r3, [pc, #108]	; (402738 <xTaskGenericCreate+0x1a8>)
  4026ca:	4798      	blx	r3
  4026cc:	e002      	b.n	4026d4 <xTaskGenericCreate+0x144>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4026ce:	f04f 33ff 	mov.w	r3, #4294967295
  4026d2:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4026d4:	69fb      	ldr	r3, [r7, #28]
  4026d6:	2b01      	cmp	r3, #1
  4026d8:	d10b      	bne.n	4026f2 <xTaskGenericCreate+0x162>
	{
		if( xSchedulerRunning != pdFALSE )
  4026da:	4b11      	ldr	r3, [pc, #68]	; (402720 <xTaskGenericCreate+0x190>)
  4026dc:	681b      	ldr	r3, [r3, #0]
  4026de:	2b00      	cmp	r3, #0
  4026e0:	d007      	beq.n	4026f2 <xTaskGenericCreate+0x162>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4026e2:	4b0d      	ldr	r3, [pc, #52]	; (402718 <xTaskGenericCreate+0x188>)
  4026e4:	681b      	ldr	r3, [r3, #0]
  4026e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4026e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4026ea:	429a      	cmp	r2, r3
  4026ec:	d201      	bcs.n	4026f2 <xTaskGenericCreate+0x162>
			{
				portYIELD_WITHIN_API();
  4026ee:	4b13      	ldr	r3, [pc, #76]	; (40273c <xTaskGenericCreate+0x1ac>)
  4026f0:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  4026f2:	69fb      	ldr	r3, [r7, #28]
}
  4026f4:	4618      	mov	r0, r3
  4026f6:	3724      	adds	r7, #36	; 0x24
  4026f8:	46bd      	mov	sp, r7
  4026fa:	bd90      	pop	{r4, r7, pc}
  4026fc:	0040da48 	.word	0x0040da48
  402700:	00409a25 	.word	0x00409a25
  402704:	0040311d 	.word	0x0040311d
  402708:	00402f1d 	.word	0x00402f1d
  40270c:	004018a5 	.word	0x004018a5
  402710:	004019b1 	.word	0x004019b1
  402714:	20019544 	.word	0x20019544
  402718:	200193a4 	.word	0x200193a4
  40271c:	00402f99 	.word	0x00402f99
  402720:	20019554 	.word	0x20019554
  402724:	2001954c 	.word	0x2001954c
  402728:	20019568 	.word	0x20019568
  40272c:	20019550 	.word	0x20019550
  402730:	200193a8 	.word	0x200193a8
  402734:	004016e9 	.word	0x004016e9
  402738:	004019d1 	.word	0x004019d1
  40273c:	00401995 	.word	0x00401995

00402740 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402740:	b590      	push	{r4, r7, lr}
  402742:	b087      	sub	sp, #28
  402744:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  402746:	2300      	movs	r3, #0
  402748:	9303      	str	r3, [sp, #12]
  40274a:	2300      	movs	r3, #0
  40274c:	9302      	str	r3, [sp, #8]
  40274e:	2300      	movs	r3, #0
  402750:	9301      	str	r3, [sp, #4]
  402752:	2300      	movs	r3, #0
  402754:	9300      	str	r3, [sp, #0]
  402756:	2300      	movs	r3, #0
  402758:	2282      	movs	r2, #130	; 0x82
  40275a:	4913      	ldr	r1, [pc, #76]	; (4027a8 <vTaskStartScheduler+0x68>)
  40275c:	4813      	ldr	r0, [pc, #76]	; (4027ac <vTaskStartScheduler+0x6c>)
  40275e:	4c14      	ldr	r4, [pc, #80]	; (4027b0 <vTaskStartScheduler+0x70>)
  402760:	47a0      	blx	r4
  402762:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402764:	687b      	ldr	r3, [r7, #4]
  402766:	2b01      	cmp	r3, #1
  402768:	d102      	bne.n	402770 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  40276a:	4b12      	ldr	r3, [pc, #72]	; (4027b4 <vTaskStartScheduler+0x74>)
  40276c:	4798      	blx	r3
  40276e:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  402770:	687b      	ldr	r3, [r7, #4]
  402772:	2b01      	cmp	r3, #1
  402774:	d10b      	bne.n	40278e <vTaskStartScheduler+0x4e>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  402776:	4b10      	ldr	r3, [pc, #64]	; (4027b8 <vTaskStartScheduler+0x78>)
  402778:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  40277a:	4b10      	ldr	r3, [pc, #64]	; (4027bc <vTaskStartScheduler+0x7c>)
  40277c:	2201      	movs	r2, #1
  40277e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402780:	4b0f      	ldr	r3, [pc, #60]	; (4027c0 <vTaskStartScheduler+0x80>)
  402782:	2200      	movs	r2, #0
  402784:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
  402786:	4b0f      	ldr	r3, [pc, #60]	; (4027c4 <vTaskStartScheduler+0x84>)
  402788:	4798      	blx	r3

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  40278a:	4b0f      	ldr	r3, [pc, #60]	; (4027c8 <vTaskStartScheduler+0x88>)
  40278c:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  40278e:	687b      	ldr	r3, [r7, #4]
  402790:	2b00      	cmp	r3, #0
  402792:	d104      	bne.n	40279e <vTaskStartScheduler+0x5e>
  402794:	f240 5113 	movw	r1, #1299	; 0x513
  402798:	480c      	ldr	r0, [pc, #48]	; (4027cc <vTaskStartScheduler+0x8c>)
  40279a:	4b0d      	ldr	r3, [pc, #52]	; (4027d0 <vTaskStartScheduler+0x90>)
  40279c:	4798      	blx	r3
}
  40279e:	bf00      	nop
  4027a0:	370c      	adds	r7, #12
  4027a2:	46bd      	mov	sp, r7
  4027a4:	bd90      	pop	{r4, r7, pc}
  4027a6:	bf00      	nop
  4027a8:	0040da88 	.word	0x0040da88
  4027ac:	00402ef5 	.word	0x00402ef5
  4027b0:	00402591 	.word	0x00402591
  4027b4:	004033a5 	.word	0x004033a5
  4027b8:	004019f9 	.word	0x004019f9
  4027bc:	20019554 	.word	0x20019554
  4027c0:	20019548 	.word	0x20019548
  4027c4:	00400249 	.word	0x00400249
  4027c8:	0040193d 	.word	0x0040193d
  4027cc:	0040da48 	.word	0x0040da48
  4027d0:	00409a25 	.word	0x00409a25

004027d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  4027d4:	b480      	push	{r7}
  4027d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  4027d8:	4b04      	ldr	r3, [pc, #16]	; (4027ec <vTaskSuspendAll+0x18>)
  4027da:	681b      	ldr	r3, [r3, #0]
  4027dc:	3301      	adds	r3, #1
  4027de:	4a03      	ldr	r2, [pc, #12]	; (4027ec <vTaskSuspendAll+0x18>)
  4027e0:	6013      	str	r3, [r2, #0]
}
  4027e2:	bf00      	nop
  4027e4:	46bd      	mov	sp, r7
  4027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027ea:	4770      	bx	lr
  4027ec:	20019558 	.word	0x20019558

004027f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  4027f0:	b590      	push	{r4, r7, lr}
  4027f2:	b083      	sub	sp, #12
  4027f4:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4027f6:	2300      	movs	r3, #0
  4027f8:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4027fa:	4b37      	ldr	r3, [pc, #220]	; (4028d8 <xTaskResumeAll+0xe8>)
  4027fc:	681b      	ldr	r3, [r3, #0]
  4027fe:	2b00      	cmp	r3, #0
  402800:	d104      	bne.n	40280c <xTaskResumeAll+0x1c>
  402802:	f240 514d 	movw	r1, #1357	; 0x54d
  402806:	4835      	ldr	r0, [pc, #212]	; (4028dc <xTaskResumeAll+0xec>)
  402808:	4b35      	ldr	r3, [pc, #212]	; (4028e0 <xTaskResumeAll+0xf0>)
  40280a:	4798      	blx	r3
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40280c:	4b35      	ldr	r3, [pc, #212]	; (4028e4 <xTaskResumeAll+0xf4>)
  40280e:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  402810:	4b31      	ldr	r3, [pc, #196]	; (4028d8 <xTaskResumeAll+0xe8>)
  402812:	681b      	ldr	r3, [r3, #0]
  402814:	3b01      	subs	r3, #1
  402816:	4a30      	ldr	r2, [pc, #192]	; (4028d8 <xTaskResumeAll+0xe8>)
  402818:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40281a:	4b2f      	ldr	r3, [pc, #188]	; (4028d8 <xTaskResumeAll+0xe8>)
  40281c:	681b      	ldr	r3, [r3, #0]
  40281e:	2b00      	cmp	r3, #0
  402820:	d152      	bne.n	4028c8 <xTaskResumeAll+0xd8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  402822:	4b31      	ldr	r3, [pc, #196]	; (4028e8 <xTaskResumeAll+0xf8>)
  402824:	681b      	ldr	r3, [r3, #0]
  402826:	2b00      	cmp	r3, #0
  402828:	d04e      	beq.n	4028c8 <xTaskResumeAll+0xd8>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  40282a:	2300      	movs	r3, #0
  40282c:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40282e:	e027      	b.n	402880 <xTaskResumeAll+0x90>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  402830:	4b2e      	ldr	r3, [pc, #184]	; (4028ec <xTaskResumeAll+0xfc>)
  402832:	68db      	ldr	r3, [r3, #12]
  402834:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  402836:	f104 0318 	add.w	r3, r4, #24
  40283a:	4618      	mov	r0, r3
  40283c:	4b2c      	ldr	r3, [pc, #176]	; (4028f0 <xTaskResumeAll+0x100>)
  40283e:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  402840:	1d23      	adds	r3, r4, #4
  402842:	4618      	mov	r0, r3
  402844:	4b2a      	ldr	r3, [pc, #168]	; (4028f0 <xTaskResumeAll+0x100>)
  402846:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  402848:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40284a:	2201      	movs	r2, #1
  40284c:	409a      	lsls	r2, r3
  40284e:	4b29      	ldr	r3, [pc, #164]	; (4028f4 <xTaskResumeAll+0x104>)
  402850:	681b      	ldr	r3, [r3, #0]
  402852:	4313      	orrs	r3, r2
  402854:	4a27      	ldr	r2, [pc, #156]	; (4028f4 <xTaskResumeAll+0x104>)
  402856:	6013      	str	r3, [r2, #0]
  402858:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40285a:	4613      	mov	r3, r2
  40285c:	009b      	lsls	r3, r3, #2
  40285e:	4413      	add	r3, r2
  402860:	009b      	lsls	r3, r3, #2
  402862:	4a25      	ldr	r2, [pc, #148]	; (4028f8 <xTaskResumeAll+0x108>)
  402864:	4413      	add	r3, r2
  402866:	1d22      	adds	r2, r4, #4
  402868:	4611      	mov	r1, r2
  40286a:	4618      	mov	r0, r3
  40286c:	4b23      	ldr	r3, [pc, #140]	; (4028fc <xTaskResumeAll+0x10c>)
  40286e:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402870:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402872:	4b23      	ldr	r3, [pc, #140]	; (402900 <xTaskResumeAll+0x110>)
  402874:	681b      	ldr	r3, [r3, #0]
  402876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402878:	429a      	cmp	r2, r3
  40287a:	d301      	bcc.n	402880 <xTaskResumeAll+0x90>
					{
						xYieldRequired = pdTRUE;
  40287c:	2301      	movs	r3, #1
  40287e:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  402880:	4b1a      	ldr	r3, [pc, #104]	; (4028ec <xTaskResumeAll+0xfc>)
  402882:	681b      	ldr	r3, [r3, #0]
  402884:	2b00      	cmp	r3, #0
  402886:	d1d3      	bne.n	402830 <xTaskResumeAll+0x40>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402888:	4b1e      	ldr	r3, [pc, #120]	; (402904 <xTaskResumeAll+0x114>)
  40288a:	681b      	ldr	r3, [r3, #0]
  40288c:	2b00      	cmp	r3, #0
  40288e:	d00d      	beq.n	4028ac <xTaskResumeAll+0xbc>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402890:	e006      	b.n	4028a0 <xTaskResumeAll+0xb0>
					{
						vTaskIncrementTick();
  402892:	4b1d      	ldr	r3, [pc, #116]	; (402908 <xTaskResumeAll+0x118>)
  402894:	4798      	blx	r3
						--uxMissedTicks;
  402896:	4b1b      	ldr	r3, [pc, #108]	; (402904 <xTaskResumeAll+0x114>)
  402898:	681b      	ldr	r3, [r3, #0]
  40289a:	3b01      	subs	r3, #1
  40289c:	4a19      	ldr	r2, [pc, #100]	; (402904 <xTaskResumeAll+0x114>)
  40289e:	6013      	str	r3, [r2, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4028a0:	4b18      	ldr	r3, [pc, #96]	; (402904 <xTaskResumeAll+0x114>)
  4028a2:	681b      	ldr	r3, [r3, #0]
  4028a4:	2b00      	cmp	r3, #0
  4028a6:	d1f4      	bne.n	402892 <xTaskResumeAll+0xa2>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  4028a8:	2301      	movs	r3, #1
  4028aa:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  4028ac:	683b      	ldr	r3, [r7, #0]
  4028ae:	2b01      	cmp	r3, #1
  4028b0:	d003      	beq.n	4028ba <xTaskResumeAll+0xca>
  4028b2:	4b16      	ldr	r3, [pc, #88]	; (40290c <xTaskResumeAll+0x11c>)
  4028b4:	681b      	ldr	r3, [r3, #0]
  4028b6:	2b01      	cmp	r3, #1
  4028b8:	d106      	bne.n	4028c8 <xTaskResumeAll+0xd8>
				{
					xAlreadyYielded = pdTRUE;
  4028ba:	2301      	movs	r3, #1
  4028bc:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  4028be:	4b13      	ldr	r3, [pc, #76]	; (40290c <xTaskResumeAll+0x11c>)
  4028c0:	2200      	movs	r2, #0
  4028c2:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  4028c4:	4b12      	ldr	r3, [pc, #72]	; (402910 <xTaskResumeAll+0x120>)
  4028c6:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  4028c8:	4b12      	ldr	r3, [pc, #72]	; (402914 <xTaskResumeAll+0x124>)
  4028ca:	4798      	blx	r3

	return xAlreadyYielded;
  4028cc:	687b      	ldr	r3, [r7, #4]
}
  4028ce:	4618      	mov	r0, r3
  4028d0:	370c      	adds	r7, #12
  4028d2:	46bd      	mov	sp, r7
  4028d4:	bd90      	pop	{r4, r7, pc}
  4028d6:	bf00      	nop
  4028d8:	20019558 	.word	0x20019558
  4028dc:	0040da48 	.word	0x0040da48
  4028e0:	00409a25 	.word	0x00409a25
  4028e4:	004019b1 	.word	0x004019b1
  4028e8:	20019544 	.word	0x20019544
  4028ec:	20019504 	.word	0x20019504
  4028f0:	004017ad 	.word	0x004017ad
  4028f4:	20019550 	.word	0x20019550
  4028f8:	200193a8 	.word	0x200193a8
  4028fc:	004016e9 	.word	0x004016e9
  402900:	200193a4 	.word	0x200193a4
  402904:	2001955c 	.word	0x2001955c
  402908:	00402975 	.word	0x00402975
  40290c:	20019560 	.word	0x20019560
  402910:	00401995 	.word	0x00401995
  402914:	004019d1 	.word	0x004019d1

00402918 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  402918:	b580      	push	{r7, lr}
  40291a:	b082      	sub	sp, #8
  40291c:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  40291e:	4b06      	ldr	r3, [pc, #24]	; (402938 <xTaskGetTickCount+0x20>)
  402920:	4798      	blx	r3
	{
		xTicks = xTickCount;
  402922:	4b06      	ldr	r3, [pc, #24]	; (40293c <xTaskGetTickCount+0x24>)
  402924:	681b      	ldr	r3, [r3, #0]
  402926:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  402928:	4b05      	ldr	r3, [pc, #20]	; (402940 <xTaskGetTickCount+0x28>)
  40292a:	4798      	blx	r3

	return xTicks;
  40292c:	687b      	ldr	r3, [r7, #4]
}
  40292e:	4618      	mov	r0, r3
  402930:	3708      	adds	r7, #8
  402932:	46bd      	mov	sp, r7
  402934:	bd80      	pop	{r7, pc}
  402936:	bf00      	nop
  402938:	004019b1 	.word	0x004019b1
  40293c:	20019548 	.word	0x20019548
  402940:	004019d1 	.word	0x004019d1

00402944 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
  402944:	b580      	push	{r7, lr}
  402946:	b082      	sub	sp, #8
  402948:	af00      	add	r7, sp, #0
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40294a:	4b07      	ldr	r3, [pc, #28]	; (402968 <xTaskGetTickCountFromISR+0x24>)
  40294c:	4798      	blx	r3
  40294e:	6078      	str	r0, [r7, #4]
	xReturn = xTickCount;
  402950:	4b06      	ldr	r3, [pc, #24]	; (40296c <xTaskGetTickCountFromISR+0x28>)
  402952:	681b      	ldr	r3, [r3, #0]
  402954:	603b      	str	r3, [r7, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402956:	6878      	ldr	r0, [r7, #4]
  402958:	4b05      	ldr	r3, [pc, #20]	; (402970 <xTaskGetTickCountFromISR+0x2c>)
  40295a:	4798      	blx	r3

	return xReturn;
  40295c:	683b      	ldr	r3, [r7, #0]
}
  40295e:	4618      	mov	r0, r3
  402960:	3708      	adds	r7, #8
  402962:	46bd      	mov	sp, r7
  402964:	bd80      	pop	{r7, pc}
  402966:	bf00      	nop
  402968:	004019f9 	.word	0x004019f9
  40296c:	20019548 	.word	0x20019548
  402970:	00401a0d 	.word	0x00401a0d

00402974 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  402974:	b580      	push	{r7, lr}
  402976:	b084      	sub	sp, #16
  402978:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40297a:	4b45      	ldr	r3, [pc, #276]	; (402a90 <vTaskIncrementTick+0x11c>)
  40297c:	681b      	ldr	r3, [r3, #0]
  40297e:	2b00      	cmp	r3, #0
  402980:	d17b      	bne.n	402a7a <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  402982:	4b44      	ldr	r3, [pc, #272]	; (402a94 <vTaskIncrementTick+0x120>)
  402984:	681b      	ldr	r3, [r3, #0]
  402986:	3301      	adds	r3, #1
  402988:	4a42      	ldr	r2, [pc, #264]	; (402a94 <vTaskIncrementTick+0x120>)
  40298a:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  40298c:	4b41      	ldr	r3, [pc, #260]	; (402a94 <vTaskIncrementTick+0x120>)
  40298e:	681b      	ldr	r3, [r3, #0]
  402990:	2b00      	cmp	r3, #0
  402992:	d12b      	bne.n	4029ec <vTaskIncrementTick+0x78>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  402994:	4b40      	ldr	r3, [pc, #256]	; (402a98 <vTaskIncrementTick+0x124>)
  402996:	681b      	ldr	r3, [r3, #0]
  402998:	681b      	ldr	r3, [r3, #0]
  40299a:	2b00      	cmp	r3, #0
  40299c:	d004      	beq.n	4029a8 <vTaskIncrementTick+0x34>
  40299e:	f240 618c 	movw	r1, #1676	; 0x68c
  4029a2:	483e      	ldr	r0, [pc, #248]	; (402a9c <vTaskIncrementTick+0x128>)
  4029a4:	4b3e      	ldr	r3, [pc, #248]	; (402aa0 <vTaskIncrementTick+0x12c>)
  4029a6:	4798      	blx	r3

			pxTemp = pxDelayedTaskList;
  4029a8:	4b3b      	ldr	r3, [pc, #236]	; (402a98 <vTaskIncrementTick+0x124>)
  4029aa:	681b      	ldr	r3, [r3, #0]
  4029ac:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4029ae:	4b3d      	ldr	r3, [pc, #244]	; (402aa4 <vTaskIncrementTick+0x130>)
  4029b0:	681b      	ldr	r3, [r3, #0]
  4029b2:	4a39      	ldr	r2, [pc, #228]	; (402a98 <vTaskIncrementTick+0x124>)
  4029b4:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4029b6:	4a3b      	ldr	r2, [pc, #236]	; (402aa4 <vTaskIncrementTick+0x130>)
  4029b8:	68fb      	ldr	r3, [r7, #12]
  4029ba:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  4029bc:	4b3a      	ldr	r3, [pc, #232]	; (402aa8 <vTaskIncrementTick+0x134>)
  4029be:	681b      	ldr	r3, [r3, #0]
  4029c0:	3301      	adds	r3, #1
  4029c2:	4a39      	ldr	r2, [pc, #228]	; (402aa8 <vTaskIncrementTick+0x134>)
  4029c4:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4029c6:	4b34      	ldr	r3, [pc, #208]	; (402a98 <vTaskIncrementTick+0x124>)
  4029c8:	681b      	ldr	r3, [r3, #0]
  4029ca:	681b      	ldr	r3, [r3, #0]
  4029cc:	2b00      	cmp	r3, #0
  4029ce:	d104      	bne.n	4029da <vTaskIncrementTick+0x66>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  4029d0:	4b36      	ldr	r3, [pc, #216]	; (402aac <vTaskIncrementTick+0x138>)
  4029d2:	f04f 32ff 	mov.w	r2, #4294967295
  4029d6:	601a      	str	r2, [r3, #0]
  4029d8:	e008      	b.n	4029ec <vTaskIncrementTick+0x78>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4029da:	4b2f      	ldr	r3, [pc, #188]	; (402a98 <vTaskIncrementTick+0x124>)
  4029dc:	681b      	ldr	r3, [r3, #0]
  4029de:	68db      	ldr	r3, [r3, #12]
  4029e0:	68db      	ldr	r3, [r3, #12]
  4029e2:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4029e4:	68bb      	ldr	r3, [r7, #8]
  4029e6:	685b      	ldr	r3, [r3, #4]
  4029e8:	4a30      	ldr	r2, [pc, #192]	; (402aac <vTaskIncrementTick+0x138>)
  4029ea:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  4029ec:	4b29      	ldr	r3, [pc, #164]	; (402a94 <vTaskIncrementTick+0x120>)
  4029ee:	681a      	ldr	r2, [r3, #0]
  4029f0:	4b2e      	ldr	r3, [pc, #184]	; (402aac <vTaskIncrementTick+0x138>)
  4029f2:	681b      	ldr	r3, [r3, #0]
  4029f4:	429a      	cmp	r2, r3
  4029f6:	d346      	bcc.n	402a86 <vTaskIncrementTick+0x112>
  4029f8:	4b27      	ldr	r3, [pc, #156]	; (402a98 <vTaskIncrementTick+0x124>)
  4029fa:	681b      	ldr	r3, [r3, #0]
  4029fc:	681b      	ldr	r3, [r3, #0]
  4029fe:	2b00      	cmp	r3, #0
  402a00:	d104      	bne.n	402a0c <vTaskIncrementTick+0x98>
  402a02:	4b2a      	ldr	r3, [pc, #168]	; (402aac <vTaskIncrementTick+0x138>)
  402a04:	f04f 32ff 	mov.w	r2, #4294967295
  402a08:	601a      	str	r2, [r3, #0]
  402a0a:	e03c      	b.n	402a86 <vTaskIncrementTick+0x112>
  402a0c:	4b22      	ldr	r3, [pc, #136]	; (402a98 <vTaskIncrementTick+0x124>)
  402a0e:	681b      	ldr	r3, [r3, #0]
  402a10:	68db      	ldr	r3, [r3, #12]
  402a12:	68db      	ldr	r3, [r3, #12]
  402a14:	60bb      	str	r3, [r7, #8]
  402a16:	68bb      	ldr	r3, [r7, #8]
  402a18:	685b      	ldr	r3, [r3, #4]
  402a1a:	607b      	str	r3, [r7, #4]
  402a1c:	4b1d      	ldr	r3, [pc, #116]	; (402a94 <vTaskIncrementTick+0x120>)
  402a1e:	681a      	ldr	r2, [r3, #0]
  402a20:	687b      	ldr	r3, [r7, #4]
  402a22:	429a      	cmp	r2, r3
  402a24:	d203      	bcs.n	402a2e <vTaskIncrementTick+0xba>
  402a26:	4a21      	ldr	r2, [pc, #132]	; (402aac <vTaskIncrementTick+0x138>)
  402a28:	687b      	ldr	r3, [r7, #4]
  402a2a:	6013      	str	r3, [r2, #0]
  402a2c:	e02b      	b.n	402a86 <vTaskIncrementTick+0x112>
  402a2e:	68bb      	ldr	r3, [r7, #8]
  402a30:	3304      	adds	r3, #4
  402a32:	4618      	mov	r0, r3
  402a34:	4b1e      	ldr	r3, [pc, #120]	; (402ab0 <vTaskIncrementTick+0x13c>)
  402a36:	4798      	blx	r3
  402a38:	68bb      	ldr	r3, [r7, #8]
  402a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402a3c:	2b00      	cmp	r3, #0
  402a3e:	d004      	beq.n	402a4a <vTaskIncrementTick+0xd6>
  402a40:	68bb      	ldr	r3, [r7, #8]
  402a42:	3318      	adds	r3, #24
  402a44:	4618      	mov	r0, r3
  402a46:	4b1a      	ldr	r3, [pc, #104]	; (402ab0 <vTaskIncrementTick+0x13c>)
  402a48:	4798      	blx	r3
  402a4a:	68bb      	ldr	r3, [r7, #8]
  402a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a4e:	2201      	movs	r2, #1
  402a50:	409a      	lsls	r2, r3
  402a52:	4b18      	ldr	r3, [pc, #96]	; (402ab4 <vTaskIncrementTick+0x140>)
  402a54:	681b      	ldr	r3, [r3, #0]
  402a56:	4313      	orrs	r3, r2
  402a58:	4a16      	ldr	r2, [pc, #88]	; (402ab4 <vTaskIncrementTick+0x140>)
  402a5a:	6013      	str	r3, [r2, #0]
  402a5c:	68bb      	ldr	r3, [r7, #8]
  402a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402a60:	4613      	mov	r3, r2
  402a62:	009b      	lsls	r3, r3, #2
  402a64:	4413      	add	r3, r2
  402a66:	009b      	lsls	r3, r3, #2
  402a68:	4a13      	ldr	r2, [pc, #76]	; (402ab8 <vTaskIncrementTick+0x144>)
  402a6a:	441a      	add	r2, r3
  402a6c:	68bb      	ldr	r3, [r7, #8]
  402a6e:	3304      	adds	r3, #4
  402a70:	4619      	mov	r1, r3
  402a72:	4610      	mov	r0, r2
  402a74:	4b11      	ldr	r3, [pc, #68]	; (402abc <vTaskIncrementTick+0x148>)
  402a76:	4798      	blx	r3
  402a78:	e7be      	b.n	4029f8 <vTaskIncrementTick+0x84>
	}
	else
	{
		++uxMissedTicks;
  402a7a:	4b11      	ldr	r3, [pc, #68]	; (402ac0 <vTaskIncrementTick+0x14c>)
  402a7c:	681b      	ldr	r3, [r3, #0]
  402a7e:	3301      	adds	r3, #1
  402a80:	4a0f      	ldr	r2, [pc, #60]	; (402ac0 <vTaskIncrementTick+0x14c>)
  402a82:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  402a84:	e7ff      	b.n	402a86 <vTaskIncrementTick+0x112>
  402a86:	bf00      	nop
  402a88:	3710      	adds	r7, #16
  402a8a:	46bd      	mov	sp, r7
  402a8c:	bd80      	pop	{r7, pc}
  402a8e:	bf00      	nop
  402a90:	20019558 	.word	0x20019558
  402a94:	20019548 	.word	0x20019548
  402a98:	200194fc 	.word	0x200194fc
  402a9c:	0040da48 	.word	0x0040da48
  402aa0:	00409a25 	.word	0x00409a25
  402aa4:	20019500 	.word	0x20019500
  402aa8:	20019564 	.word	0x20019564
  402aac:	20000118 	.word	0x20000118
  402ab0:	004017ad 	.word	0x004017ad
  402ab4:	20019550 	.word	0x20019550
  402ab8:	200193a8 	.word	0x200193a8
  402abc:	004016e9 	.word	0x004016e9
  402ac0:	2001955c 	.word	0x2001955c

00402ac4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  402ac4:	b580      	push	{r7, lr}
  402ac6:	b086      	sub	sp, #24
  402ac8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  402aca:	4b3b      	ldr	r3, [pc, #236]	; (402bb8 <vTaskSwitchContext+0xf4>)
  402acc:	681b      	ldr	r3, [r3, #0]
  402ace:	2b00      	cmp	r3, #0
  402ad0:	d003      	beq.n	402ada <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  402ad2:	4b3a      	ldr	r3, [pc, #232]	; (402bbc <vTaskSwitchContext+0xf8>)
  402ad4:	2201      	movs	r2, #1
  402ad6:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  402ad8:	e06a      	b.n	402bb0 <vTaskSwitchContext+0xec>
			unsigned long ulTempCounter;

				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTempCounter );
				#else
					ulTempCounter = portGET_RUN_TIME_COUNTER_VALUE();
  402ada:	4b39      	ldr	r3, [pc, #228]	; (402bc0 <vTaskSwitchContext+0xfc>)
  402adc:	4798      	blx	r3
  402ade:	6178      	str	r0, [r7, #20]
				/* Add the amount of time the task has been running to the accumulated
				time so far.  The time the task started running was stored in
				ulTaskSwitchedInTime.  Note that there is no overflow protection here
				so count values are only valid until the timer overflows.  Generally
				this will be about 1 hour assuming a 1uS timer increment. */
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
  402ae0:	4b38      	ldr	r3, [pc, #224]	; (402bc4 <vTaskSwitchContext+0x100>)
  402ae2:	681b      	ldr	r3, [r3, #0]
  402ae4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
  402ae6:	4a38      	ldr	r2, [pc, #224]	; (402bc8 <vTaskSwitchContext+0x104>)
  402ae8:	6812      	ldr	r2, [r2, #0]
  402aea:	6978      	ldr	r0, [r7, #20]
  402aec:	1a82      	subs	r2, r0, r2
  402aee:	440a      	add	r2, r1
  402af0:	64da      	str	r2, [r3, #76]	; 0x4c
				ulTaskSwitchedInTime = ulTempCounter;
  402af2:	4a35      	ldr	r2, [pc, #212]	; (402bc8 <vTaskSwitchContext+0x104>)
  402af4:	697b      	ldr	r3, [r7, #20]
  402af6:	6013      	str	r3, [r2, #0]
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  402af8:	4b32      	ldr	r3, [pc, #200]	; (402bc4 <vTaskSwitchContext+0x100>)
  402afa:	681b      	ldr	r3, [r3, #0]
  402afc:	681a      	ldr	r2, [r3, #0]
  402afe:	4b31      	ldr	r3, [pc, #196]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b00:	681b      	ldr	r3, [r3, #0]
  402b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b04:	429a      	cmp	r2, r3
  402b06:	d808      	bhi.n	402b1a <vTaskSwitchContext+0x56>
  402b08:	4b2e      	ldr	r3, [pc, #184]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b0a:	681a      	ldr	r2, [r3, #0]
  402b0c:	4b2d      	ldr	r3, [pc, #180]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b0e:	681b      	ldr	r3, [r3, #0]
  402b10:	3334      	adds	r3, #52	; 0x34
  402b12:	4619      	mov	r1, r3
  402b14:	4610      	mov	r0, r2
  402b16:	4b2d      	ldr	r3, [pc, #180]	; (402bcc <vTaskSwitchContext+0x108>)
  402b18:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  402b1a:	4b2a      	ldr	r3, [pc, #168]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b1c:	681b      	ldr	r3, [r3, #0]
  402b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b20:	2214      	movs	r2, #20
  402b22:	492b      	ldr	r1, [pc, #172]	; (402bd0 <vTaskSwitchContext+0x10c>)
  402b24:	4618      	mov	r0, r3
  402b26:	4b2b      	ldr	r3, [pc, #172]	; (402bd4 <vTaskSwitchContext+0x110>)
  402b28:	4798      	blx	r3
  402b2a:	4603      	mov	r3, r0
  402b2c:	2b00      	cmp	r3, #0
  402b2e:	d008      	beq.n	402b42 <vTaskSwitchContext+0x7e>
  402b30:	4b24      	ldr	r3, [pc, #144]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b32:	681a      	ldr	r2, [r3, #0]
  402b34:	4b23      	ldr	r3, [pc, #140]	; (402bc4 <vTaskSwitchContext+0x100>)
  402b36:	681b      	ldr	r3, [r3, #0]
  402b38:	3334      	adds	r3, #52	; 0x34
  402b3a:	4619      	mov	r1, r3
  402b3c:	4610      	mov	r0, r2
  402b3e:	4b23      	ldr	r3, [pc, #140]	; (402bcc <vTaskSwitchContext+0x108>)
  402b40:	4798      	blx	r3

		taskSELECT_HIGHEST_PRIORITY_TASK();
  402b42:	4b25      	ldr	r3, [pc, #148]	; (402bd8 <vTaskSwitchContext+0x114>)
  402b44:	681b      	ldr	r3, [r3, #0]
  402b46:	60bb      	str	r3, [r7, #8]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline unsigned char ucPortCountLeadingZeros( unsigned long ulBitmap )
	{
	unsigned char ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402b48:	68bb      	ldr	r3, [r7, #8]
  402b4a:	fab3 f383 	clz	r3, r3
  402b4e:	71fb      	strb	r3, [r7, #7]
		return ucReturn;
  402b50:	79fb      	ldrb	r3, [r7, #7]
  402b52:	f1c3 031f 	rsb	r3, r3, #31
  402b56:	613b      	str	r3, [r7, #16]
  402b58:	4920      	ldr	r1, [pc, #128]	; (402bdc <vTaskSwitchContext+0x118>)
  402b5a:	693a      	ldr	r2, [r7, #16]
  402b5c:	4613      	mov	r3, r2
  402b5e:	009b      	lsls	r3, r3, #2
  402b60:	4413      	add	r3, r2
  402b62:	009b      	lsls	r3, r3, #2
  402b64:	440b      	add	r3, r1
  402b66:	681b      	ldr	r3, [r3, #0]
  402b68:	2b00      	cmp	r3, #0
  402b6a:	d104      	bne.n	402b76 <vTaskSwitchContext+0xb2>
  402b6c:	f240 713e 	movw	r1, #1854	; 0x73e
  402b70:	481b      	ldr	r0, [pc, #108]	; (402be0 <vTaskSwitchContext+0x11c>)
  402b72:	4b1c      	ldr	r3, [pc, #112]	; (402be4 <vTaskSwitchContext+0x120>)
  402b74:	4798      	blx	r3
  402b76:	693a      	ldr	r2, [r7, #16]
  402b78:	4613      	mov	r3, r2
  402b7a:	009b      	lsls	r3, r3, #2
  402b7c:	4413      	add	r3, r2
  402b7e:	009b      	lsls	r3, r3, #2
  402b80:	4a16      	ldr	r2, [pc, #88]	; (402bdc <vTaskSwitchContext+0x118>)
  402b82:	4413      	add	r3, r2
  402b84:	60fb      	str	r3, [r7, #12]
  402b86:	68fb      	ldr	r3, [r7, #12]
  402b88:	685b      	ldr	r3, [r3, #4]
  402b8a:	685a      	ldr	r2, [r3, #4]
  402b8c:	68fb      	ldr	r3, [r7, #12]
  402b8e:	605a      	str	r2, [r3, #4]
  402b90:	68fb      	ldr	r3, [r7, #12]
  402b92:	685a      	ldr	r2, [r3, #4]
  402b94:	68fb      	ldr	r3, [r7, #12]
  402b96:	3308      	adds	r3, #8
  402b98:	429a      	cmp	r2, r3
  402b9a:	d104      	bne.n	402ba6 <vTaskSwitchContext+0xe2>
  402b9c:	68fb      	ldr	r3, [r7, #12]
  402b9e:	685b      	ldr	r3, [r3, #4]
  402ba0:	685a      	ldr	r2, [r3, #4]
  402ba2:	68fb      	ldr	r3, [r7, #12]
  402ba4:	605a      	str	r2, [r3, #4]
  402ba6:	68fb      	ldr	r3, [r7, #12]
  402ba8:	685b      	ldr	r3, [r3, #4]
  402baa:	68db      	ldr	r3, [r3, #12]
  402bac:	4a05      	ldr	r2, [pc, #20]	; (402bc4 <vTaskSwitchContext+0x100>)
  402bae:	6013      	str	r3, [r2, #0]

		traceTASK_SWITCHED_IN();
	}
}
  402bb0:	bf00      	nop
  402bb2:	3718      	adds	r7, #24
  402bb4:	46bd      	mov	sp, r7
  402bb6:	bd80      	pop	{r7, pc}
  402bb8:	20019558 	.word	0x20019558
  402bbc:	20019560 	.word	0x20019560
  402bc0:	00400271 	.word	0x00400271
  402bc4:	200193a4 	.word	0x200193a4
  402bc8:	2001956c 	.word	0x2001956c
  402bcc:	00409891 	.word	0x00409891
  402bd0:	0040dad8 	.word	0x0040dad8
  402bd4:	0040ac29 	.word	0x0040ac29
  402bd8:	20019550 	.word	0x20019550
  402bdc:	200193a8 	.word	0x200193a8
  402be0:	0040da48 	.word	0x0040da48
  402be4:	00409a25 	.word	0x00409a25

00402be8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  402be8:	b580      	push	{r7, lr}
  402bea:	b084      	sub	sp, #16
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
  402bf0:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  402bf2:	687b      	ldr	r3, [r7, #4]
  402bf4:	2b00      	cmp	r3, #0
  402bf6:	d104      	bne.n	402c02 <vTaskPlaceOnEventList+0x1a>
  402bf8:	f240 7149 	movw	r1, #1865	; 0x749
  402bfc:	481b      	ldr	r0, [pc, #108]	; (402c6c <vTaskPlaceOnEventList+0x84>)
  402bfe:	4b1c      	ldr	r3, [pc, #112]	; (402c70 <vTaskPlaceOnEventList+0x88>)
  402c00:	4798      	blx	r3
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402c02:	4b1c      	ldr	r3, [pc, #112]	; (402c74 <vTaskPlaceOnEventList+0x8c>)
  402c04:	681b      	ldr	r3, [r3, #0]
  402c06:	3318      	adds	r3, #24
  402c08:	4619      	mov	r1, r3
  402c0a:	6878      	ldr	r0, [r7, #4]
  402c0c:	4b1a      	ldr	r3, [pc, #104]	; (402c78 <vTaskPlaceOnEventList+0x90>)
  402c0e:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402c10:	4b18      	ldr	r3, [pc, #96]	; (402c74 <vTaskPlaceOnEventList+0x8c>)
  402c12:	681b      	ldr	r3, [r3, #0]
  402c14:	3304      	adds	r3, #4
  402c16:	4618      	mov	r0, r3
  402c18:	4b18      	ldr	r3, [pc, #96]	; (402c7c <vTaskPlaceOnEventList+0x94>)
  402c1a:	4798      	blx	r3
  402c1c:	4603      	mov	r3, r0
  402c1e:	2b00      	cmp	r3, #0
  402c20:	d10b      	bne.n	402c3a <vTaskPlaceOnEventList+0x52>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402c22:	4b14      	ldr	r3, [pc, #80]	; (402c74 <vTaskPlaceOnEventList+0x8c>)
  402c24:	681b      	ldr	r3, [r3, #0]
  402c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402c28:	2201      	movs	r2, #1
  402c2a:	fa02 f303 	lsl.w	r3, r2, r3
  402c2e:	43da      	mvns	r2, r3
  402c30:	4b13      	ldr	r3, [pc, #76]	; (402c80 <vTaskPlaceOnEventList+0x98>)
  402c32:	681b      	ldr	r3, [r3, #0]
  402c34:	4013      	ands	r3, r2
  402c36:	4a12      	ldr	r2, [pc, #72]	; (402c80 <vTaskPlaceOnEventList+0x98>)
  402c38:	6013      	str	r3, [r2, #0]
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  402c3a:	683b      	ldr	r3, [r7, #0]
  402c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c40:	d107      	bne.n	402c52 <vTaskPlaceOnEventList+0x6a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402c42:	4b0c      	ldr	r3, [pc, #48]	; (402c74 <vTaskPlaceOnEventList+0x8c>)
  402c44:	681b      	ldr	r3, [r3, #0]
  402c46:	3304      	adds	r3, #4
  402c48:	4619      	mov	r1, r3
  402c4a:	480e      	ldr	r0, [pc, #56]	; (402c84 <vTaskPlaceOnEventList+0x9c>)
  402c4c:	4b0e      	ldr	r3, [pc, #56]	; (402c88 <vTaskPlaceOnEventList+0xa0>)
  402c4e:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  402c50:	e007      	b.n	402c62 <vTaskPlaceOnEventList+0x7a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  402c52:	4b0e      	ldr	r3, [pc, #56]	; (402c8c <vTaskPlaceOnEventList+0xa4>)
  402c54:	681a      	ldr	r2, [r3, #0]
  402c56:	683b      	ldr	r3, [r7, #0]
  402c58:	4413      	add	r3, r2
  402c5a:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402c5c:	68f8      	ldr	r0, [r7, #12]
  402c5e:	4b0c      	ldr	r3, [pc, #48]	; (402c90 <vTaskPlaceOnEventList+0xa8>)
  402c60:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  402c62:	bf00      	nop
  402c64:	3710      	adds	r7, #16
  402c66:	46bd      	mov	sp, r7
  402c68:	bd80      	pop	{r7, pc}
  402c6a:	bf00      	nop
  402c6c:	0040da48 	.word	0x0040da48
  402c70:	00409a25 	.word	0x00409a25
  402c74:	200193a4 	.word	0x200193a4
  402c78:	00401739 	.word	0x00401739
  402c7c:	004017ad 	.word	0x004017ad
  402c80:	20019550 	.word	0x20019550
  402c84:	20019530 	.word	0x20019530
  402c88:	004016e9 	.word	0x004016e9
  402c8c:	20019548 	.word	0x20019548
  402c90:	004030ad 	.word	0x004030ad

00402c94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  402c94:	b580      	push	{r7, lr}
  402c96:	b084      	sub	sp, #16
  402c98:	af00      	add	r7, sp, #0
  402c9a:	6078      	str	r0, [r7, #4]
  402c9c:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  402c9e:	687b      	ldr	r3, [r7, #4]
  402ca0:	2b00      	cmp	r3, #0
  402ca2:	d104      	bne.n	402cae <vTaskPlaceOnEventListRestricted+0x1a>
  402ca4:	f240 717f 	movw	r1, #1919	; 0x77f
  402ca8:	4815      	ldr	r0, [pc, #84]	; (402d00 <vTaskPlaceOnEventListRestricted+0x6c>)
  402caa:	4b16      	ldr	r3, [pc, #88]	; (402d04 <vTaskPlaceOnEventListRestricted+0x70>)
  402cac:	4798      	blx	r3

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402cae:	4b16      	ldr	r3, [pc, #88]	; (402d08 <vTaskPlaceOnEventListRestricted+0x74>)
  402cb0:	681b      	ldr	r3, [r3, #0]
  402cb2:	3318      	adds	r3, #24
  402cb4:	4619      	mov	r1, r3
  402cb6:	6878      	ldr	r0, [r7, #4]
  402cb8:	4b14      	ldr	r3, [pc, #80]	; (402d0c <vTaskPlaceOnEventListRestricted+0x78>)
  402cba:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402cbc:	4b12      	ldr	r3, [pc, #72]	; (402d08 <vTaskPlaceOnEventListRestricted+0x74>)
  402cbe:	681b      	ldr	r3, [r3, #0]
  402cc0:	3304      	adds	r3, #4
  402cc2:	4618      	mov	r0, r3
  402cc4:	4b12      	ldr	r3, [pc, #72]	; (402d10 <vTaskPlaceOnEventListRestricted+0x7c>)
  402cc6:	4798      	blx	r3
  402cc8:	4603      	mov	r3, r0
  402cca:	2b00      	cmp	r3, #0
  402ccc:	d10b      	bne.n	402ce6 <vTaskPlaceOnEventListRestricted+0x52>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402cce:	4b0e      	ldr	r3, [pc, #56]	; (402d08 <vTaskPlaceOnEventListRestricted+0x74>)
  402cd0:	681b      	ldr	r3, [r3, #0]
  402cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402cd4:	2201      	movs	r2, #1
  402cd6:	fa02 f303 	lsl.w	r3, r2, r3
  402cda:	43da      	mvns	r2, r3
  402cdc:	4b0d      	ldr	r3, [pc, #52]	; (402d14 <vTaskPlaceOnEventListRestricted+0x80>)
  402cde:	681b      	ldr	r3, [r3, #0]
  402ce0:	4013      	ands	r3, r2
  402ce2:	4a0c      	ldr	r2, [pc, #48]	; (402d14 <vTaskPlaceOnEventListRestricted+0x80>)
  402ce4:	6013      	str	r3, [r2, #0]
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  402ce6:	4b0c      	ldr	r3, [pc, #48]	; (402d18 <vTaskPlaceOnEventListRestricted+0x84>)
  402ce8:	681a      	ldr	r2, [r3, #0]
  402cea:	683b      	ldr	r3, [r7, #0]
  402cec:	4413      	add	r3, r2
  402cee:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  402cf0:	68f8      	ldr	r0, [r7, #12]
  402cf2:	4b0a      	ldr	r3, [pc, #40]	; (402d1c <vTaskPlaceOnEventListRestricted+0x88>)
  402cf4:	4798      	blx	r3
	}
  402cf6:	bf00      	nop
  402cf8:	3710      	adds	r7, #16
  402cfa:	46bd      	mov	sp, r7
  402cfc:	bd80      	pop	{r7, pc}
  402cfe:	bf00      	nop
  402d00:	0040da48 	.word	0x0040da48
  402d04:	00409a25 	.word	0x00409a25
  402d08:	200193a4 	.word	0x200193a4
  402d0c:	004016e9 	.word	0x004016e9
  402d10:	004017ad 	.word	0x004017ad
  402d14:	20019550 	.word	0x20019550
  402d18:	20019548 	.word	0x20019548
  402d1c:	004030ad 	.word	0x004030ad

00402d20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  402d20:	b580      	push	{r7, lr}
  402d22:	b084      	sub	sp, #16
  402d24:	af00      	add	r7, sp, #0
  402d26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402d28:	687b      	ldr	r3, [r7, #4]
  402d2a:	68db      	ldr	r3, [r3, #12]
  402d2c:	68db      	ldr	r3, [r3, #12]
  402d2e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  402d30:	68bb      	ldr	r3, [r7, #8]
  402d32:	2b00      	cmp	r3, #0
  402d34:	d104      	bne.n	402d40 <xTaskRemoveFromEventList+0x20>
  402d36:	f240 71b5 	movw	r1, #1973	; 0x7b5
  402d3a:	4820      	ldr	r0, [pc, #128]	; (402dbc <xTaskRemoveFromEventList+0x9c>)
  402d3c:	4b20      	ldr	r3, [pc, #128]	; (402dc0 <xTaskRemoveFromEventList+0xa0>)
  402d3e:	4798      	blx	r3
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402d40:	68bb      	ldr	r3, [r7, #8]
  402d42:	3318      	adds	r3, #24
  402d44:	4618      	mov	r0, r3
  402d46:	4b1f      	ldr	r3, [pc, #124]	; (402dc4 <xTaskRemoveFromEventList+0xa4>)
  402d48:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402d4a:	4b1f      	ldr	r3, [pc, #124]	; (402dc8 <xTaskRemoveFromEventList+0xa8>)
  402d4c:	681b      	ldr	r3, [r3, #0]
  402d4e:	2b00      	cmp	r3, #0
  402d50:	d11c      	bne.n	402d8c <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402d52:	68bb      	ldr	r3, [r7, #8]
  402d54:	3304      	adds	r3, #4
  402d56:	4618      	mov	r0, r3
  402d58:	4b1a      	ldr	r3, [pc, #104]	; (402dc4 <xTaskRemoveFromEventList+0xa4>)
  402d5a:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  402d5c:	68bb      	ldr	r3, [r7, #8]
  402d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402d60:	2201      	movs	r2, #1
  402d62:	409a      	lsls	r2, r3
  402d64:	4b19      	ldr	r3, [pc, #100]	; (402dcc <xTaskRemoveFromEventList+0xac>)
  402d66:	681b      	ldr	r3, [r3, #0]
  402d68:	4313      	orrs	r3, r2
  402d6a:	4a18      	ldr	r2, [pc, #96]	; (402dcc <xTaskRemoveFromEventList+0xac>)
  402d6c:	6013      	str	r3, [r2, #0]
  402d6e:	68bb      	ldr	r3, [r7, #8]
  402d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402d72:	4613      	mov	r3, r2
  402d74:	009b      	lsls	r3, r3, #2
  402d76:	4413      	add	r3, r2
  402d78:	009b      	lsls	r3, r3, #2
  402d7a:	4a15      	ldr	r2, [pc, #84]	; (402dd0 <xTaskRemoveFromEventList+0xb0>)
  402d7c:	441a      	add	r2, r3
  402d7e:	68bb      	ldr	r3, [r7, #8]
  402d80:	3304      	adds	r3, #4
  402d82:	4619      	mov	r1, r3
  402d84:	4610      	mov	r0, r2
  402d86:	4b13      	ldr	r3, [pc, #76]	; (402dd4 <xTaskRemoveFromEventList+0xb4>)
  402d88:	4798      	blx	r3
  402d8a:	e005      	b.n	402d98 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402d8c:	68bb      	ldr	r3, [r7, #8]
  402d8e:	3318      	adds	r3, #24
  402d90:	4619      	mov	r1, r3
  402d92:	4811      	ldr	r0, [pc, #68]	; (402dd8 <xTaskRemoveFromEventList+0xb8>)
  402d94:	4b0f      	ldr	r3, [pc, #60]	; (402dd4 <xTaskRemoveFromEventList+0xb4>)
  402d96:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402d98:	68bb      	ldr	r3, [r7, #8]
  402d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402d9c:	4b0f      	ldr	r3, [pc, #60]	; (402ddc <xTaskRemoveFromEventList+0xbc>)
  402d9e:	681b      	ldr	r3, [r3, #0]
  402da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402da2:	429a      	cmp	r2, r3
  402da4:	d302      	bcc.n	402dac <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  402da6:	2301      	movs	r3, #1
  402da8:	60fb      	str	r3, [r7, #12]
  402daa:	e001      	b.n	402db0 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  402dac:	2300      	movs	r3, #0
  402dae:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  402db0:	68fb      	ldr	r3, [r7, #12]
}
  402db2:	4618      	mov	r0, r3
  402db4:	3710      	adds	r7, #16
  402db6:	46bd      	mov	sp, r7
  402db8:	bd80      	pop	{r7, pc}
  402dba:	bf00      	nop
  402dbc:	0040da48 	.word	0x0040da48
  402dc0:	00409a25 	.word	0x00409a25
  402dc4:	004017ad 	.word	0x004017ad
  402dc8:	20019558 	.word	0x20019558
  402dcc:	20019550 	.word	0x20019550
  402dd0:	200193a8 	.word	0x200193a8
  402dd4:	004016e9 	.word	0x004016e9
  402dd8:	20019504 	.word	0x20019504
  402ddc:	200193a4 	.word	0x200193a4

00402de0 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  402de0:	b580      	push	{r7, lr}
  402de2:	b082      	sub	sp, #8
  402de4:	af00      	add	r7, sp, #0
  402de6:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  402de8:	687b      	ldr	r3, [r7, #4]
  402dea:	2b00      	cmp	r3, #0
  402dec:	d104      	bne.n	402df8 <vTaskSetTimeOutState+0x18>
  402dee:	f240 71d7 	movw	r1, #2007	; 0x7d7
  402df2:	4807      	ldr	r0, [pc, #28]	; (402e10 <vTaskSetTimeOutState+0x30>)
  402df4:	4b07      	ldr	r3, [pc, #28]	; (402e14 <vTaskSetTimeOutState+0x34>)
  402df6:	4798      	blx	r3
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402df8:	4b07      	ldr	r3, [pc, #28]	; (402e18 <vTaskSetTimeOutState+0x38>)
  402dfa:	681a      	ldr	r2, [r3, #0]
  402dfc:	687b      	ldr	r3, [r7, #4]
  402dfe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402e00:	4b06      	ldr	r3, [pc, #24]	; (402e1c <vTaskSetTimeOutState+0x3c>)
  402e02:	681a      	ldr	r2, [r3, #0]
  402e04:	687b      	ldr	r3, [r7, #4]
  402e06:	605a      	str	r2, [r3, #4]
}
  402e08:	bf00      	nop
  402e0a:	3708      	adds	r7, #8
  402e0c:	46bd      	mov	sp, r7
  402e0e:	bd80      	pop	{r7, pc}
  402e10:	0040da48 	.word	0x0040da48
  402e14:	00409a25 	.word	0x00409a25
  402e18:	20019564 	.word	0x20019564
  402e1c:	20019548 	.word	0x20019548

00402e20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  402e20:	b580      	push	{r7, lr}
  402e22:	b084      	sub	sp, #16
  402e24:	af00      	add	r7, sp, #0
  402e26:	6078      	str	r0, [r7, #4]
  402e28:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  402e2a:	687b      	ldr	r3, [r7, #4]
  402e2c:	2b00      	cmp	r3, #0
  402e2e:	d104      	bne.n	402e3a <xTaskCheckForTimeOut+0x1a>
  402e30:	f240 71e1 	movw	r1, #2017	; 0x7e1
  402e34:	4822      	ldr	r0, [pc, #136]	; (402ec0 <xTaskCheckForTimeOut+0xa0>)
  402e36:	4b23      	ldr	r3, [pc, #140]	; (402ec4 <xTaskCheckForTimeOut+0xa4>)
  402e38:	4798      	blx	r3
	configASSERT( pxTicksToWait );
  402e3a:	683b      	ldr	r3, [r7, #0]
  402e3c:	2b00      	cmp	r3, #0
  402e3e:	d104      	bne.n	402e4a <xTaskCheckForTimeOut+0x2a>
  402e40:	f240 71e2 	movw	r1, #2018	; 0x7e2
  402e44:	481e      	ldr	r0, [pc, #120]	; (402ec0 <xTaskCheckForTimeOut+0xa0>)
  402e46:	4b1f      	ldr	r3, [pc, #124]	; (402ec4 <xTaskCheckForTimeOut+0xa4>)
  402e48:	4798      	blx	r3

	taskENTER_CRITICAL();
  402e4a:	4b1f      	ldr	r3, [pc, #124]	; (402ec8 <xTaskCheckForTimeOut+0xa8>)
  402e4c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  402e4e:	683b      	ldr	r3, [r7, #0]
  402e50:	681b      	ldr	r3, [r3, #0]
  402e52:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e56:	d102      	bne.n	402e5e <xTaskCheckForTimeOut+0x3e>
			{
				xReturn = pdFALSE;
  402e58:	2300      	movs	r3, #0
  402e5a:	60fb      	str	r3, [r7, #12]
  402e5c:	e029      	b.n	402eb2 <xTaskCheckForTimeOut+0x92>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  402e5e:	687b      	ldr	r3, [r7, #4]
  402e60:	681a      	ldr	r2, [r3, #0]
  402e62:	4b1a      	ldr	r3, [pc, #104]	; (402ecc <xTaskCheckForTimeOut+0xac>)
  402e64:	681b      	ldr	r3, [r3, #0]
  402e66:	429a      	cmp	r2, r3
  402e68:	d008      	beq.n	402e7c <xTaskCheckForTimeOut+0x5c>
  402e6a:	687b      	ldr	r3, [r7, #4]
  402e6c:	685a      	ldr	r2, [r3, #4]
  402e6e:	4b18      	ldr	r3, [pc, #96]	; (402ed0 <xTaskCheckForTimeOut+0xb0>)
  402e70:	681b      	ldr	r3, [r3, #0]
  402e72:	429a      	cmp	r2, r3
  402e74:	d802      	bhi.n	402e7c <xTaskCheckForTimeOut+0x5c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  402e76:	2301      	movs	r3, #1
  402e78:	60fb      	str	r3, [r7, #12]
  402e7a:	e01a      	b.n	402eb2 <xTaskCheckForTimeOut+0x92>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  402e7c:	4b14      	ldr	r3, [pc, #80]	; (402ed0 <xTaskCheckForTimeOut+0xb0>)
  402e7e:	681a      	ldr	r2, [r3, #0]
  402e80:	687b      	ldr	r3, [r7, #4]
  402e82:	685b      	ldr	r3, [r3, #4]
  402e84:	1ad2      	subs	r2, r2, r3
  402e86:	683b      	ldr	r3, [r7, #0]
  402e88:	681b      	ldr	r3, [r3, #0]
  402e8a:	429a      	cmp	r2, r3
  402e8c:	d20f      	bcs.n	402eae <xTaskCheckForTimeOut+0x8e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  402e8e:	4b10      	ldr	r3, [pc, #64]	; (402ed0 <xTaskCheckForTimeOut+0xb0>)
  402e90:	681a      	ldr	r2, [r3, #0]
  402e92:	687b      	ldr	r3, [r7, #4]
  402e94:	685b      	ldr	r3, [r3, #4]
  402e96:	1ad3      	subs	r3, r2, r3
  402e98:	683a      	ldr	r2, [r7, #0]
  402e9a:	6812      	ldr	r2, [r2, #0]
  402e9c:	1ad2      	subs	r2, r2, r3
  402e9e:	683b      	ldr	r3, [r7, #0]
  402ea0:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402ea2:	6878      	ldr	r0, [r7, #4]
  402ea4:	4b0b      	ldr	r3, [pc, #44]	; (402ed4 <xTaskCheckForTimeOut+0xb4>)
  402ea6:	4798      	blx	r3
			xReturn = pdFALSE;
  402ea8:	2300      	movs	r3, #0
  402eaa:	60fb      	str	r3, [r7, #12]
  402eac:	e001      	b.n	402eb2 <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			xReturn = pdTRUE;
  402eae:	2301      	movs	r3, #1
  402eb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  402eb2:	4b09      	ldr	r3, [pc, #36]	; (402ed8 <xTaskCheckForTimeOut+0xb8>)
  402eb4:	4798      	blx	r3

	return xReturn;
  402eb6:	68fb      	ldr	r3, [r7, #12]
}
  402eb8:	4618      	mov	r0, r3
  402eba:	3710      	adds	r7, #16
  402ebc:	46bd      	mov	sp, r7
  402ebe:	bd80      	pop	{r7, pc}
  402ec0:	0040da48 	.word	0x0040da48
  402ec4:	00409a25 	.word	0x00409a25
  402ec8:	004019b1 	.word	0x004019b1
  402ecc:	20019564 	.word	0x20019564
  402ed0:	20019548 	.word	0x20019548
  402ed4:	00402de1 	.word	0x00402de1
  402ed8:	004019d1 	.word	0x004019d1

00402edc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  402edc:	b480      	push	{r7}
  402ede:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  402ee0:	4b03      	ldr	r3, [pc, #12]	; (402ef0 <vTaskMissedYield+0x14>)
  402ee2:	2201      	movs	r2, #1
  402ee4:	601a      	str	r2, [r3, #0]
}
  402ee6:	bf00      	nop
  402ee8:	46bd      	mov	sp, r7
  402eea:	f85d 7b04 	ldr.w	r7, [sp], #4
  402eee:	4770      	bx	lr
  402ef0:	20019560 	.word	0x20019560

00402ef4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  402ef4:	b580      	push	{r7, lr}
  402ef6:	b082      	sub	sp, #8
  402ef8:	af00      	add	r7, sp, #0
  402efa:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  402efc:	4b04      	ldr	r3, [pc, #16]	; (402f10 <prvIdleTask+0x1c>)
  402efe:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  402f00:	4b04      	ldr	r3, [pc, #16]	; (402f14 <prvIdleTask+0x20>)
  402f02:	681b      	ldr	r3, [r3, #0]
  402f04:	2b01      	cmp	r3, #1
  402f06:	d9f9      	bls.n	402efc <prvIdleTask+0x8>
			{
				taskYIELD();
  402f08:	4b03      	ldr	r3, [pc, #12]	; (402f18 <prvIdleTask+0x24>)
  402f0a:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  402f0c:	e7f6      	b.n	402efc <prvIdleTask+0x8>
  402f0e:	bf00      	nop
  402f10:	0040301d 	.word	0x0040301d
  402f14:	200193a8 	.word	0x200193a8
  402f18:	00401995 	.word	0x00401995

00402f1c <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  402f1c:	b580      	push	{r7, lr}
  402f1e:	b084      	sub	sp, #16
  402f20:	af00      	add	r7, sp, #0
  402f22:	60f8      	str	r0, [r7, #12]
  402f24:	60b9      	str	r1, [r7, #8]
  402f26:	607a      	str	r2, [r7, #4]
  402f28:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  402f2a:	68fb      	ldr	r3, [r7, #12]
  402f2c:	3334      	adds	r3, #52	; 0x34
  402f2e:	220a      	movs	r2, #10
  402f30:	68b9      	ldr	r1, [r7, #8]
  402f32:	4618      	mov	r0, r3
  402f34:	4b16      	ldr	r3, [pc, #88]	; (402f90 <prvInitialiseTCBVariables+0x74>)
  402f36:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  402f38:	68fb      	ldr	r3, [r7, #12]
  402f3a:	2200      	movs	r2, #0
  402f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  402f40:	687b      	ldr	r3, [r7, #4]
  402f42:	2b0e      	cmp	r3, #14
  402f44:	d901      	bls.n	402f4a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  402f46:	230e      	movs	r3, #14
  402f48:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  402f4a:	68fb      	ldr	r3, [r7, #12]
  402f4c:	687a      	ldr	r2, [r7, #4]
  402f4e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  402f50:	68fb      	ldr	r3, [r7, #12]
  402f52:	687a      	ldr	r2, [r7, #4]
  402f54:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402f56:	68fb      	ldr	r3, [r7, #12]
  402f58:	3304      	adds	r3, #4
  402f5a:	4618      	mov	r0, r3
  402f5c:	4b0d      	ldr	r3, [pc, #52]	; (402f94 <prvInitialiseTCBVariables+0x78>)
  402f5e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402f60:	68fb      	ldr	r3, [r7, #12]
  402f62:	3318      	adds	r3, #24
  402f64:	4618      	mov	r0, r3
  402f66:	4b0b      	ldr	r3, [pc, #44]	; (402f94 <prvInitialiseTCBVariables+0x78>)
  402f68:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402f6a:	68fb      	ldr	r3, [r7, #12]
  402f6c:	68fa      	ldr	r2, [r7, #12]
  402f6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  402f70:	687b      	ldr	r3, [r7, #4]
  402f72:	f1c3 020f 	rsb	r2, r3, #15
  402f76:	68fb      	ldr	r3, [r7, #12]
  402f78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402f7a:	68fb      	ldr	r3, [r7, #12]
  402f7c:	68fa      	ldr	r2, [r7, #12]
  402f7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
  402f80:	68fb      	ldr	r3, [r7, #12]
  402f82:	2200      	movs	r2, #0
  402f84:	64da      	str	r2, [r3, #76]	; 0x4c
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  402f86:	bf00      	nop
  402f88:	3710      	adds	r7, #16
  402f8a:	46bd      	mov	sp, r7
  402f8c:	bd80      	pop	{r7, pc}
  402f8e:	bf00      	nop
  402f90:	0040b15d 	.word	0x0040b15d
  402f94:	004016cd 	.word	0x004016cd

00402f98 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  402f98:	b580      	push	{r7, lr}
  402f9a:	b082      	sub	sp, #8
  402f9c:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  402f9e:	2300      	movs	r3, #0
  402fa0:	607b      	str	r3, [r7, #4]
  402fa2:	e00c      	b.n	402fbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  402fa4:	687a      	ldr	r2, [r7, #4]
  402fa6:	4613      	mov	r3, r2
  402fa8:	009b      	lsls	r3, r3, #2
  402faa:	4413      	add	r3, r2
  402fac:	009b      	lsls	r3, r3, #2
  402fae:	4a12      	ldr	r2, [pc, #72]	; (402ff8 <prvInitialiseTaskLists+0x60>)
  402fb0:	4413      	add	r3, r2
  402fb2:	4618      	mov	r0, r3
  402fb4:	4b11      	ldr	r3, [pc, #68]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fb6:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  402fb8:	687b      	ldr	r3, [r7, #4]
  402fba:	3301      	adds	r3, #1
  402fbc:	607b      	str	r3, [r7, #4]
  402fbe:	687b      	ldr	r3, [r7, #4]
  402fc0:	2b0e      	cmp	r3, #14
  402fc2:	d9ef      	bls.n	402fa4 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  402fc4:	480e      	ldr	r0, [pc, #56]	; (403000 <prvInitialiseTaskLists+0x68>)
  402fc6:	4b0d      	ldr	r3, [pc, #52]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fc8:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402fca:	480e      	ldr	r0, [pc, #56]	; (403004 <prvInitialiseTaskLists+0x6c>)
  402fcc:	4b0b      	ldr	r3, [pc, #44]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fce:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  402fd0:	480d      	ldr	r0, [pc, #52]	; (403008 <prvInitialiseTaskLists+0x70>)
  402fd2:	4b0a      	ldr	r3, [pc, #40]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fd4:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  402fd6:	480d      	ldr	r0, [pc, #52]	; (40300c <prvInitialiseTaskLists+0x74>)
  402fd8:	4b08      	ldr	r3, [pc, #32]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fda:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  402fdc:	480c      	ldr	r0, [pc, #48]	; (403010 <prvInitialiseTaskLists+0x78>)
  402fde:	4b07      	ldr	r3, [pc, #28]	; (402ffc <prvInitialiseTaskLists+0x64>)
  402fe0:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  402fe2:	4b0c      	ldr	r3, [pc, #48]	; (403014 <prvInitialiseTaskLists+0x7c>)
  402fe4:	4a06      	ldr	r2, [pc, #24]	; (403000 <prvInitialiseTaskLists+0x68>)
  402fe6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402fe8:	4b0b      	ldr	r3, [pc, #44]	; (403018 <prvInitialiseTaskLists+0x80>)
  402fea:	4a06      	ldr	r2, [pc, #24]	; (403004 <prvInitialiseTaskLists+0x6c>)
  402fec:	601a      	str	r2, [r3, #0]
}
  402fee:	bf00      	nop
  402ff0:	3708      	adds	r7, #8
  402ff2:	46bd      	mov	sp, r7
  402ff4:	bd80      	pop	{r7, pc}
  402ff6:	bf00      	nop
  402ff8:	200193a8 	.word	0x200193a8
  402ffc:	0040168d 	.word	0x0040168d
  403000:	200194d4 	.word	0x200194d4
  403004:	200194e8 	.word	0x200194e8
  403008:	20019504 	.word	0x20019504
  40300c:	20019518 	.word	0x20019518
  403010:	20019530 	.word	0x20019530
  403014:	200194fc 	.word	0x200194fc
  403018:	20019500 	.word	0x20019500

0040301c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  40301c:	b580      	push	{r7, lr}
  40301e:	b082      	sub	sp, #8
  403020:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  403022:	e028      	b.n	403076 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  403024:	4b18      	ldr	r3, [pc, #96]	; (403088 <prvCheckTasksWaitingTermination+0x6c>)
  403026:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403028:	4b18      	ldr	r3, [pc, #96]	; (40308c <prvCheckTasksWaitingTermination+0x70>)
  40302a:	681b      	ldr	r3, [r3, #0]
  40302c:	2b00      	cmp	r3, #0
  40302e:	bf0c      	ite	eq
  403030:	2301      	moveq	r3, #1
  403032:	2300      	movne	r3, #0
  403034:	b2db      	uxtb	r3, r3
  403036:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  403038:	4b15      	ldr	r3, [pc, #84]	; (403090 <prvCheckTasksWaitingTermination+0x74>)
  40303a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  40303c:	687b      	ldr	r3, [r7, #4]
  40303e:	2b00      	cmp	r3, #0
  403040:	d119      	bne.n	403076 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  403042:	4b14      	ldr	r3, [pc, #80]	; (403094 <prvCheckTasksWaitingTermination+0x78>)
  403044:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  403046:	4b11      	ldr	r3, [pc, #68]	; (40308c <prvCheckTasksWaitingTermination+0x70>)
  403048:	68db      	ldr	r3, [r3, #12]
  40304a:	68db      	ldr	r3, [r3, #12]
  40304c:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40304e:	683b      	ldr	r3, [r7, #0]
  403050:	3304      	adds	r3, #4
  403052:	4618      	mov	r0, r3
  403054:	4b10      	ldr	r3, [pc, #64]	; (403098 <prvCheckTasksWaitingTermination+0x7c>)
  403056:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  403058:	4b10      	ldr	r3, [pc, #64]	; (40309c <prvCheckTasksWaitingTermination+0x80>)
  40305a:	681b      	ldr	r3, [r3, #0]
  40305c:	3b01      	subs	r3, #1
  40305e:	4a0f      	ldr	r2, [pc, #60]	; (40309c <prvCheckTasksWaitingTermination+0x80>)
  403060:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  403062:	4b0f      	ldr	r3, [pc, #60]	; (4030a0 <prvCheckTasksWaitingTermination+0x84>)
  403064:	681b      	ldr	r3, [r3, #0]
  403066:	3b01      	subs	r3, #1
  403068:	4a0d      	ldr	r2, [pc, #52]	; (4030a0 <prvCheckTasksWaitingTermination+0x84>)
  40306a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  40306c:	4b0d      	ldr	r3, [pc, #52]	; (4030a4 <prvCheckTasksWaitingTermination+0x88>)
  40306e:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  403070:	6838      	ldr	r0, [r7, #0]
  403072:	4b0d      	ldr	r3, [pc, #52]	; (4030a8 <prvCheckTasksWaitingTermination+0x8c>)
  403074:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  403076:	4b0a      	ldr	r3, [pc, #40]	; (4030a0 <prvCheckTasksWaitingTermination+0x84>)
  403078:	681b      	ldr	r3, [r3, #0]
  40307a:	2b00      	cmp	r3, #0
  40307c:	d1d2      	bne.n	403024 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  40307e:	bf00      	nop
  403080:	3708      	adds	r7, #8
  403082:	46bd      	mov	sp, r7
  403084:	bd80      	pop	{r7, pc}
  403086:	bf00      	nop
  403088:	004027d5 	.word	0x004027d5
  40308c:	20019518 	.word	0x20019518
  403090:	004027f1 	.word	0x004027f1
  403094:	004019b1 	.word	0x004019b1
  403098:	004017ad 	.word	0x004017ad
  40309c:	20019544 	.word	0x20019544
  4030a0:	2001952c 	.word	0x2001952c
  4030a4:	004019d1 	.word	0x004019d1
  4030a8:	0040318d 	.word	0x0040318d

004030ac <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  4030ac:	b580      	push	{r7, lr}
  4030ae:	b082      	sub	sp, #8
  4030b0:	af00      	add	r7, sp, #0
  4030b2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4030b4:	4b13      	ldr	r3, [pc, #76]	; (403104 <prvAddCurrentTaskToDelayedList+0x58>)
  4030b6:	681b      	ldr	r3, [r3, #0]
  4030b8:	687a      	ldr	r2, [r7, #4]
  4030ba:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  4030bc:	4b12      	ldr	r3, [pc, #72]	; (403108 <prvAddCurrentTaskToDelayedList+0x5c>)
  4030be:	681b      	ldr	r3, [r3, #0]
  4030c0:	687a      	ldr	r2, [r7, #4]
  4030c2:	429a      	cmp	r2, r3
  4030c4:	d209      	bcs.n	4030da <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4030c6:	4b11      	ldr	r3, [pc, #68]	; (40310c <prvAddCurrentTaskToDelayedList+0x60>)
  4030c8:	681a      	ldr	r2, [r3, #0]
  4030ca:	4b0e      	ldr	r3, [pc, #56]	; (403104 <prvAddCurrentTaskToDelayedList+0x58>)
  4030cc:	681b      	ldr	r3, [r3, #0]
  4030ce:	3304      	adds	r3, #4
  4030d0:	4619      	mov	r1, r3
  4030d2:	4610      	mov	r0, r2
  4030d4:	4b0e      	ldr	r3, [pc, #56]	; (403110 <prvAddCurrentTaskToDelayedList+0x64>)
  4030d6:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  4030d8:	e010      	b.n	4030fc <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4030da:	4b0e      	ldr	r3, [pc, #56]	; (403114 <prvAddCurrentTaskToDelayedList+0x68>)
  4030dc:	681a      	ldr	r2, [r3, #0]
  4030de:	4b09      	ldr	r3, [pc, #36]	; (403104 <prvAddCurrentTaskToDelayedList+0x58>)
  4030e0:	681b      	ldr	r3, [r3, #0]
  4030e2:	3304      	adds	r3, #4
  4030e4:	4619      	mov	r1, r3
  4030e6:	4610      	mov	r0, r2
  4030e8:	4b09      	ldr	r3, [pc, #36]	; (403110 <prvAddCurrentTaskToDelayedList+0x64>)
  4030ea:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  4030ec:	4b0a      	ldr	r3, [pc, #40]	; (403118 <prvAddCurrentTaskToDelayedList+0x6c>)
  4030ee:	681b      	ldr	r3, [r3, #0]
  4030f0:	687a      	ldr	r2, [r7, #4]
  4030f2:	429a      	cmp	r2, r3
  4030f4:	d202      	bcs.n	4030fc <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  4030f6:	4a08      	ldr	r2, [pc, #32]	; (403118 <prvAddCurrentTaskToDelayedList+0x6c>)
  4030f8:	687b      	ldr	r3, [r7, #4]
  4030fa:	6013      	str	r3, [r2, #0]
		}
	}
}
  4030fc:	bf00      	nop
  4030fe:	3708      	adds	r7, #8
  403100:	46bd      	mov	sp, r7
  403102:	bd80      	pop	{r7, pc}
  403104:	200193a4 	.word	0x200193a4
  403108:	20019548 	.word	0x20019548
  40310c:	20019500 	.word	0x20019500
  403110:	00401739 	.word	0x00401739
  403114:	200194fc 	.word	0x200194fc
  403118:	20000118 	.word	0x20000118

0040311c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  40311c:	b580      	push	{r7, lr}
  40311e:	b084      	sub	sp, #16
  403120:	af00      	add	r7, sp, #0
  403122:	4603      	mov	r3, r0
  403124:	6039      	str	r1, [r7, #0]
  403126:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  403128:	2050      	movs	r0, #80	; 0x50
  40312a:	4b15      	ldr	r3, [pc, #84]	; (403180 <prvAllocateTCBAndStack+0x64>)
  40312c:	4798      	blx	r3
  40312e:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  403130:	68fb      	ldr	r3, [r7, #12]
  403132:	2b00      	cmp	r3, #0
  403134:	d01e      	beq.n	403174 <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  403136:	683b      	ldr	r3, [r7, #0]
  403138:	2b00      	cmp	r3, #0
  40313a:	d106      	bne.n	40314a <prvAllocateTCBAndStack+0x2e>
  40313c:	88fb      	ldrh	r3, [r7, #6]
  40313e:	009b      	lsls	r3, r3, #2
  403140:	4618      	mov	r0, r3
  403142:	4b0f      	ldr	r3, [pc, #60]	; (403180 <prvAllocateTCBAndStack+0x64>)
  403144:	4798      	blx	r3
  403146:	4603      	mov	r3, r0
  403148:	e000      	b.n	40314c <prvAllocateTCBAndStack+0x30>
  40314a:	683b      	ldr	r3, [r7, #0]
  40314c:	68fa      	ldr	r2, [r7, #12]
  40314e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  403150:	68fb      	ldr	r3, [r7, #12]
  403152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403154:	2b00      	cmp	r3, #0
  403156:	d105      	bne.n	403164 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  403158:	68f8      	ldr	r0, [r7, #12]
  40315a:	4b0a      	ldr	r3, [pc, #40]	; (403184 <prvAllocateTCBAndStack+0x68>)
  40315c:	4798      	blx	r3
			pxNewTCB = NULL;
  40315e:	2300      	movs	r3, #0
  403160:	60fb      	str	r3, [r7, #12]
  403162:	e007      	b.n	403174 <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  403164:	68fb      	ldr	r3, [r7, #12]
  403166:	6b18      	ldr	r0, [r3, #48]	; 0x30
  403168:	88fb      	ldrh	r3, [r7, #6]
  40316a:	009b      	lsls	r3, r3, #2
  40316c:	461a      	mov	r2, r3
  40316e:	21a5      	movs	r1, #165	; 0xa5
  403170:	4b05      	ldr	r3, [pc, #20]	; (403188 <prvAllocateTCBAndStack+0x6c>)
  403172:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  403174:	68fb      	ldr	r3, [r7, #12]
}
  403176:	4618      	mov	r0, r3
  403178:	3710      	adds	r7, #16
  40317a:	46bd      	mov	sp, r7
  40317c:	bd80      	pop	{r7, pc}
  40317e:	bf00      	nop
  403180:	00401ae1 	.word	0x00401ae1
  403184:	00401bed 	.word	0x00401bed
  403188:	0040adc1 	.word	0x0040adc1

0040318c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  40318c:	b580      	push	{r7, lr}
  40318e:	b082      	sub	sp, #8
  403190:	af00      	add	r7, sp, #0
  403192:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  403194:	687b      	ldr	r3, [r7, #4]
  403196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403198:	4618      	mov	r0, r3
  40319a:	4b04      	ldr	r3, [pc, #16]	; (4031ac <prvDeleteTCB+0x20>)
  40319c:	4798      	blx	r3
		vPortFree( pxTCB );
  40319e:	6878      	ldr	r0, [r7, #4]
  4031a0:	4b02      	ldr	r3, [pc, #8]	; (4031ac <prvDeleteTCB+0x20>)
  4031a2:	4798      	blx	r3
	}
  4031a4:	bf00      	nop
  4031a6:	3708      	adds	r7, #8
  4031a8:	46bd      	mov	sp, r7
  4031aa:	bd80      	pop	{r7, pc}
  4031ac:	00401bed 	.word	0x00401bed

004031b0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  4031b0:	b480      	push	{r7}
  4031b2:	b083      	sub	sp, #12
  4031b4:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4031b6:	4b05      	ldr	r3, [pc, #20]	; (4031cc <xTaskGetCurrentTaskHandle+0x1c>)
  4031b8:	681b      	ldr	r3, [r3, #0]
  4031ba:	607b      	str	r3, [r7, #4]

		return xReturn;
  4031bc:	687b      	ldr	r3, [r7, #4]
	}
  4031be:	4618      	mov	r0, r3
  4031c0:	370c      	adds	r7, #12
  4031c2:	46bd      	mov	sp, r7
  4031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031c8:	4770      	bx	lr
  4031ca:	bf00      	nop
  4031cc:	200193a4 	.word	0x200193a4

004031d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  4031d0:	b480      	push	{r7}
  4031d2:	b083      	sub	sp, #12
  4031d4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  4031d6:	4b0b      	ldr	r3, [pc, #44]	; (403204 <xTaskGetSchedulerState+0x34>)
  4031d8:	681b      	ldr	r3, [r3, #0]
  4031da:	2b00      	cmp	r3, #0
  4031dc:	d102      	bne.n	4031e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4031de:	2300      	movs	r3, #0
  4031e0:	607b      	str	r3, [r7, #4]
  4031e2:	e008      	b.n	4031f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4031e4:	4b08      	ldr	r3, [pc, #32]	; (403208 <xTaskGetSchedulerState+0x38>)
  4031e6:	681b      	ldr	r3, [r3, #0]
  4031e8:	2b00      	cmp	r3, #0
  4031ea:	d102      	bne.n	4031f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  4031ec:	2301      	movs	r3, #1
  4031ee:	607b      	str	r3, [r7, #4]
  4031f0:	e001      	b.n	4031f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4031f2:	2302      	movs	r3, #2
  4031f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  4031f6:	687b      	ldr	r3, [r7, #4]
	}
  4031f8:	4618      	mov	r0, r3
  4031fa:	370c      	adds	r7, #12
  4031fc:	46bd      	mov	sp, r7
  4031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403202:	4770      	bx	lr
  403204:	20019554 	.word	0x20019554
  403208:	20019558 	.word	0x20019558

0040320c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  40320c:	b580      	push	{r7, lr}
  40320e:	b084      	sub	sp, #16
  403210:	af00      	add	r7, sp, #0
  403212:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  403214:	687b      	ldr	r3, [r7, #4]
  403216:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403218:	687b      	ldr	r3, [r7, #4]
  40321a:	2b00      	cmp	r3, #0
  40321c:	d059      	beq.n	4032d2 <vTaskPriorityInherit+0xc6>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40321e:	68fb      	ldr	r3, [r7, #12]
  403220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403222:	4b2e      	ldr	r3, [pc, #184]	; (4032dc <vTaskPriorityInherit+0xd0>)
  403224:	681b      	ldr	r3, [r3, #0]
  403226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403228:	429a      	cmp	r2, r3
  40322a:	d252      	bcs.n	4032d2 <vTaskPriorityInherit+0xc6>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40322c:	4b2b      	ldr	r3, [pc, #172]	; (4032dc <vTaskPriorityInherit+0xd0>)
  40322e:	681b      	ldr	r3, [r3, #0]
  403230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403232:	f1c3 020f 	rsb	r2, r3, #15
  403236:	68fb      	ldr	r3, [r7, #12]
  403238:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40323a:	68fb      	ldr	r3, [r7, #12]
  40323c:	6959      	ldr	r1, [r3, #20]
  40323e:	68fb      	ldr	r3, [r7, #12]
  403240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403242:	4613      	mov	r3, r2
  403244:	009b      	lsls	r3, r3, #2
  403246:	4413      	add	r3, r2
  403248:	009b      	lsls	r3, r3, #2
  40324a:	4a25      	ldr	r2, [pc, #148]	; (4032e0 <vTaskPriorityInherit+0xd4>)
  40324c:	4413      	add	r3, r2
  40324e:	4299      	cmp	r1, r3
  403250:	d13a      	bne.n	4032c8 <vTaskPriorityInherit+0xbc>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  403252:	68fb      	ldr	r3, [r7, #12]
  403254:	3304      	adds	r3, #4
  403256:	4618      	mov	r0, r3
  403258:	4b22      	ldr	r3, [pc, #136]	; (4032e4 <vTaskPriorityInherit+0xd8>)
  40325a:	4798      	blx	r3
  40325c:	4603      	mov	r3, r0
  40325e:	2b00      	cmp	r3, #0
  403260:	d115      	bne.n	40328e <vTaskPriorityInherit+0x82>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403262:	68fb      	ldr	r3, [r7, #12]
  403264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403266:	491e      	ldr	r1, [pc, #120]	; (4032e0 <vTaskPriorityInherit+0xd4>)
  403268:	4613      	mov	r3, r2
  40326a:	009b      	lsls	r3, r3, #2
  40326c:	4413      	add	r3, r2
  40326e:	009b      	lsls	r3, r3, #2
  403270:	440b      	add	r3, r1
  403272:	681b      	ldr	r3, [r3, #0]
  403274:	2b00      	cmp	r3, #0
  403276:	d10a      	bne.n	40328e <vTaskPriorityInherit+0x82>
  403278:	68fb      	ldr	r3, [r7, #12]
  40327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40327c:	2201      	movs	r2, #1
  40327e:	fa02 f303 	lsl.w	r3, r2, r3
  403282:	43da      	mvns	r2, r3
  403284:	4b18      	ldr	r3, [pc, #96]	; (4032e8 <vTaskPriorityInherit+0xdc>)
  403286:	681b      	ldr	r3, [r3, #0]
  403288:	4013      	ands	r3, r2
  40328a:	4a17      	ldr	r2, [pc, #92]	; (4032e8 <vTaskPriorityInherit+0xdc>)
  40328c:	6013      	str	r3, [r2, #0]
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40328e:	4b13      	ldr	r3, [pc, #76]	; (4032dc <vTaskPriorityInherit+0xd0>)
  403290:	681b      	ldr	r3, [r3, #0]
  403292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403294:	68fb      	ldr	r3, [r7, #12]
  403296:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  403298:	68fb      	ldr	r3, [r7, #12]
  40329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40329c:	2201      	movs	r2, #1
  40329e:	409a      	lsls	r2, r3
  4032a0:	4b11      	ldr	r3, [pc, #68]	; (4032e8 <vTaskPriorityInherit+0xdc>)
  4032a2:	681b      	ldr	r3, [r3, #0]
  4032a4:	4313      	orrs	r3, r2
  4032a6:	4a10      	ldr	r2, [pc, #64]	; (4032e8 <vTaskPriorityInherit+0xdc>)
  4032a8:	6013      	str	r3, [r2, #0]
  4032aa:	68fb      	ldr	r3, [r7, #12]
  4032ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4032ae:	4613      	mov	r3, r2
  4032b0:	009b      	lsls	r3, r3, #2
  4032b2:	4413      	add	r3, r2
  4032b4:	009b      	lsls	r3, r3, #2
  4032b6:	4a0a      	ldr	r2, [pc, #40]	; (4032e0 <vTaskPriorityInherit+0xd4>)
  4032b8:	441a      	add	r2, r3
  4032ba:	68fb      	ldr	r3, [r7, #12]
  4032bc:	3304      	adds	r3, #4
  4032be:	4619      	mov	r1, r3
  4032c0:	4610      	mov	r0, r2
  4032c2:	4b0a      	ldr	r3, [pc, #40]	; (4032ec <vTaskPriorityInherit+0xe0>)
  4032c4:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4032c6:	e004      	b.n	4032d2 <vTaskPriorityInherit+0xc6>
					prvAddTaskToReadyQueue( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4032c8:	4b04      	ldr	r3, [pc, #16]	; (4032dc <vTaskPriorityInherit+0xd0>)
  4032ca:	681b      	ldr	r3, [r3, #0]
  4032cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4032ce:	68fb      	ldr	r3, [r7, #12]
  4032d0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4032d2:	bf00      	nop
  4032d4:	3710      	adds	r7, #16
  4032d6:	46bd      	mov	sp, r7
  4032d8:	bd80      	pop	{r7, pc}
  4032da:	bf00      	nop
  4032dc:	200193a4 	.word	0x200193a4
  4032e0:	200193a8 	.word	0x200193a8
  4032e4:	004017ad 	.word	0x004017ad
  4032e8:	20019550 	.word	0x20019550
  4032ec:	004016e9 	.word	0x004016e9

004032f0 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  4032f0:	b580      	push	{r7, lr}
  4032f2:	b084      	sub	sp, #16
  4032f4:	af00      	add	r7, sp, #0
  4032f6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4032f8:	687b      	ldr	r3, [r7, #4]
  4032fa:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  4032fc:	687b      	ldr	r3, [r7, #4]
  4032fe:	2b00      	cmp	r3, #0
  403300:	d044      	beq.n	40338c <vTaskPriorityDisinherit+0x9c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403302:	68fb      	ldr	r3, [r7, #12]
  403304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403306:	68fb      	ldr	r3, [r7, #12]
  403308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40330a:	429a      	cmp	r2, r3
  40330c:	d03e      	beq.n	40338c <vTaskPriorityDisinherit+0x9c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40330e:	68fb      	ldr	r3, [r7, #12]
  403310:	3304      	adds	r3, #4
  403312:	4618      	mov	r0, r3
  403314:	4b1f      	ldr	r3, [pc, #124]	; (403394 <vTaskPriorityDisinherit+0xa4>)
  403316:	4798      	blx	r3
  403318:	4603      	mov	r3, r0
  40331a:	2b00      	cmp	r3, #0
  40331c:	d115      	bne.n	40334a <vTaskPriorityDisinherit+0x5a>
				{
					taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40331e:	68fb      	ldr	r3, [r7, #12]
  403320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403322:	491d      	ldr	r1, [pc, #116]	; (403398 <vTaskPriorityDisinherit+0xa8>)
  403324:	4613      	mov	r3, r2
  403326:	009b      	lsls	r3, r3, #2
  403328:	4413      	add	r3, r2
  40332a:	009b      	lsls	r3, r3, #2
  40332c:	440b      	add	r3, r1
  40332e:	681b      	ldr	r3, [r3, #0]
  403330:	2b00      	cmp	r3, #0
  403332:	d10a      	bne.n	40334a <vTaskPriorityDisinherit+0x5a>
  403334:	68fb      	ldr	r3, [r7, #12]
  403336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403338:	2201      	movs	r2, #1
  40333a:	fa02 f303 	lsl.w	r3, r2, r3
  40333e:	43da      	mvns	r2, r3
  403340:	4b16      	ldr	r3, [pc, #88]	; (40339c <vTaskPriorityDisinherit+0xac>)
  403342:	681b      	ldr	r3, [r3, #0]
  403344:	4013      	ands	r3, r2
  403346:	4a15      	ldr	r2, [pc, #84]	; (40339c <vTaskPriorityDisinherit+0xac>)
  403348:	6013      	str	r3, [r2, #0]
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  40334a:	68fb      	ldr	r3, [r7, #12]
  40334c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  40334e:	68fb      	ldr	r3, [r7, #12]
  403350:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  403352:	68fb      	ldr	r3, [r7, #12]
  403354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403356:	f1c3 020f 	rsb	r2, r3, #15
  40335a:	68fb      	ldr	r3, [r7, #12]
  40335c:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  40335e:	68fb      	ldr	r3, [r7, #12]
  403360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403362:	2201      	movs	r2, #1
  403364:	409a      	lsls	r2, r3
  403366:	4b0d      	ldr	r3, [pc, #52]	; (40339c <vTaskPriorityDisinherit+0xac>)
  403368:	681b      	ldr	r3, [r3, #0]
  40336a:	4313      	orrs	r3, r2
  40336c:	4a0b      	ldr	r2, [pc, #44]	; (40339c <vTaskPriorityDisinherit+0xac>)
  40336e:	6013      	str	r3, [r2, #0]
  403370:	68fb      	ldr	r3, [r7, #12]
  403372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403374:	4613      	mov	r3, r2
  403376:	009b      	lsls	r3, r3, #2
  403378:	4413      	add	r3, r2
  40337a:	009b      	lsls	r3, r3, #2
  40337c:	4a06      	ldr	r2, [pc, #24]	; (403398 <vTaskPriorityDisinherit+0xa8>)
  40337e:	441a      	add	r2, r3
  403380:	68fb      	ldr	r3, [r7, #12]
  403382:	3304      	adds	r3, #4
  403384:	4619      	mov	r1, r3
  403386:	4610      	mov	r0, r2
  403388:	4b05      	ldr	r3, [pc, #20]	; (4033a0 <vTaskPriorityDisinherit+0xb0>)
  40338a:	4798      	blx	r3
			}
		}
	}
  40338c:	bf00      	nop
  40338e:	3710      	adds	r7, #16
  403390:	46bd      	mov	sp, r7
  403392:	bd80      	pop	{r7, pc}
  403394:	004017ad 	.word	0x004017ad
  403398:	200193a8 	.word	0x200193a8
  40339c:	20019550 	.word	0x20019550
  4033a0:	004016e9 	.word	0x004016e9

004033a4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  4033a4:	b590      	push	{r4, r7, lr}
  4033a6:	b087      	sub	sp, #28
  4033a8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  4033aa:	2300      	movs	r3, #0
  4033ac:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4033ae:	4b11      	ldr	r3, [pc, #68]	; (4033f4 <xTimerCreateTimerTask+0x50>)
  4033b0:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4033b2:	4b11      	ldr	r3, [pc, #68]	; (4033f8 <xTimerCreateTimerTask+0x54>)
  4033b4:	681b      	ldr	r3, [r3, #0]
  4033b6:	2b00      	cmp	r3, #0
  4033b8:	d00f      	beq.n	4033da <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4033ba:	2300      	movs	r3, #0
  4033bc:	9303      	str	r3, [sp, #12]
  4033be:	2300      	movs	r3, #0
  4033c0:	9302      	str	r3, [sp, #8]
  4033c2:	2300      	movs	r3, #0
  4033c4:	9301      	str	r3, [sp, #4]
  4033c6:	230e      	movs	r3, #14
  4033c8:	9300      	str	r3, [sp, #0]
  4033ca:	2300      	movs	r3, #0
  4033cc:	f44f 7243 	mov.w	r2, #780	; 0x30c
  4033d0:	490a      	ldr	r1, [pc, #40]	; (4033fc <xTimerCreateTimerTask+0x58>)
  4033d2:	480b      	ldr	r0, [pc, #44]	; (403400 <xTimerCreateTimerTask+0x5c>)
  4033d4:	4c0b      	ldr	r4, [pc, #44]	; (403404 <xTimerCreateTimerTask+0x60>)
  4033d6:	47a0      	blx	r4
  4033d8:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  4033da:	687b      	ldr	r3, [r7, #4]
  4033dc:	2b00      	cmp	r3, #0
  4033de:	d103      	bne.n	4033e8 <xTimerCreateTimerTask+0x44>
  4033e0:	21d7      	movs	r1, #215	; 0xd7
  4033e2:	4809      	ldr	r0, [pc, #36]	; (403408 <xTimerCreateTimerTask+0x64>)
  4033e4:	4b09      	ldr	r3, [pc, #36]	; (40340c <xTimerCreateTimerTask+0x68>)
  4033e6:	4798      	blx	r3
	return xReturn;
  4033e8:	687b      	ldr	r3, [r7, #4]
}
  4033ea:	4618      	mov	r0, r3
  4033ec:	370c      	adds	r7, #12
  4033ee:	46bd      	mov	sp, r7
  4033f0:	bd90      	pop	{r4, r7, pc}
  4033f2:	bf00      	nop
  4033f4:	00403959 	.word	0x00403959
  4033f8:	200195a0 	.word	0x200195a0
  4033fc:	0040daec 	.word	0x0040daec
  403400:	004035a5 	.word	0x004035a5
  403404:	00402591 	.word	0x00402591
  403408:	0040daf4 	.word	0x0040daf4
  40340c:	00409a25 	.word	0x00409a25

00403410 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  403410:	b580      	push	{r7, lr}
  403412:	b086      	sub	sp, #24
  403414:	af00      	add	r7, sp, #0
  403416:	60f8      	str	r0, [r7, #12]
  403418:	60b9      	str	r1, [r7, #8]
  40341a:	607a      	str	r2, [r7, #4]
  40341c:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  40341e:	68bb      	ldr	r3, [r7, #8]
  403420:	2b00      	cmp	r3, #0
  403422:	d109      	bne.n	403438 <xTimerCreate+0x28>
	{
		pxNewTimer = NULL;
  403424:	2300      	movs	r3, #0
  403426:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  403428:	68bb      	ldr	r3, [r7, #8]
  40342a:	2b00      	cmp	r3, #0
  40342c:	d121      	bne.n	403472 <xTimerCreate+0x62>
  40342e:	21e4      	movs	r1, #228	; 0xe4
  403430:	4812      	ldr	r0, [pc, #72]	; (40347c <xTimerCreate+0x6c>)
  403432:	4b13      	ldr	r3, [pc, #76]	; (403480 <xTimerCreate+0x70>)
  403434:	4798      	blx	r3
  403436:	e01c      	b.n	403472 <xTimerCreate+0x62>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  403438:	2028      	movs	r0, #40	; 0x28
  40343a:	4b12      	ldr	r3, [pc, #72]	; (403484 <xTimerCreate+0x74>)
  40343c:	4798      	blx	r3
  40343e:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  403440:	697b      	ldr	r3, [r7, #20]
  403442:	2b00      	cmp	r3, #0
  403444:	d015      	beq.n	403472 <xTimerCreate+0x62>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  403446:	4b10      	ldr	r3, [pc, #64]	; (403488 <xTimerCreate+0x78>)
  403448:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  40344a:	697b      	ldr	r3, [r7, #20]
  40344c:	68fa      	ldr	r2, [r7, #12]
  40344e:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  403450:	697b      	ldr	r3, [r7, #20]
  403452:	68ba      	ldr	r2, [r7, #8]
  403454:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  403456:	697b      	ldr	r3, [r7, #20]
  403458:	687a      	ldr	r2, [r7, #4]
  40345a:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  40345c:	697b      	ldr	r3, [r7, #20]
  40345e:	683a      	ldr	r2, [r7, #0]
  403460:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  403462:	697b      	ldr	r3, [r7, #20]
  403464:	6a3a      	ldr	r2, [r7, #32]
  403466:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  403468:	697b      	ldr	r3, [r7, #20]
  40346a:	3304      	adds	r3, #4
  40346c:	4618      	mov	r0, r3
  40346e:	4b07      	ldr	r3, [pc, #28]	; (40348c <xTimerCreate+0x7c>)
  403470:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  403472:	697b      	ldr	r3, [r7, #20]
}
  403474:	4618      	mov	r0, r3
  403476:	3718      	adds	r7, #24
  403478:	46bd      	mov	sp, r7
  40347a:	bd80      	pop	{r7, pc}
  40347c:	0040daf4 	.word	0x0040daf4
  403480:	00409a25 	.word	0x00409a25
  403484:	00401ae1 	.word	0x00401ae1
  403488:	00403959 	.word	0x00403959
  40348c:	004016cd 	.word	0x004016cd

00403490 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  403490:	b590      	push	{r4, r7, lr}
  403492:	b089      	sub	sp, #36	; 0x24
  403494:	af00      	add	r7, sp, #0
  403496:	60f8      	str	r0, [r7, #12]
  403498:	60b9      	str	r1, [r7, #8]
  40349a:	607a      	str	r2, [r7, #4]
  40349c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  40349e:	2300      	movs	r3, #0
  4034a0:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4034a2:	4b1a      	ldr	r3, [pc, #104]	; (40350c <xTimerGenericCommand+0x7c>)
  4034a4:	681b      	ldr	r3, [r3, #0]
  4034a6:	2b00      	cmp	r3, #0
  4034a8:	d02a      	beq.n	403500 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  4034aa:	68bb      	ldr	r3, [r7, #8]
  4034ac:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  4034ae:	687b      	ldr	r3, [r7, #4]
  4034b0:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  4034b2:	68fb      	ldr	r3, [r7, #12]
  4034b4:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  4034b6:	683b      	ldr	r3, [r7, #0]
  4034b8:	2b00      	cmp	r3, #0
  4034ba:	d118      	bne.n	4034ee <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4034bc:	4b14      	ldr	r3, [pc, #80]	; (403510 <xTimerGenericCommand+0x80>)
  4034be:	4798      	blx	r3
  4034c0:	4603      	mov	r3, r0
  4034c2:	2b01      	cmp	r3, #1
  4034c4:	d109      	bne.n	4034da <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  4034c6:	4b11      	ldr	r3, [pc, #68]	; (40350c <xTimerGenericCommand+0x7c>)
  4034c8:	6818      	ldr	r0, [r3, #0]
  4034ca:	f107 0110 	add.w	r1, r7, #16
  4034ce:	2300      	movs	r3, #0
  4034d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4034d2:	4c10      	ldr	r4, [pc, #64]	; (403514 <xTimerGenericCommand+0x84>)
  4034d4:	47a0      	blx	r4
  4034d6:	61f8      	str	r0, [r7, #28]
  4034d8:	e012      	b.n	403500 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4034da:	4b0c      	ldr	r3, [pc, #48]	; (40350c <xTimerGenericCommand+0x7c>)
  4034dc:	6818      	ldr	r0, [r3, #0]
  4034de:	f107 0110 	add.w	r1, r7, #16
  4034e2:	2300      	movs	r3, #0
  4034e4:	2200      	movs	r2, #0
  4034e6:	4c0b      	ldr	r4, [pc, #44]	; (403514 <xTimerGenericCommand+0x84>)
  4034e8:	47a0      	blx	r4
  4034ea:	61f8      	str	r0, [r7, #28]
  4034ec:	e008      	b.n	403500 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4034ee:	4b07      	ldr	r3, [pc, #28]	; (40350c <xTimerGenericCommand+0x7c>)
  4034f0:	6818      	ldr	r0, [r3, #0]
  4034f2:	f107 0110 	add.w	r1, r7, #16
  4034f6:	2300      	movs	r3, #0
  4034f8:	683a      	ldr	r2, [r7, #0]
  4034fa:	4c07      	ldr	r4, [pc, #28]	; (403518 <xTimerGenericCommand+0x88>)
  4034fc:	47a0      	blx	r4
  4034fe:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  403500:	69fb      	ldr	r3, [r7, #28]
}
  403502:	4618      	mov	r0, r3
  403504:	3724      	adds	r7, #36	; 0x24
  403506:	46bd      	mov	sp, r7
  403508:	bd90      	pop	{r4, r7, pc}
  40350a:	bf00      	nop
  40350c:	200195a0 	.word	0x200195a0
  403510:	004031d1 	.word	0x004031d1
  403514:	00401ef5 	.word	0x00401ef5
  403518:	00402065 	.word	0x00402065

0040351c <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  40351c:	b590      	push	{r4, r7, lr}
  40351e:	b087      	sub	sp, #28
  403520:	af02      	add	r7, sp, #8
  403522:	6078      	str	r0, [r7, #4]
  403524:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403526:	4b19      	ldr	r3, [pc, #100]	; (40358c <prvProcessExpiredTimer+0x70>)
  403528:	681b      	ldr	r3, [r3, #0]
  40352a:	68db      	ldr	r3, [r3, #12]
  40352c:	68db      	ldr	r3, [r3, #12]
  40352e:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403530:	68fb      	ldr	r3, [r7, #12]
  403532:	3304      	adds	r3, #4
  403534:	4618      	mov	r0, r3
  403536:	4b16      	ldr	r3, [pc, #88]	; (403590 <prvProcessExpiredTimer+0x74>)
  403538:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40353a:	68fb      	ldr	r3, [r7, #12]
  40353c:	69db      	ldr	r3, [r3, #28]
  40353e:	2b01      	cmp	r3, #1
  403540:	d11c      	bne.n	40357c <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403542:	68fb      	ldr	r3, [r7, #12]
  403544:	699a      	ldr	r2, [r3, #24]
  403546:	687b      	ldr	r3, [r7, #4]
  403548:	18d1      	adds	r1, r2, r3
  40354a:	687b      	ldr	r3, [r7, #4]
  40354c:	683a      	ldr	r2, [r7, #0]
  40354e:	68f8      	ldr	r0, [r7, #12]
  403550:	4c10      	ldr	r4, [pc, #64]	; (403594 <prvProcessExpiredTimer+0x78>)
  403552:	47a0      	blx	r4
  403554:	4603      	mov	r3, r0
  403556:	2b01      	cmp	r3, #1
  403558:	d110      	bne.n	40357c <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40355a:	2300      	movs	r3, #0
  40355c:	9300      	str	r3, [sp, #0]
  40355e:	2300      	movs	r3, #0
  403560:	687a      	ldr	r2, [r7, #4]
  403562:	2100      	movs	r1, #0
  403564:	68f8      	ldr	r0, [r7, #12]
  403566:	4c0c      	ldr	r4, [pc, #48]	; (403598 <prvProcessExpiredTimer+0x7c>)
  403568:	47a0      	blx	r4
  40356a:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  40356c:	68bb      	ldr	r3, [r7, #8]
  40356e:	2b00      	cmp	r3, #0
  403570:	d104      	bne.n	40357c <prvProcessExpiredTimer+0x60>
  403572:	f240 114f 	movw	r1, #335	; 0x14f
  403576:	4809      	ldr	r0, [pc, #36]	; (40359c <prvProcessExpiredTimer+0x80>)
  403578:	4b09      	ldr	r3, [pc, #36]	; (4035a0 <prvProcessExpiredTimer+0x84>)
  40357a:	4798      	blx	r3
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40357c:	68fb      	ldr	r3, [r7, #12]
  40357e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  403580:	68f8      	ldr	r0, [r7, #12]
  403582:	4798      	blx	r3
}
  403584:	bf00      	nop
  403586:	3714      	adds	r7, #20
  403588:	46bd      	mov	sp, r7
  40358a:	bd90      	pop	{r4, r7, pc}
  40358c:	20019598 	.word	0x20019598
  403590:	004017ad 	.word	0x004017ad
  403594:	004036ed 	.word	0x004036ed
  403598:	00403491 	.word	0x00403491
  40359c:	0040daf4 	.word	0x0040daf4
  4035a0:	00409a25 	.word	0x00409a25

004035a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  4035a4:	b580      	push	{r7, lr}
  4035a6:	b084      	sub	sp, #16
  4035a8:	af00      	add	r7, sp, #0
  4035aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4035ac:	f107 0308 	add.w	r3, r7, #8
  4035b0:	4618      	mov	r0, r3
  4035b2:	4b05      	ldr	r3, [pc, #20]	; (4035c8 <prvTimerTask+0x24>)
  4035b4:	4798      	blx	r3
  4035b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4035b8:	68bb      	ldr	r3, [r7, #8]
  4035ba:	4619      	mov	r1, r3
  4035bc:	68f8      	ldr	r0, [r7, #12]
  4035be:	4b03      	ldr	r3, [pc, #12]	; (4035cc <prvTimerTask+0x28>)
  4035c0:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  4035c2:	4b03      	ldr	r3, [pc, #12]	; (4035d0 <prvTimerTask+0x2c>)
  4035c4:	4798      	blx	r3
	}
  4035c6:	e7f1      	b.n	4035ac <prvTimerTask+0x8>
  4035c8:	00403659 	.word	0x00403659
  4035cc:	004035d5 	.word	0x004035d5
  4035d0:	00403775 	.word	0x00403775

004035d4 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  4035d4:	b580      	push	{r7, lr}
  4035d6:	b084      	sub	sp, #16
  4035d8:	af00      	add	r7, sp, #0
  4035da:	6078      	str	r0, [r7, #4]
  4035dc:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  4035de:	4b17      	ldr	r3, [pc, #92]	; (40363c <prvProcessTimerOrBlockTask+0x68>)
  4035e0:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4035e2:	f107 0308 	add.w	r3, r7, #8
  4035e6:	4618      	mov	r0, r3
  4035e8:	4b15      	ldr	r3, [pc, #84]	; (403640 <prvProcessTimerOrBlockTask+0x6c>)
  4035ea:	4798      	blx	r3
  4035ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  4035ee:	68bb      	ldr	r3, [r7, #8]
  4035f0:	2b00      	cmp	r3, #0
  4035f2:	d11d      	bne.n	403630 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4035f4:	683b      	ldr	r3, [r7, #0]
  4035f6:	2b00      	cmp	r3, #0
  4035f8:	d10a      	bne.n	403610 <prvProcessTimerOrBlockTask+0x3c>
  4035fa:	687a      	ldr	r2, [r7, #4]
  4035fc:	68fb      	ldr	r3, [r7, #12]
  4035fe:	429a      	cmp	r2, r3
  403600:	d806      	bhi.n	403610 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  403602:	4b10      	ldr	r3, [pc, #64]	; (403644 <prvProcessTimerOrBlockTask+0x70>)
  403604:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  403606:	68f9      	ldr	r1, [r7, #12]
  403608:	6878      	ldr	r0, [r7, #4]
  40360a:	4b0f      	ldr	r3, [pc, #60]	; (403648 <prvProcessTimerOrBlockTask+0x74>)
  40360c:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  40360e:	e011      	b.n	403634 <prvProcessTimerOrBlockTask+0x60>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403610:	4b0e      	ldr	r3, [pc, #56]	; (40364c <prvProcessTimerOrBlockTask+0x78>)
  403612:	6818      	ldr	r0, [r3, #0]
  403614:	687a      	ldr	r2, [r7, #4]
  403616:	68fb      	ldr	r3, [r7, #12]
  403618:	1ad3      	subs	r3, r2, r3
  40361a:	4619      	mov	r1, r3
  40361c:	4b0c      	ldr	r3, [pc, #48]	; (403650 <prvProcessTimerOrBlockTask+0x7c>)
  40361e:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  403620:	4b08      	ldr	r3, [pc, #32]	; (403644 <prvProcessTimerOrBlockTask+0x70>)
  403622:	4798      	blx	r3
  403624:	4603      	mov	r3, r0
  403626:	2b00      	cmp	r3, #0
  403628:	d104      	bne.n	403634 <prvProcessTimerOrBlockTask+0x60>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  40362a:	4b0a      	ldr	r3, [pc, #40]	; (403654 <prvProcessTimerOrBlockTask+0x80>)
  40362c:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  40362e:	e001      	b.n	403634 <prvProcessTimerOrBlockTask+0x60>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  403630:	4b04      	ldr	r3, [pc, #16]	; (403644 <prvProcessTimerOrBlockTask+0x70>)
  403632:	4798      	blx	r3
		}
	}
}
  403634:	bf00      	nop
  403636:	3710      	adds	r7, #16
  403638:	46bd      	mov	sp, r7
  40363a:	bd80      	pop	{r7, pc}
  40363c:	004027d5 	.word	0x004027d5
  403640:	004036a1 	.word	0x004036a1
  403644:	004027f1 	.word	0x004027f1
  403648:	0040351d 	.word	0x0040351d
  40364c:	200195a0 	.word	0x200195a0
  403650:	0040252d 	.word	0x0040252d
  403654:	00401995 	.word	0x00401995

00403658 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  403658:	b480      	push	{r7}
  40365a:	b085      	sub	sp, #20
  40365c:	af00      	add	r7, sp, #0
  40365e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403660:	4b0e      	ldr	r3, [pc, #56]	; (40369c <prvGetNextExpireTime+0x44>)
  403662:	681b      	ldr	r3, [r3, #0]
  403664:	681b      	ldr	r3, [r3, #0]
  403666:	2b00      	cmp	r3, #0
  403668:	bf0c      	ite	eq
  40366a:	2301      	moveq	r3, #1
  40366c:	2300      	movne	r3, #0
  40366e:	b2db      	uxtb	r3, r3
  403670:	461a      	mov	r2, r3
  403672:	687b      	ldr	r3, [r7, #4]
  403674:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  403676:	687b      	ldr	r3, [r7, #4]
  403678:	681b      	ldr	r3, [r3, #0]
  40367a:	2b00      	cmp	r3, #0
  40367c:	d105      	bne.n	40368a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40367e:	4b07      	ldr	r3, [pc, #28]	; (40369c <prvGetNextExpireTime+0x44>)
  403680:	681b      	ldr	r3, [r3, #0]
  403682:	68db      	ldr	r3, [r3, #12]
  403684:	681b      	ldr	r3, [r3, #0]
  403686:	60fb      	str	r3, [r7, #12]
  403688:	e001      	b.n	40368e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  40368a:	2300      	movs	r3, #0
  40368c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  40368e:	68fb      	ldr	r3, [r7, #12]
}
  403690:	4618      	mov	r0, r3
  403692:	3714      	adds	r7, #20
  403694:	46bd      	mov	sp, r7
  403696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40369a:	4770      	bx	lr
  40369c:	20019598 	.word	0x20019598

004036a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4036a0:	b580      	push	{r7, lr}
  4036a2:	b084      	sub	sp, #16
  4036a4:	af00      	add	r7, sp, #0
  4036a6:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4036a8:	4b0d      	ldr	r3, [pc, #52]	; (4036e0 <prvSampleTimeNow+0x40>)
  4036aa:	4798      	blx	r3
  4036ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4036ae:	4b0d      	ldr	r3, [pc, #52]	; (4036e4 <prvSampleTimeNow+0x44>)
  4036b0:	681b      	ldr	r3, [r3, #0]
  4036b2:	68fa      	ldr	r2, [r7, #12]
  4036b4:	429a      	cmp	r2, r3
  4036b6:	d208      	bcs.n	4036ca <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4036b8:	4b0a      	ldr	r3, [pc, #40]	; (4036e4 <prvSampleTimeNow+0x44>)
  4036ba:	681b      	ldr	r3, [r3, #0]
  4036bc:	4618      	mov	r0, r3
  4036be:	4b0a      	ldr	r3, [pc, #40]	; (4036e8 <prvSampleTimeNow+0x48>)
  4036c0:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  4036c2:	687b      	ldr	r3, [r7, #4]
  4036c4:	2201      	movs	r2, #1
  4036c6:	601a      	str	r2, [r3, #0]
  4036c8:	e002      	b.n	4036d0 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4036ca:	687b      	ldr	r3, [r7, #4]
  4036cc:	2200      	movs	r2, #0
  4036ce:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  4036d0:	4a04      	ldr	r2, [pc, #16]	; (4036e4 <prvSampleTimeNow+0x44>)
  4036d2:	68fb      	ldr	r3, [r7, #12]
  4036d4:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  4036d6:	68fb      	ldr	r3, [r7, #12]
}
  4036d8:	4618      	mov	r0, r3
  4036da:	3710      	adds	r7, #16
  4036dc:	46bd      	mov	sp, r7
  4036de:	bd80      	pop	{r7, pc}
  4036e0:	00402919 	.word	0x00402919
  4036e4:	200195a4 	.word	0x200195a4
  4036e8:	0040388d 	.word	0x0040388d

004036ec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  4036ec:	b580      	push	{r7, lr}
  4036ee:	b086      	sub	sp, #24
  4036f0:	af00      	add	r7, sp, #0
  4036f2:	60f8      	str	r0, [r7, #12]
  4036f4:	60b9      	str	r1, [r7, #8]
  4036f6:	607a      	str	r2, [r7, #4]
  4036f8:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  4036fa:	2300      	movs	r3, #0
  4036fc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4036fe:	68fb      	ldr	r3, [r7, #12]
  403700:	68ba      	ldr	r2, [r7, #8]
  403702:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403704:	68fb      	ldr	r3, [r7, #12]
  403706:	68fa      	ldr	r2, [r7, #12]
  403708:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40370a:	68ba      	ldr	r2, [r7, #8]
  40370c:	687b      	ldr	r3, [r7, #4]
  40370e:	429a      	cmp	r2, r3
  403710:	d812      	bhi.n	403738 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  403712:	687a      	ldr	r2, [r7, #4]
  403714:	683b      	ldr	r3, [r7, #0]
  403716:	1ad2      	subs	r2, r2, r3
  403718:	68fb      	ldr	r3, [r7, #12]
  40371a:	699b      	ldr	r3, [r3, #24]
  40371c:	429a      	cmp	r2, r3
  40371e:	d302      	bcc.n	403726 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403720:	2301      	movs	r3, #1
  403722:	617b      	str	r3, [r7, #20]
  403724:	e01b      	b.n	40375e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403726:	4b10      	ldr	r3, [pc, #64]	; (403768 <prvInsertTimerInActiveList+0x7c>)
  403728:	681a      	ldr	r2, [r3, #0]
  40372a:	68fb      	ldr	r3, [r7, #12]
  40372c:	3304      	adds	r3, #4
  40372e:	4619      	mov	r1, r3
  403730:	4610      	mov	r0, r2
  403732:	4b0e      	ldr	r3, [pc, #56]	; (40376c <prvInsertTimerInActiveList+0x80>)
  403734:	4798      	blx	r3
  403736:	e012      	b.n	40375e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403738:	687a      	ldr	r2, [r7, #4]
  40373a:	683b      	ldr	r3, [r7, #0]
  40373c:	429a      	cmp	r2, r3
  40373e:	d206      	bcs.n	40374e <prvInsertTimerInActiveList+0x62>
  403740:	68ba      	ldr	r2, [r7, #8]
  403742:	683b      	ldr	r3, [r7, #0]
  403744:	429a      	cmp	r2, r3
  403746:	d302      	bcc.n	40374e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403748:	2301      	movs	r3, #1
  40374a:	617b      	str	r3, [r7, #20]
  40374c:	e007      	b.n	40375e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40374e:	4b08      	ldr	r3, [pc, #32]	; (403770 <prvInsertTimerInActiveList+0x84>)
  403750:	681a      	ldr	r2, [r3, #0]
  403752:	68fb      	ldr	r3, [r7, #12]
  403754:	3304      	adds	r3, #4
  403756:	4619      	mov	r1, r3
  403758:	4610      	mov	r0, r2
  40375a:	4b04      	ldr	r3, [pc, #16]	; (40376c <prvInsertTimerInActiveList+0x80>)
  40375c:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  40375e:	697b      	ldr	r3, [r7, #20]
}
  403760:	4618      	mov	r0, r3
  403762:	3718      	adds	r7, #24
  403764:	46bd      	mov	sp, r7
  403766:	bd80      	pop	{r7, pc}
  403768:	2001959c 	.word	0x2001959c
  40376c:	00401739 	.word	0x00401739
  403770:	20019598 	.word	0x20019598

00403774 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  403774:	b590      	push	{r4, r7, lr}
  403776:	b08b      	sub	sp, #44	; 0x2c
  403778:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40377a:	1d3b      	adds	r3, r7, #4
  40377c:	4618      	mov	r0, r3
  40377e:	4b3a      	ldr	r3, [pc, #232]	; (403868 <prvProcessReceivedCommands+0xf4>)
  403780:	4798      	blx	r3
  403782:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403784:	e060      	b.n	403848 <prvProcessReceivedCommands+0xd4>
	{
		pxTimer = xMessage.pxTimer;
  403786:	693b      	ldr	r3, [r7, #16]
  403788:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  40378a:	69bb      	ldr	r3, [r7, #24]
  40378c:	2b00      	cmp	r3, #0
  40378e:	d008      	beq.n	4037a2 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403790:	69bb      	ldr	r3, [r7, #24]
  403792:	695b      	ldr	r3, [r3, #20]
  403794:	2b00      	cmp	r3, #0
  403796:	d004      	beq.n	4037a2 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  403798:	69bb      	ldr	r3, [r7, #24]
  40379a:	3304      	adds	r3, #4
  40379c:	4618      	mov	r0, r3
  40379e:	4b33      	ldr	r3, [pc, #204]	; (40386c <prvProcessReceivedCommands+0xf8>)
  4037a0:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4037a2:	68bb      	ldr	r3, [r7, #8]
  4037a4:	2b03      	cmp	r3, #3
  4037a6:	d84e      	bhi.n	403846 <prvProcessReceivedCommands+0xd2>
  4037a8:	a201      	add	r2, pc, #4	; (adr r2, 4037b0 <prvProcessReceivedCommands+0x3c>)
  4037aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4037ae:	bf00      	nop
  4037b0:	004037c1 	.word	0x004037c1
  4037b4:	00403849 	.word	0x00403849
  4037b8:	00403813 	.word	0x00403813
  4037bc:	0040383f 	.word	0x0040383f
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4037c0:	68fa      	ldr	r2, [r7, #12]
  4037c2:	69bb      	ldr	r3, [r7, #24]
  4037c4:	699b      	ldr	r3, [r3, #24]
  4037c6:	18d1      	adds	r1, r2, r3
  4037c8:	68fb      	ldr	r3, [r7, #12]
  4037ca:	69fa      	ldr	r2, [r7, #28]
  4037cc:	69b8      	ldr	r0, [r7, #24]
  4037ce:	4c28      	ldr	r4, [pc, #160]	; (403870 <prvProcessReceivedCommands+0xfc>)
  4037d0:	47a0      	blx	r4
  4037d2:	4603      	mov	r3, r0
  4037d4:	2b01      	cmp	r3, #1
  4037d6:	d137      	bne.n	403848 <prvProcessReceivedCommands+0xd4>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4037d8:	69bb      	ldr	r3, [r7, #24]
  4037da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4037dc:	69b8      	ldr	r0, [r7, #24]
  4037de:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4037e0:	69bb      	ldr	r3, [r7, #24]
  4037e2:	69db      	ldr	r3, [r3, #28]
  4037e4:	2b01      	cmp	r3, #1
  4037e6:	d12f      	bne.n	403848 <prvProcessReceivedCommands+0xd4>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4037e8:	68fa      	ldr	r2, [r7, #12]
  4037ea:	69bb      	ldr	r3, [r7, #24]
  4037ec:	699b      	ldr	r3, [r3, #24]
  4037ee:	441a      	add	r2, r3
  4037f0:	2300      	movs	r3, #0
  4037f2:	9300      	str	r3, [sp, #0]
  4037f4:	2300      	movs	r3, #0
  4037f6:	2100      	movs	r1, #0
  4037f8:	69b8      	ldr	r0, [r7, #24]
  4037fa:	4c1e      	ldr	r4, [pc, #120]	; (403874 <prvProcessReceivedCommands+0x100>)
  4037fc:	47a0      	blx	r4
  4037fe:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  403800:	697b      	ldr	r3, [r7, #20]
  403802:	2b00      	cmp	r3, #0
  403804:	d120      	bne.n	403848 <prvProcessReceivedCommands+0xd4>
  403806:	f240 2126 	movw	r1, #550	; 0x226
  40380a:	481b      	ldr	r0, [pc, #108]	; (403878 <prvProcessReceivedCommands+0x104>)
  40380c:	4b1b      	ldr	r3, [pc, #108]	; (40387c <prvProcessReceivedCommands+0x108>)
  40380e:	4798      	blx	r3
						( void ) xResult;
					}
				}
				break;
  403810:	e01a      	b.n	403848 <prvProcessReceivedCommands+0xd4>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  403812:	68fa      	ldr	r2, [r7, #12]
  403814:	69bb      	ldr	r3, [r7, #24]
  403816:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403818:	69bb      	ldr	r3, [r7, #24]
  40381a:	699b      	ldr	r3, [r3, #24]
  40381c:	2b00      	cmp	r3, #0
  40381e:	d104      	bne.n	40382a <prvProcessReceivedCommands+0xb6>
  403820:	f240 2133 	movw	r1, #563	; 0x233
  403824:	4814      	ldr	r0, [pc, #80]	; (403878 <prvProcessReceivedCommands+0x104>)
  403826:	4b15      	ldr	r3, [pc, #84]	; (40387c <prvProcessReceivedCommands+0x108>)
  403828:	4798      	blx	r3
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40382a:	69bb      	ldr	r3, [r7, #24]
  40382c:	699a      	ldr	r2, [r3, #24]
  40382e:	69fb      	ldr	r3, [r7, #28]
  403830:	18d1      	adds	r1, r2, r3
  403832:	69fb      	ldr	r3, [r7, #28]
  403834:	69fa      	ldr	r2, [r7, #28]
  403836:	69b8      	ldr	r0, [r7, #24]
  403838:	4c0d      	ldr	r4, [pc, #52]	; (403870 <prvProcessReceivedCommands+0xfc>)
  40383a:	47a0      	blx	r4
				break;
  40383c:	e004      	b.n	403848 <prvProcessReceivedCommands+0xd4>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40383e:	69b8      	ldr	r0, [r7, #24]
  403840:	4b0f      	ldr	r3, [pc, #60]	; (403880 <prvProcessReceivedCommands+0x10c>)
  403842:	4798      	blx	r3
				break;
  403844:	e000      	b.n	403848 <prvProcessReceivedCommands+0xd4>

			default	:
				/* Don't expect to get here. */
				break;
  403846:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403848:	4b0e      	ldr	r3, [pc, #56]	; (403884 <prvProcessReceivedCommands+0x110>)
  40384a:	6818      	ldr	r0, [r3, #0]
  40384c:	f107 0108 	add.w	r1, r7, #8
  403850:	2300      	movs	r3, #0
  403852:	2200      	movs	r2, #0
  403854:	4c0c      	ldr	r4, [pc, #48]	; (403888 <prvProcessReceivedCommands+0x114>)
  403856:	47a0      	blx	r4
  403858:	4603      	mov	r3, r0
  40385a:	2b00      	cmp	r3, #0
  40385c:	d193      	bne.n	403786 <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  40385e:	bf00      	nop
  403860:	3724      	adds	r7, #36	; 0x24
  403862:	46bd      	mov	sp, r7
  403864:	bd90      	pop	{r4, r7, pc}
  403866:	bf00      	nop
  403868:	004036a1 	.word	0x004036a1
  40386c:	004017ad 	.word	0x004017ad
  403870:	004036ed 	.word	0x004036ed
  403874:	00403491 	.word	0x00403491
  403878:	0040daf4 	.word	0x0040daf4
  40387c:	00409a25 	.word	0x00409a25
  403880:	00401bed 	.word	0x00401bed
  403884:	200195a0 	.word	0x200195a0
  403888:	0040212d 	.word	0x0040212d

0040388c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  40388c:	b590      	push	{r4, r7, lr}
  40388e:	b08b      	sub	sp, #44	; 0x2c
  403890:	af02      	add	r7, sp, #8
  403892:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403894:	e03f      	b.n	403916 <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403896:	4b29      	ldr	r3, [pc, #164]	; (40393c <prvSwitchTimerLists+0xb0>)
  403898:	681b      	ldr	r3, [r3, #0]
  40389a:	68db      	ldr	r3, [r3, #12]
  40389c:	681b      	ldr	r3, [r3, #0]
  40389e:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4038a0:	4b26      	ldr	r3, [pc, #152]	; (40393c <prvSwitchTimerLists+0xb0>)
  4038a2:	681b      	ldr	r3, [r3, #0]
  4038a4:	68db      	ldr	r3, [r3, #12]
  4038a6:	68db      	ldr	r3, [r3, #12]
  4038a8:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4038aa:	69bb      	ldr	r3, [r7, #24]
  4038ac:	3304      	adds	r3, #4
  4038ae:	4618      	mov	r0, r3
  4038b0:	4b23      	ldr	r3, [pc, #140]	; (403940 <prvSwitchTimerLists+0xb4>)
  4038b2:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4038b4:	69bb      	ldr	r3, [r7, #24]
  4038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4038b8:	69b8      	ldr	r0, [r7, #24]
  4038ba:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4038bc:	69bb      	ldr	r3, [r7, #24]
  4038be:	69db      	ldr	r3, [r3, #28]
  4038c0:	2b01      	cmp	r3, #1
  4038c2:	d128      	bne.n	403916 <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4038c4:	69bb      	ldr	r3, [r7, #24]
  4038c6:	699a      	ldr	r2, [r3, #24]
  4038c8:	69fb      	ldr	r3, [r7, #28]
  4038ca:	4413      	add	r3, r2
  4038cc:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  4038ce:	697a      	ldr	r2, [r7, #20]
  4038d0:	69fb      	ldr	r3, [r7, #28]
  4038d2:	429a      	cmp	r2, r3
  4038d4:	d90e      	bls.n	4038f4 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4038d6:	69bb      	ldr	r3, [r7, #24]
  4038d8:	697a      	ldr	r2, [r7, #20]
  4038da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4038dc:	69bb      	ldr	r3, [r7, #24]
  4038de:	69ba      	ldr	r2, [r7, #24]
  4038e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4038e2:	4b16      	ldr	r3, [pc, #88]	; (40393c <prvSwitchTimerLists+0xb0>)
  4038e4:	681a      	ldr	r2, [r3, #0]
  4038e6:	69bb      	ldr	r3, [r7, #24]
  4038e8:	3304      	adds	r3, #4
  4038ea:	4619      	mov	r1, r3
  4038ec:	4610      	mov	r0, r2
  4038ee:	4b15      	ldr	r3, [pc, #84]	; (403944 <prvSwitchTimerLists+0xb8>)
  4038f0:	4798      	blx	r3
  4038f2:	e010      	b.n	403916 <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4038f4:	2300      	movs	r3, #0
  4038f6:	9300      	str	r3, [sp, #0]
  4038f8:	2300      	movs	r3, #0
  4038fa:	69fa      	ldr	r2, [r7, #28]
  4038fc:	2100      	movs	r1, #0
  4038fe:	69b8      	ldr	r0, [r7, #24]
  403900:	4c11      	ldr	r4, [pc, #68]	; (403948 <prvSwitchTimerLists+0xbc>)
  403902:	47a0      	blx	r4
  403904:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  403906:	693b      	ldr	r3, [r7, #16]
  403908:	2b00      	cmp	r3, #0
  40390a:	d104      	bne.n	403916 <prvSwitchTimerLists+0x8a>
  40390c:	f240 2172 	movw	r1, #626	; 0x272
  403910:	480e      	ldr	r0, [pc, #56]	; (40394c <prvSwitchTimerLists+0xc0>)
  403912:	4b0f      	ldr	r3, [pc, #60]	; (403950 <prvSwitchTimerLists+0xc4>)
  403914:	4798      	blx	r3

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403916:	4b09      	ldr	r3, [pc, #36]	; (40393c <prvSwitchTimerLists+0xb0>)
  403918:	681b      	ldr	r3, [r3, #0]
  40391a:	681b      	ldr	r3, [r3, #0]
  40391c:	2b00      	cmp	r3, #0
  40391e:	d1ba      	bne.n	403896 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  403920:	4b06      	ldr	r3, [pc, #24]	; (40393c <prvSwitchTimerLists+0xb0>)
  403922:	681b      	ldr	r3, [r3, #0]
  403924:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  403926:	4b0b      	ldr	r3, [pc, #44]	; (403954 <prvSwitchTimerLists+0xc8>)
  403928:	681b      	ldr	r3, [r3, #0]
  40392a:	4a04      	ldr	r2, [pc, #16]	; (40393c <prvSwitchTimerLists+0xb0>)
  40392c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  40392e:	4a09      	ldr	r2, [pc, #36]	; (403954 <prvSwitchTimerLists+0xc8>)
  403930:	68fb      	ldr	r3, [r7, #12]
  403932:	6013      	str	r3, [r2, #0]
}
  403934:	bf00      	nop
  403936:	3724      	adds	r7, #36	; 0x24
  403938:	46bd      	mov	sp, r7
  40393a:	bd90      	pop	{r4, r7, pc}
  40393c:	20019598 	.word	0x20019598
  403940:	004017ad 	.word	0x004017ad
  403944:	00401739 	.word	0x00401739
  403948:	00403491 	.word	0x00403491
  40394c:	0040daf4 	.word	0x0040daf4
  403950:	00409a25 	.word	0x00409a25
  403954:	2001959c 	.word	0x2001959c

00403958 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403958:	b580      	push	{r7, lr}
  40395a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40395c:	4b0e      	ldr	r3, [pc, #56]	; (403998 <prvCheckForValidListAndQueue+0x40>)
  40395e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403960:	4b0e      	ldr	r3, [pc, #56]	; (40399c <prvCheckForValidListAndQueue+0x44>)
  403962:	681b      	ldr	r3, [r3, #0]
  403964:	2b00      	cmp	r3, #0
  403966:	d113      	bne.n	403990 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  403968:	480d      	ldr	r0, [pc, #52]	; (4039a0 <prvCheckForValidListAndQueue+0x48>)
  40396a:	4b0e      	ldr	r3, [pc, #56]	; (4039a4 <prvCheckForValidListAndQueue+0x4c>)
  40396c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  40396e:	480e      	ldr	r0, [pc, #56]	; (4039a8 <prvCheckForValidListAndQueue+0x50>)
  403970:	4b0c      	ldr	r3, [pc, #48]	; (4039a4 <prvCheckForValidListAndQueue+0x4c>)
  403972:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  403974:	4b0d      	ldr	r3, [pc, #52]	; (4039ac <prvCheckForValidListAndQueue+0x54>)
  403976:	4a0a      	ldr	r2, [pc, #40]	; (4039a0 <prvCheckForValidListAndQueue+0x48>)
  403978:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40397a:	4b0d      	ldr	r3, [pc, #52]	; (4039b0 <prvCheckForValidListAndQueue+0x58>)
  40397c:	4a0a      	ldr	r2, [pc, #40]	; (4039a8 <prvCheckForValidListAndQueue+0x50>)
  40397e:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  403980:	2200      	movs	r2, #0
  403982:	210c      	movs	r1, #12
  403984:	2005      	movs	r0, #5
  403986:	4b0b      	ldr	r3, [pc, #44]	; (4039b4 <prvCheckForValidListAndQueue+0x5c>)
  403988:	4798      	blx	r3
  40398a:	4602      	mov	r2, r0
  40398c:	4b03      	ldr	r3, [pc, #12]	; (40399c <prvCheckForValidListAndQueue+0x44>)
  40398e:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  403990:	4b09      	ldr	r3, [pc, #36]	; (4039b8 <prvCheckForValidListAndQueue+0x60>)
  403992:	4798      	blx	r3
}
  403994:	bf00      	nop
  403996:	bd80      	pop	{r7, pc}
  403998:	004019b1 	.word	0x004019b1
  40399c:	200195a0 	.word	0x200195a0
  4039a0:	20019570 	.word	0x20019570
  4039a4:	0040168d 	.word	0x0040168d
  4039a8:	20019584 	.word	0x20019584
  4039ac:	20019598 	.word	0x20019598
  4039b0:	2001959c 	.word	0x2001959c
  4039b4:	00401e59 	.word	0x00401e59
  4039b8:	004019d1 	.word	0x004019d1

004039bc <CameraPictureSnapshotReq>:

CommStateMachine_t commStateMachine = COMM_STATE_MACHINE_SOF;
//uint8_t checksum = 0;
uint16_t count = 0;
bool CameraPictureSnapshotReq(uint8_t command)
{
  4039bc:	b580      	push	{r7, lr}
  4039be:	b084      	sub	sp, #16
  4039c0:	af00      	add	r7, sp, #0
  4039c2:	4603      	mov	r3, r0
  4039c4:	71fb      	strb	r3, [r7, #7]
	uint8_t checksum = 0;
  4039c6:	2300      	movs	r3, #0
  4039c8:	73fb      	strb	r3, [r7, #15]
	/* Transfer UART RX fifo to CDC TX */
	if (!uhi_cdc_is_tx_ready(0)) {
  4039ca:	2000      	movs	r0, #0
  4039cc:	4b27      	ldr	r3, [pc, #156]	; (403a6c <CameraPictureSnapshotReq+0xb0>)
  4039ce:	4798      	blx	r3
  4039d0:	4603      	mov	r3, r0
  4039d2:	f083 0301 	eor.w	r3, r3, #1
  4039d6:	b2db      	uxtb	r3, r3
  4039d8:	2b00      	cmp	r3, #0
  4039da:	d001      	beq.n	4039e0 <CameraPictureSnapshotReq+0x24>
		return false;
  4039dc:	2300      	movs	r3, #0
  4039de:	e040      	b.n	403a62 <CameraPictureSnapshotReq+0xa6>
	} else {
		getblockcommand.req.head = COM_HEAD;
  4039e0:	4b23      	ldr	r3, [pc, #140]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  4039e2:	228e      	movs	r2, #142	; 0x8e
  4039e4:	701a      	strb	r2, [r3, #0]
		getblockcommand.req.type = COM_CMD_TYPE_CMD;
  4039e6:	4b22      	ldr	r3, [pc, #136]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  4039e8:	2200      	movs	r2, #0
  4039ea:	705a      	strb	r2, [r3, #1]
		getblockcommand.req.command = command;//;
  4039ec:	4a20      	ldr	r2, [pc, #128]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  4039ee:	79fb      	ldrb	r3, [r7, #7]
  4039f0:	7093      	strb	r3, [r2, #2]
		if (command  == 0xff)
  4039f2:	79fb      	ldrb	r3, [r7, #7]
  4039f4:	2bff      	cmp	r3, #255	; 0xff
  4039f6:	d103      	bne.n	403a00 <CameraPictureSnapshotReq+0x44>
		{
			cameraSendState = CAMERA_STATE_INIT;
  4039f8:	4b1e      	ldr	r3, [pc, #120]	; (403a74 <CameraPictureSnapshotReq+0xb8>)
  4039fa:	2200      	movs	r2, #0
  4039fc:	701a      	strb	r2, [r3, #0]
  4039fe:	e005      	b.n	403a0c <CameraPictureSnapshotReq+0x50>
		} else if(command == 0x00)
  403a00:	79fb      	ldrb	r3, [r7, #7]
  403a02:	2b00      	cmp	r3, #0
  403a04:	d102      	bne.n	403a0c <CameraPictureSnapshotReq+0x50>
		{
			cameraSendState = CAMERA_STATE_GET_SNAPSHOT;
  403a06:	4b1b      	ldr	r3, [pc, #108]	; (403a74 <CameraPictureSnapshotReq+0xb8>)
  403a08:	2201      	movs	r2, #1
  403a0a:	701a      	strb	r2, [r3, #0]
		}
		
		uint8_t i = 0;
  403a0c:	2300      	movs	r3, #0
  403a0e:	73bb      	strb	r3, [r7, #14]
		for(i = 0; i < 3; i++ ){
  403a10:	2300      	movs	r3, #0
  403a12:	73bb      	strb	r3, [r7, #14]
  403a14:	e013      	b.n	403a3e <CameraPictureSnapshotReq+0x82>
			printf("%02x ",getblockcommand.payload[i]);
  403a16:	7bbb      	ldrb	r3, [r7, #14]
  403a18:	4a15      	ldr	r2, [pc, #84]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  403a1a:	5cd3      	ldrb	r3, [r2, r3]
  403a1c:	4619      	mov	r1, r3
  403a1e:	4816      	ldr	r0, [pc, #88]	; (403a78 <CameraPictureSnapshotReq+0xbc>)
  403a20:	4b16      	ldr	r3, [pc, #88]	; (403a7c <CameraPictureSnapshotReq+0xc0>)
  403a22:	4798      	blx	r3
			checksum = FastCRC(checksum, getblockcommand.payload[i]);
  403a24:	7bbb      	ldrb	r3, [r7, #14]
  403a26:	4a12      	ldr	r2, [pc, #72]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  403a28:	5cd2      	ldrb	r2, [r2, r3]
  403a2a:	7bfb      	ldrb	r3, [r7, #15]
  403a2c:	4611      	mov	r1, r2
  403a2e:	4618      	mov	r0, r3
  403a30:	4b13      	ldr	r3, [pc, #76]	; (403a80 <CameraPictureSnapshotReq+0xc4>)
  403a32:	4798      	blx	r3
  403a34:	4603      	mov	r3, r0
  403a36:	73fb      	strb	r3, [r7, #15]
		{
			cameraSendState = CAMERA_STATE_GET_SNAPSHOT;
		}
		
		uint8_t i = 0;
		for(i = 0; i < 3; i++ ){
  403a38:	7bbb      	ldrb	r3, [r7, #14]
  403a3a:	3301      	adds	r3, #1
  403a3c:	73bb      	strb	r3, [r7, #14]
  403a3e:	7bbb      	ldrb	r3, [r7, #14]
  403a40:	2b02      	cmp	r3, #2
  403a42:	d9e8      	bls.n	403a16 <CameraPictureSnapshotReq+0x5a>
			printf("%02x ",getblockcommand.payload[i]);
			checksum = FastCRC(checksum, getblockcommand.payload[i]);
		}
		getblockcommand.payload[i] = checksum;
  403a44:	7bbb      	ldrb	r3, [r7, #14]
  403a46:	490a      	ldr	r1, [pc, #40]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  403a48:	7bfa      	ldrb	r2, [r7, #15]
  403a4a:	54ca      	strb	r2, [r1, r3]
		printf("%02x\r\n",checksum);
  403a4c:	7bfb      	ldrb	r3, [r7, #15]
  403a4e:	4619      	mov	r1, r3
  403a50:	480c      	ldr	r0, [pc, #48]	; (403a84 <CameraPictureSnapshotReq+0xc8>)
  403a52:	4b0a      	ldr	r3, [pc, #40]	; (403a7c <CameraPictureSnapshotReq+0xc0>)
  403a54:	4798      	blx	r3
		uhi_cdc_write_buf(0, getblockcommand.payload, 3+1);
  403a56:	2204      	movs	r2, #4
  403a58:	4905      	ldr	r1, [pc, #20]	; (403a70 <CameraPictureSnapshotReq+0xb4>)
  403a5a:	2000      	movs	r0, #0
  403a5c:	4b0a      	ldr	r3, [pc, #40]	; (403a88 <CameraPictureSnapshotReq+0xcc>)
  403a5e:	4798      	blx	r3
		//printf("SnapshotReq...\r\n");
	}
	return true;
  403a60:	2301      	movs	r3, #1
}
  403a62:	4618      	mov	r0, r3
  403a64:	3710      	adds	r7, #16
  403a66:	46bd      	mov	sp, r7
  403a68:	bd80      	pop	{r7, pc}
  403a6a:	bf00      	nop
  403a6c:	004052ad 	.word	0x004052ad
  403a70:	2001c4cc 	.word	0x2001c4cc
  403a74:	200195ac 	.word	0x200195ac
  403a78:	0040db34 	.word	0x0040db34
  403a7c:	0040a671 	.word	0x0040a671
  403a80:	004091f5 	.word	0x004091f5
  403a84:	0040db3c 	.word	0x0040db3c
  403a88:	004053bd 	.word	0x004053bd

00403a8c <CameraPictureBlockReq>:

// 2016/11 PA 
bool CameraPictureBlockReq(uint16_t blockSeq)
{
  403a8c:	b580      	push	{r7, lr}
  403a8e:	b084      	sub	sp, #16
  403a90:	af00      	add	r7, sp, #0
  403a92:	4603      	mov	r3, r0
  403a94:	80fb      	strh	r3, [r7, #6]
	uint8_t checksum = 0;
  403a96:	2300      	movs	r3, #0
  403a98:	73fb      	strb	r3, [r7, #15]
	if (!uhi_cdc_is_tx_ready(0)) {
  403a9a:	2000      	movs	r0, #0
  403a9c:	4b29      	ldr	r3, [pc, #164]	; (403b44 <CameraPictureBlockReq+0xb8>)
  403a9e:	4798      	blx	r3
  403aa0:	4603      	mov	r3, r0
  403aa2:	f083 0301 	eor.w	r3, r3, #1
  403aa6:	b2db      	uxtb	r3, r3
  403aa8:	2b00      	cmp	r3, #0
  403aaa:	d001      	beq.n	403ab0 <CameraPictureBlockReq+0x24>
		return false;
  403aac:	2300      	movs	r3, #0
  403aae:	e045      	b.n	403b3c <CameraPictureBlockReq+0xb0>
	} else {
		getblockcommand.req.head = COM_HEAD;
  403ab0:	4b25      	ldr	r3, [pc, #148]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403ab2:	228e      	movs	r2, #142	; 0x8e
  403ab4:	701a      	strb	r2, [r3, #0]
		getblockcommand.req.type = COM_CMD_TYPE_CMD;
  403ab6:	4b24      	ldr	r3, [pc, #144]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403ab8:	2200      	movs	r2, #0
  403aba:	705a      	strb	r2, [r3, #1]
		getblockcommand.req.command = CMD_GET_BLOCK_DATA;
  403abc:	4b22      	ldr	r3, [pc, #136]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403abe:	2201      	movs	r2, #1
  403ac0:	709a      	strb	r2, [r3, #2]
		// 2016/11 PA 
		getblockcommand.req.sequenceNo = ((blockSeq%256)<<8) + (blockSeq / 256);//MSB
  403ac2:	88fb      	ldrh	r3, [r7, #6]
  403ac4:	021b      	lsls	r3, r3, #8
  403ac6:	b29a      	uxth	r2, r3
  403ac8:	88fb      	ldrh	r3, [r7, #6]
  403aca:	0a1b      	lsrs	r3, r3, #8
  403acc:	b29b      	uxth	r3, r3
  403ace:	4413      	add	r3, r2
  403ad0:	b29a      	uxth	r2, r3
  403ad2:	4b1d      	ldr	r3, [pc, #116]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403ad4:	f8a3 2003 	strh.w	r2, [r3, #3]
		getblockcommand.req.blockSize = ((DATA_BLOCK%256)<<8) + (DATA_BLOCK/256);//MSB
  403ad8:	4b1b      	ldr	r3, [pc, #108]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403ada:	2200      	movs	r2, #0
  403adc:	f042 0210 	orr.w	r2, r2, #16
  403ae0:	715a      	strb	r2, [r3, #5]
  403ae2:	2200      	movs	r2, #0
  403ae4:	719a      	strb	r2, [r3, #6]
		uint8_t i = 0;
  403ae6:	2300      	movs	r3, #0
  403ae8:	73bb      	strb	r3, [r7, #14]
		for(i = 0; i < sizeof(getblockcommand.req); i++ ){
  403aea:	2300      	movs	r3, #0
  403aec:	73bb      	strb	r3, [r7, #14]
  403aee:	e013      	b.n	403b18 <CameraPictureBlockReq+0x8c>
			printf("%02x ",getblockcommand.payload[i]);
  403af0:	7bbb      	ldrb	r3, [r7, #14]
  403af2:	4a15      	ldr	r2, [pc, #84]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403af4:	5cd3      	ldrb	r3, [r2, r3]
  403af6:	4619      	mov	r1, r3
  403af8:	4814      	ldr	r0, [pc, #80]	; (403b4c <CameraPictureBlockReq+0xc0>)
  403afa:	4b15      	ldr	r3, [pc, #84]	; (403b50 <CameraPictureBlockReq+0xc4>)
  403afc:	4798      	blx	r3
			checksum = FastCRC(checksum, getblockcommand.payload[i]);
  403afe:	7bbb      	ldrb	r3, [r7, #14]
  403b00:	4a11      	ldr	r2, [pc, #68]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403b02:	5cd2      	ldrb	r2, [r2, r3]
  403b04:	7bfb      	ldrb	r3, [r7, #15]
  403b06:	4611      	mov	r1, r2
  403b08:	4618      	mov	r0, r3
  403b0a:	4b12      	ldr	r3, [pc, #72]	; (403b54 <CameraPictureBlockReq+0xc8>)
  403b0c:	4798      	blx	r3
  403b0e:	4603      	mov	r3, r0
  403b10:	73fb      	strb	r3, [r7, #15]
		getblockcommand.req.command = CMD_GET_BLOCK_DATA;
		// 2016/11 PA 
		getblockcommand.req.sequenceNo = ((blockSeq%256)<<8) + (blockSeq / 256);//MSB
		getblockcommand.req.blockSize = ((DATA_BLOCK%256)<<8) + (DATA_BLOCK/256);//MSB
		uint8_t i = 0;
		for(i = 0; i < sizeof(getblockcommand.req); i++ ){
  403b12:	7bbb      	ldrb	r3, [r7, #14]
  403b14:	3301      	adds	r3, #1
  403b16:	73bb      	strb	r3, [r7, #14]
  403b18:	7bbb      	ldrb	r3, [r7, #14]
  403b1a:	2b06      	cmp	r3, #6
  403b1c:	d9e8      	bls.n	403af0 <CameraPictureBlockReq+0x64>
			printf("%02x ",getblockcommand.payload[i]);
			checksum = FastCRC(checksum, getblockcommand.payload[i]);
		}
		getblockcommand.payload[i] = checksum;
  403b1e:	7bbb      	ldrb	r3, [r7, #14]
  403b20:	4909      	ldr	r1, [pc, #36]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403b22:	7bfa      	ldrb	r2, [r7, #15]
  403b24:	54ca      	strb	r2, [r1, r3]
		printf("%02x\r\n",checksum);
  403b26:	7bfb      	ldrb	r3, [r7, #15]
  403b28:	4619      	mov	r1, r3
  403b2a:	480b      	ldr	r0, [pc, #44]	; (403b58 <CameraPictureBlockReq+0xcc>)
  403b2c:	4b08      	ldr	r3, [pc, #32]	; (403b50 <CameraPictureBlockReq+0xc4>)
  403b2e:	4798      	blx	r3
		uhi_cdc_write_buf(0, getblockcommand.payload, sizeof(getblockcommand.req)+1);
  403b30:	2208      	movs	r2, #8
  403b32:	4905      	ldr	r1, [pc, #20]	; (403b48 <CameraPictureBlockReq+0xbc>)
  403b34:	2000      	movs	r0, #0
  403b36:	4b09      	ldr	r3, [pc, #36]	; (403b5c <CameraPictureBlockReq+0xd0>)
  403b38:	4798      	blx	r3
	}
	return true;
  403b3a:	2301      	movs	r3, #1
}
  403b3c:	4618      	mov	r0, r3
  403b3e:	3710      	adds	r7, #16
  403b40:	46bd      	mov	sp, r7
  403b42:	bd80      	pop	{r7, pc}
  403b44:	004052ad 	.word	0x004052ad
  403b48:	2001c4cc 	.word	0x2001c4cc
  403b4c:	0040db34 	.word	0x0040db34
  403b50:	0040a671 	.word	0x0040a671
  403b54:	004091f5 	.word	0x004091f5
  403b58:	0040db3c 	.word	0x0040db3c
  403b5c:	004053bd 	.word	0x004053bd

00403b60 <CameraPictureRxNotify>:

void CameraPictureRxNotify(void)
{
  403b60:	b590      	push	{r4, r7, lr}
  403b62:	b083      	sub	sp, #12
  403b64:	af00      	add	r7, sp, #0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403b66:	2300      	movs	r3, #0
  403b68:	607b      	str	r3, [r7, #4]
	if (uhi_cdc_is_rx_ready(0)) {
  403b6a:	2000      	movs	r0, #0
  403b6c:	4b07      	ldr	r3, [pc, #28]	; (403b8c <CameraPictureRxNotify+0x2c>)
  403b6e:	4798      	blx	r3
  403b70:	4603      	mov	r3, r0
  403b72:	2b00      	cmp	r3, #0
  403b74:	d006      	beq.n	403b84 <CameraPictureRxNotify+0x24>
		xSemaphoreGiveFromISR(startCameraProcessing, &higher_priority_task_woken);
  403b76:	4b06      	ldr	r3, [pc, #24]	; (403b90 <CameraPictureRxNotify+0x30>)
  403b78:	6818      	ldr	r0, [r3, #0]
  403b7a:	1d3a      	adds	r2, r7, #4
  403b7c:	2300      	movs	r3, #0
  403b7e:	2100      	movs	r1, #0
  403b80:	4c04      	ldr	r4, [pc, #16]	; (403b94 <CameraPictureRxNotify+0x34>)
  403b82:	47a0      	blx	r4
	}
}
  403b84:	bf00      	nop
  403b86:	370c      	adds	r7, #12
  403b88:	46bd      	mov	sp, r7
  403b8a:	bd90      	pop	{r4, r7, pc}
  403b8c:	004050ad 	.word	0x004050ad
  403b90:	200195a8 	.word	0x200195a8
  403b94:	00402065 	.word	0x00402065

00403b98 <send_camera_block>:
}



void send_camera_block(void)
{
  403b98:	b590      	push	{r4, r7, lr}
  403b9a:	b083      	sub	sp, #12
  403b9c:	af00      	add	r7, sp, #0
	static serial_out_pk_t send_packet;
	serial_out_pk_t *out_data = &send_packet;
  403b9e:	4b0a      	ldr	r3, [pc, #40]	; (403bc8 <send_camera_block+0x30>)
  403ba0:	607b      	str	r3, [r7, #4]
	out_data->buf = &pictureData.picture_buff[0];
  403ba2:	687b      	ldr	r3, [r7, #4]
  403ba4:	4a09      	ldr	r2, [pc, #36]	; (403bcc <send_camera_block+0x34>)
  403ba6:	601a      	str	r2, [r3, #0]
	out_data->len = pictureData.dataLength;
  403ba8:	687b      	ldr	r3, [r7, #4]
  403baa:	4a09      	ldr	r2, [pc, #36]	; (403bd0 <send_camera_block+0x38>)
  403bac:	8812      	ldrh	r2, [r2, #0]
  403bae:	605a      	str	r2, [r3, #4]
	xQueueSend(serial_out_queue, &out_data, 0);
  403bb0:	4b08      	ldr	r3, [pc, #32]	; (403bd4 <send_camera_block+0x3c>)
  403bb2:	6818      	ldr	r0, [r3, #0]
  403bb4:	1d39      	adds	r1, r7, #4
  403bb6:	2300      	movs	r3, #0
  403bb8:	2200      	movs	r2, #0
  403bba:	4c07      	ldr	r4, [pc, #28]	; (403bd8 <send_camera_block+0x40>)
  403bbc:	47a0      	blx	r4
}
  403bbe:	bf00      	nop
  403bc0:	370c      	adds	r7, #12
  403bc2:	46bd      	mov	sp, r7
  403bc4:	bd90      	pop	{r4, r7, pc}
  403bc6:	bf00      	nop
  403bc8:	200195b0 	.word	0x200195b0
  403bcc:	2001a0ca 	.word	0x2001a0ca
  403bd0:	2001a0c8 	.word	0x2001a0c8
  403bd4:	20000a24 	.word	0x20000a24
  403bd8:	00401ef5 	.word	0x00401ef5

00403bdc <taskCamera>:

void taskCamera( void *pvParameters)
{
  403bdc:	b590      	push	{r4, r7, lr}
  403bde:	b085      	sub	sp, #20
  403be0:	af00      	add	r7, sp, #0
  403be2:	6078      	str	r0, [r7, #4]
	iram_size_t size = 0;
  403be4:	2300      	movs	r3, #0
  403be6:	60bb      	str	r3, [r7, #8]
	/* Initialize the user interface */
	ui_init();
  403be8:	4b59      	ldr	r3, [pc, #356]	; (403d50 <taskCamera+0x174>)
  403bea:	4798      	blx	r3
	/* Start USB host stack */
	uhc_start();
  403bec:	4b59      	ldr	r3, [pc, #356]	; (403d54 <taskCamera+0x178>)
  403bee:	4798      	blx	r3
	vSemaphoreCreateBinary(startCameraProcessing);
  403bf0:	2203      	movs	r2, #3
  403bf2:	2100      	movs	r1, #0
  403bf4:	2001      	movs	r0, #1
  403bf6:	4b58      	ldr	r3, [pc, #352]	; (403d58 <taskCamera+0x17c>)
  403bf8:	4798      	blx	r3
  403bfa:	4602      	mov	r2, r0
  403bfc:	4b57      	ldr	r3, [pc, #348]	; (403d5c <taskCamera+0x180>)
  403bfe:	601a      	str	r2, [r3, #0]
  403c00:	4b56      	ldr	r3, [pc, #344]	; (403d5c <taskCamera+0x180>)
  403c02:	681b      	ldr	r3, [r3, #0]
  403c04:	2b00      	cmp	r3, #0
  403c06:	d006      	beq.n	403c16 <taskCamera+0x3a>
  403c08:	4b54      	ldr	r3, [pc, #336]	; (403d5c <taskCamera+0x180>)
  403c0a:	6818      	ldr	r0, [r3, #0]
  403c0c:	2300      	movs	r3, #0
  403c0e:	2200      	movs	r2, #0
  403c10:	2100      	movs	r1, #0
  403c12:	4c53      	ldr	r4, [pc, #332]	; (403d60 <taskCamera+0x184>)
  403c14:	47a0      	blx	r4
	if (startCameraProcessing == NULL){
  403c16:	4b51      	ldr	r3, [pc, #324]	; (403d5c <taskCamera+0x180>)
  403c18:	681b      	ldr	r3, [r3, #0]
  403c1a:	2b00      	cmp	r3, #0
  403c1c:	d102      	bne.n	403c24 <taskCamera+0x48>
		printf("Failed to create Semaphore: startCameraProcessing \r\n");
  403c1e:	4851      	ldr	r0, [pc, #324]	; (403d64 <taskCamera+0x188>)
  403c20:	4b51      	ldr	r3, [pc, #324]	; (403d68 <taskCamera+0x18c>)
  403c22:	4798      	blx	r3
	}
	for(;;) {
		xSemaphoreTake(startCameraProcessing, portMAX_DELAY);
  403c24:	4b4d      	ldr	r3, [pc, #308]	; (403d5c <taskCamera+0x180>)
  403c26:	6818      	ldr	r0, [r3, #0]
  403c28:	2300      	movs	r3, #0
  403c2a:	f04f 32ff 	mov.w	r2, #4294967295
  403c2e:	2100      	movs	r1, #0
  403c30:	4c4e      	ldr	r4, [pc, #312]	; (403d6c <taskCamera+0x190>)
  403c32:	47a0      	blx	r4
		// reset recv buffer
		memset(recvBuf, 0, sizeof(recvBuf));
  403c34:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  403c38:	2100      	movs	r1, #0
  403c3a:	484d      	ldr	r0, [pc, #308]	; (403d70 <taskCamera+0x194>)
  403c3c:	4b4d      	ldr	r3, [pc, #308]	; (403d74 <taskCamera+0x198>)
  403c3e:	4798      	blx	r3
		size = 0;
  403c40:	2300      	movs	r3, #0
  403c42:	60bb      	str	r3, [r7, #8]
		
		vPortEnterCritical();
  403c44:	4b4c      	ldr	r3, [pc, #304]	; (403d78 <taskCamera+0x19c>)
  403c46:	4798      	blx	r3
		size = uhi_cdc_get_nb_received(0);
  403c48:	2000      	movs	r0, #0
  403c4a:	4b4c      	ldr	r3, [pc, #304]	; (403d7c <taskCamera+0x1a0>)
  403c4c:	4798      	blx	r3
  403c4e:	60b8      	str	r0, [r7, #8]
		uhi_cdc_read_buf(0, recvBuf, size);
  403c50:	68ba      	ldr	r2, [r7, #8]
  403c52:	4947      	ldr	r1, [pc, #284]	; (403d70 <taskCamera+0x194>)
  403c54:	2000      	movs	r0, #0
  403c56:	4b4a      	ldr	r3, [pc, #296]	; (403d80 <taskCamera+0x1a4>)
  403c58:	4798      	blx	r3
		vPortExitCritical();
  403c5a:	4b4a      	ldr	r3, [pc, #296]	; (403d84 <taskCamera+0x1a8>)
  403c5c:	4798      	blx	r3
		printf("Receive data len=%d\r\n",size);
  403c5e:	68b9      	ldr	r1, [r7, #8]
  403c60:	4849      	ldr	r0, [pc, #292]	; (403d88 <taskCamera+0x1ac>)
  403c62:	4b41      	ldr	r3, [pc, #260]	; (403d68 <taskCamera+0x18c>)
  403c64:	4798      	blx	r3

		if (cameraSendState < CAMERA_STATE_READ_DATA)
  403c66:	4b49      	ldr	r3, [pc, #292]	; (403d8c <taskCamera+0x1b0>)
  403c68:	781b      	ldrb	r3, [r3, #0]
  403c6a:	2b01      	cmp	r3, #1
  403c6c:	d852      	bhi.n	403d14 <taskCamera+0x138>
		{
			for (uint16_t i = 0; i< size; i++){
  403c6e:	2300      	movs	r3, #0
  403c70:	81fb      	strh	r3, [r7, #14]
  403c72:	e009      	b.n	403c88 <taskCamera+0xac>
				printf("%02x ",recvBuf[i]);
  403c74:	89fb      	ldrh	r3, [r7, #14]
  403c76:	4a3e      	ldr	r2, [pc, #248]	; (403d70 <taskCamera+0x194>)
  403c78:	5cd3      	ldrb	r3, [r2, r3]
  403c7a:	4619      	mov	r1, r3
  403c7c:	4844      	ldr	r0, [pc, #272]	; (403d90 <taskCamera+0x1b4>)
  403c7e:	4b3a      	ldr	r3, [pc, #232]	; (403d68 <taskCamera+0x18c>)
  403c80:	4798      	blx	r3
		vPortExitCritical();
		printf("Receive data len=%d\r\n",size);

		if (cameraSendState < CAMERA_STATE_READ_DATA)
		{
			for (uint16_t i = 0; i< size; i++){
  403c82:	89fb      	ldrh	r3, [r7, #14]
  403c84:	3301      	adds	r3, #1
  403c86:	81fb      	strh	r3, [r7, #14]
  403c88:	89fa      	ldrh	r2, [r7, #14]
  403c8a:	68bb      	ldr	r3, [r7, #8]
  403c8c:	429a      	cmp	r2, r3
  403c8e:	d3f1      	bcc.n	403c74 <taskCamera+0x98>
				printf("%02x ",recvBuf[i]);
			}
			printf("\r\n");
  403c90:	4840      	ldr	r0, [pc, #256]	; (403d94 <taskCamera+0x1b8>)
  403c92:	4b35      	ldr	r3, [pc, #212]	; (403d68 <taskCamera+0x18c>)
  403c94:	4798      	blx	r3
			if (recvBuf[0] == 0x8e)
  403c96:	4b36      	ldr	r3, [pc, #216]	; (403d70 <taskCamera+0x194>)
  403c98:	781b      	ldrb	r3, [r3, #0]
  403c9a:	2b8e      	cmp	r3, #142	; 0x8e
  403c9c:	d1c2      	bne.n	403c24 <taskCamera+0x48>
			{
				if (recvBuf[1] == 0x01)// ACK frame
  403c9e:	4b34      	ldr	r3, [pc, #208]	; (403d70 <taskCamera+0x194>)
  403ca0:	785b      	ldrb	r3, [r3, #1]
  403ca2:	2b01      	cmp	r3, #1
  403ca4:	d119      	bne.n	403cda <taskCamera+0xfe>
				{
					if (recvBuf[2] == 0x00)
  403ca6:	4b32      	ldr	r3, [pc, #200]	; (403d70 <taskCamera+0x194>)
  403ca8:	789b      	ldrb	r3, [r3, #2]
  403caa:	2b00      	cmp	r3, #0
  403cac:	d1ba      	bne.n	403c24 <taskCamera+0x48>
					{
						if (cameraSendState == CAMERA_STATE_INIT)
  403cae:	4b37      	ldr	r3, [pc, #220]	; (403d8c <taskCamera+0x1b0>)
  403cb0:	781b      	ldrb	r3, [r3, #0]
  403cb2:	2b00      	cmp	r3, #0
  403cb4:	d106      	bne.n	403cc4 <taskCamera+0xe8>
						{
							printf("ACK frame init OK\r\n");
  403cb6:	4838      	ldr	r0, [pc, #224]	; (403d98 <taskCamera+0x1bc>)
  403cb8:	4b2b      	ldr	r3, [pc, #172]	; (403d68 <taskCamera+0x18c>)
  403cba:	4798      	blx	r3
							CameraPictureSnapshotReq(0x00);
  403cbc:	2000      	movs	r0, #0
  403cbe:	4b37      	ldr	r3, [pc, #220]	; (403d9c <taskCamera+0x1c0>)
  403cc0:	4798      	blx	r3
  403cc2:	e7af      	b.n	403c24 <taskCamera+0x48>
						} else if (cameraSendState == CAMERA_STATE_GET_SNAPSHOT) {
  403cc4:	4b31      	ldr	r3, [pc, #196]	; (403d8c <taskCamera+0x1b0>)
  403cc6:	781b      	ldrb	r3, [r3, #0]
  403cc8:	2b01      	cmp	r3, #1
  403cca:	d1ab      	bne.n	403c24 <taskCamera+0x48>
							printf("ACK frame get snapshot OK\r\n");
  403ccc:	4834      	ldr	r0, [pc, #208]	; (403da0 <taskCamera+0x1c4>)
  403cce:	4b26      	ldr	r3, [pc, #152]	; (403d68 <taskCamera+0x18c>)
  403cd0:	4798      	blx	r3
							CameraPictureBlockReq(0);
  403cd2:	2000      	movs	r0, #0
  403cd4:	4b33      	ldr	r3, [pc, #204]	; (403da4 <taskCamera+0x1c8>)
  403cd6:	4798      	blx	r3
  403cd8:	e7a4      	b.n	403c24 <taskCamera+0x48>
						}
					}
				}
				else if (recvBuf[1] == 0x02) { // Data frame
  403cda:	4b25      	ldr	r3, [pc, #148]	; (403d70 <taskCamera+0x194>)
  403cdc:	785b      	ldrb	r3, [r3, #1]
  403cde:	2b02      	cmp	r3, #2
  403ce0:	d1a0      	bne.n	403c24 <taskCamera+0x48>
					if (size == 6) {
  403ce2:	68bb      	ldr	r3, [r7, #8]
  403ce4:	2b06      	cmp	r3, #6
  403ce6:	d19d      	bne.n	403c24 <taskCamera+0x48>
						pictureData.dataLength = (((char)recvBuf[ 4 ]) << 8) | (char)recvBuf[ 5 ];
  403ce8:	4b21      	ldr	r3, [pc, #132]	; (403d70 <taskCamera+0x194>)
  403cea:	791b      	ldrb	r3, [r3, #4]
  403cec:	021b      	lsls	r3, r3, #8
  403cee:	b21a      	sxth	r2, r3
  403cf0:	4b1f      	ldr	r3, [pc, #124]	; (403d70 <taskCamera+0x194>)
  403cf2:	795b      	ldrb	r3, [r3, #5]
  403cf4:	b21b      	sxth	r3, r3
  403cf6:	4313      	orrs	r3, r2
  403cf8:	b21b      	sxth	r3, r3
  403cfa:	b29a      	uxth	r2, r3
  403cfc:	4b2a      	ldr	r3, [pc, #168]	; (403da8 <taskCamera+0x1cc>)
  403cfe:	801a      	strh	r2, [r3, #0]
						printf("Get data block is OK size=%d\r\n", pictureData.dataLength);
  403d00:	4b29      	ldr	r3, [pc, #164]	; (403da8 <taskCamera+0x1cc>)
  403d02:	881b      	ldrh	r3, [r3, #0]
  403d04:	4619      	mov	r1, r3
  403d06:	4829      	ldr	r0, [pc, #164]	; (403dac <taskCamera+0x1d0>)
  403d08:	4b17      	ldr	r3, [pc, #92]	; (403d68 <taskCamera+0x18c>)
  403d0a:	4798      	blx	r3
						cameraSendState = CAMERA_STATE_READ_DATA;
  403d0c:	4b1f      	ldr	r3, [pc, #124]	; (403d8c <taskCamera+0x1b0>)
  403d0e:	2202      	movs	r2, #2
  403d10:	701a      	strb	r2, [r3, #0]
  403d12:	e787      	b.n	403c24 <taskCamera+0x48>
					}
				}// end Data frame
			}// if ==8e
		} else { // if <CAMERA_STATE_READ_DATA
			if (size < pictureData.dataLength) {
  403d14:	4b24      	ldr	r3, [pc, #144]	; (403da8 <taskCamera+0x1cc>)
  403d16:	881b      	ldrh	r3, [r3, #0]
  403d18:	461a      	mov	r2, r3
  403d1a:	68bb      	ldr	r3, [r7, #8]
  403d1c:	429a      	cmp	r2, r3
  403d1e:	d903      	bls.n	403d28 <taskCamera+0x14c>
				printf("This block data is not full\r\n");
  403d20:	4823      	ldr	r0, [pc, #140]	; (403db0 <taskCamera+0x1d4>)
  403d22:	4b11      	ldr	r3, [pc, #68]	; (403d68 <taskCamera+0x18c>)
  403d24:	4798      	blx	r3
  403d26:	e77d      	b.n	403c24 <taskCamera+0x48>
			} else {
				memset(pictureData.picture_buff, 0, sizeof(pictureData.picture_buff));
  403d28:	f241 0201 	movw	r2, #4097	; 0x1001
  403d2c:	2100      	movs	r1, #0
  403d2e:	4821      	ldr	r0, [pc, #132]	; (403db4 <taskCamera+0x1d8>)
  403d30:	4b10      	ldr	r3, [pc, #64]	; (403d74 <taskCamera+0x198>)
  403d32:	4798      	blx	r3
				memcpy(pictureData.picture_buff, recvBuf, pictureData.dataLength);
  403d34:	4b1c      	ldr	r3, [pc, #112]	; (403da8 <taskCamera+0x1cc>)
  403d36:	881b      	ldrh	r3, [r3, #0]
  403d38:	461a      	mov	r2, r3
  403d3a:	490d      	ldr	r1, [pc, #52]	; (403d70 <taskCamera+0x194>)
  403d3c:	481d      	ldr	r0, [pc, #116]	; (403db4 <taskCamera+0x1d8>)
  403d3e:	4b1e      	ldr	r3, [pc, #120]	; (403db8 <taskCamera+0x1dc>)
  403d40:	4798      	blx	r3
				printf("send data block out\r\n");
  403d42:	481e      	ldr	r0, [pc, #120]	; (403dbc <taskCamera+0x1e0>)
  403d44:	4b08      	ldr	r3, [pc, #32]	; (403d68 <taskCamera+0x18c>)
  403d46:	4798      	blx	r3
				send_camera_block();
  403d48:	4b1d      	ldr	r3, [pc, #116]	; (403dc0 <taskCamera+0x1e4>)
  403d4a:	4798      	blx	r3
			}
		}
	}// for loop
  403d4c:	e76a      	b.n	403c24 <taskCamera+0x48>
  403d4e:	bf00      	nop
  403d50:	00403ea1 	.word	0x00403ea1
  403d54:	00405e29 	.word	0x00405e29
  403d58:	00401e59 	.word	0x00401e59
  403d5c:	200195a8 	.word	0x200195a8
  403d60:	00401ef5 	.word	0x00401ef5
  403d64:	0040db44 	.word	0x0040db44
  403d68:	0040a671 	.word	0x0040a671
  403d6c:	0040212d 	.word	0x0040212d
  403d70:	2001b0cc 	.word	0x2001b0cc
  403d74:	0040adc1 	.word	0x0040adc1
  403d78:	004019b1 	.word	0x004019b1
  403d7c:	004050d9 	.word	0x004050d9
  403d80:	004051d9 	.word	0x004051d9
  403d84:	004019d1 	.word	0x004019d1
  403d88:	0040db7c 	.word	0x0040db7c
  403d8c:	200195ac 	.word	0x200195ac
  403d90:	0040db34 	.word	0x0040db34
  403d94:	0040db94 	.word	0x0040db94
  403d98:	0040db98 	.word	0x0040db98
  403d9c:	004039bd 	.word	0x004039bd
  403da0:	0040dbac 	.word	0x0040dbac
  403da4:	00403a8d 	.word	0x00403a8d
  403da8:	2001a0c8 	.word	0x2001a0c8
  403dac:	0040dbc8 	.word	0x0040dbc8
  403db0:	0040dbe8 	.word	0x0040dbe8
  403db4:	2001a0ca 	.word	0x2001a0ca
  403db8:	0040ac8d 	.word	0x0040ac8d
  403dbc:	0040dc08 	.word	0x0040dc08
  403dc0:	00403b99 	.word	0x00403b99

00403dc4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403dc4:	b480      	push	{r7}
  403dc6:	b08b      	sub	sp, #44	; 0x2c
  403dc8:	af00      	add	r7, sp, #0
  403dca:	6078      	str	r0, [r7, #4]
  403dcc:	460b      	mov	r3, r1
  403dce:	70fb      	strb	r3, [r7, #3]
  403dd0:	687b      	ldr	r3, [r7, #4]
  403dd2:	627b      	str	r3, [r7, #36]	; 0x24
  403dd4:	78fb      	ldrb	r3, [r7, #3]
  403dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403ddc:	61fb      	str	r3, [r7, #28]
  403dde:	69fb      	ldr	r3, [r7, #28]
  403de0:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403de2:	69bb      	ldr	r3, [r7, #24]
  403de4:	095b      	lsrs	r3, r3, #5
  403de6:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403de8:	697b      	ldr	r3, [r7, #20]
  403dea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403dee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403df2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403df4:	613b      	str	r3, [r7, #16]

	if (level) {
  403df6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403dfa:	2b00      	cmp	r3, #0
  403dfc:	d009      	beq.n	403e12 <ioport_set_pin_level+0x4e>
  403dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403e00:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403e02:	68fb      	ldr	r3, [r7, #12]
  403e04:	f003 031f 	and.w	r3, r3, #31
  403e08:	2201      	movs	r2, #1
  403e0a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403e0c:	693b      	ldr	r3, [r7, #16]
  403e0e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  403e10:	e008      	b.n	403e24 <ioport_set_pin_level+0x60>
  403e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403e14:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403e16:	68bb      	ldr	r3, [r7, #8]
  403e18:	f003 031f 	and.w	r3, r3, #31
  403e1c:	2201      	movs	r2, #1
  403e1e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403e20:	693b      	ldr	r3, [r7, #16]
  403e22:	635a      	str	r2, [r3, #52]	; 0x34
  403e24:	bf00      	nop
  403e26:	372c      	adds	r7, #44	; 0x2c
  403e28:	46bd      	mov	sp, r7
  403e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e2e:	4770      	bx	lr

00403e30 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  403e30:	b480      	push	{r7}
  403e32:	b08b      	sub	sp, #44	; 0x2c
  403e34:	af00      	add	r7, sp, #0
  403e36:	6078      	str	r0, [r7, #4]
  403e38:	687b      	ldr	r3, [r7, #4]
  403e3a:	627b      	str	r3, [r7, #36]	; 0x24
  403e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403e3e:	623b      	str	r3, [r7, #32]
  403e40:	6a3b      	ldr	r3, [r7, #32]
  403e42:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403e44:	69fb      	ldr	r3, [r7, #28]
  403e46:	095b      	lsrs	r3, r3, #5
  403e48:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403e4a:	69bb      	ldr	r3, [r7, #24]
  403e4c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403e50:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403e54:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  403e56:	617b      	str	r3, [r7, #20]
  403e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403e5a:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403e5c:	693b      	ldr	r3, [r7, #16]
  403e5e:	f003 031f 	and.w	r3, r3, #31
  403e62:	2201      	movs	r2, #1
  403e64:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  403e68:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403e6a:	697b      	ldr	r3, [r7, #20]
  403e6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  403e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403e70:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403e72:	68bb      	ldr	r3, [r7, #8]
  403e74:	f003 031f 	and.w	r3, r3, #31
  403e78:	2101      	movs	r1, #1
  403e7a:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  403e7e:	4013      	ands	r3, r2
  403e80:	2b00      	cmp	r3, #0
  403e82:	d003      	beq.n	403e8c <ioport_toggle_pin_level+0x5c>
		port->PIO_CODR = mask;
  403e84:	697b      	ldr	r3, [r7, #20]
  403e86:	68fa      	ldr	r2, [r7, #12]
  403e88:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
  403e8a:	e002      	b.n	403e92 <ioport_toggle_pin_level+0x62>
	} else {
		port->PIO_SODR = mask;
  403e8c:	697b      	ldr	r3, [r7, #20]
  403e8e:	68fa      	ldr	r2, [r7, #12]
  403e90:	631a      	str	r2, [r3, #48]	; 0x30
  403e92:	bf00      	nop
  403e94:	372c      	adds	r7, #44	; 0x2c
  403e96:	46bd      	mov	sp, r7
  403e98:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e9c:	4770      	bx	lr
  403e9e:	bf00      	nop

00403ea0 <ui_init>:
/**
 * \name Main user interface functions
 * @{
 */
void ui_init(void)
{
  403ea0:	b480      	push	{r7}
  403ea2:	af00      	add	r7, sp, #0
	/* Initialize LEDs */
	//LED_Off(LED0);
	//LED_On(LED0);
}
  403ea4:	bf00      	nop
  403ea6:	46bd      	mov	sp, r7
  403ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eac:	4770      	bx	lr
  403eae:	bf00      	nop

00403eb0 <ui_usb_connection_event>:
void ui_usb_vbus_error(void)
{
}

void ui_usb_connection_event(uhc_device_t *dev, bool b_present)
{
  403eb0:	b580      	push	{r7, lr}
  403eb2:	b082      	sub	sp, #8
  403eb4:	af00      	add	r7, sp, #0
  403eb6:	6078      	str	r0, [r7, #4]
  403eb8:	460b      	mov	r3, r1
  403eba:	70fb      	strb	r3, [r7, #3]
	UNUSED(dev);
	if (!b_present) {
  403ebc:	78fb      	ldrb	r3, [r7, #3]
  403ebe:	f083 0301 	eor.w	r3, r3, #1
  403ec2:	b2db      	uxtb	r3, r3
  403ec4:	2b00      	cmp	r3, #0
  403ec6:	d006      	beq.n	403ed6 <ui_usb_connection_event+0x26>
		LED_On(LED0);
  403ec8:	2101      	movs	r1, #1
  403eca:	201e      	movs	r0, #30
  403ecc:	4b04      	ldr	r3, [pc, #16]	; (403ee0 <ui_usb_connection_event+0x30>)
  403ece:	4798      	blx	r3
		ui_enum_status = UHC_ENUM_DISCONNECT;
  403ed0:	4b04      	ldr	r3, [pc, #16]	; (403ee4 <ui_usb_connection_event+0x34>)
  403ed2:	2207      	movs	r2, #7
  403ed4:	701a      	strb	r2, [r3, #0]
	}
}
  403ed6:	bf00      	nop
  403ed8:	3708      	adds	r7, #8
  403eda:	46bd      	mov	sp, r7
  403edc:	bd80      	pop	{r7, pc}
  403ede:	bf00      	nop
  403ee0:	00403dc5 	.word	0x00403dc5
  403ee4:	2000011c 	.word	0x2000011c

00403ee8 <ui_usb_enum_event>:

void ui_usb_enum_event(uhc_device_t *dev, uhc_enum_status_t status)
{
  403ee8:	b580      	push	{r7, lr}
  403eea:	b084      	sub	sp, #16
  403eec:	af00      	add	r7, sp, #0
  403eee:	6078      	str	r0, [r7, #4]
  403ef0:	460b      	mov	r3, r1
  403ef2:	70fb      	strb	r3, [r7, #3]
	ui_enum_status = status;
  403ef4:	4a1e      	ldr	r2, [pc, #120]	; (403f70 <ui_usb_enum_event+0x88>)
  403ef6:	78fb      	ldrb	r3, [r7, #3]
  403ef8:	7013      	strb	r3, [r2, #0]
	switch (dev->speed) {
  403efa:	687b      	ldr	r3, [r7, #4]
  403efc:	7cdb      	ldrb	r3, [r3, #19]
  403efe:	2b01      	cmp	r3, #1
  403f00:	d008      	beq.n	403f14 <ui_usb_enum_event+0x2c>
  403f02:	2b02      	cmp	r3, #2
  403f04:	d10e      	bne.n	403f24 <ui_usb_enum_event+0x3c>
	case UHD_SPEED_HIGH:
		ui_device_speed_blink = 50;//250;
  403f06:	4b1b      	ldr	r3, [pc, #108]	; (403f74 <ui_usb_enum_event+0x8c>)
  403f08:	2232      	movs	r2, #50	; 0x32
  403f0a:	801a      	strh	r2, [r3, #0]
		printf("it is a high speed device\r\n");
  403f0c:	481a      	ldr	r0, [pc, #104]	; (403f78 <ui_usb_enum_event+0x90>)
  403f0e:	4b1b      	ldr	r3, [pc, #108]	; (403f7c <ui_usb_enum_event+0x94>)
  403f10:	4798      	blx	r3
		break;
  403f12:	e00f      	b.n	403f34 <ui_usb_enum_event+0x4c>
	case UHD_SPEED_FULL:
		ui_device_speed_blink = 1000;
  403f14:	4b17      	ldr	r3, [pc, #92]	; (403f74 <ui_usb_enum_event+0x8c>)
  403f16:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403f1a:	801a      	strh	r2, [r3, #0]
		printf("it is a full speed device\r\n");
  403f1c:	4818      	ldr	r0, [pc, #96]	; (403f80 <ui_usb_enum_event+0x98>)
  403f1e:	4b17      	ldr	r3, [pc, #92]	; (403f7c <ui_usb_enum_event+0x94>)
  403f20:	4798      	blx	r3
		break;
  403f22:	e007      	b.n	403f34 <ui_usb_enum_event+0x4c>
	case UHD_SPEED_LOW:
	default:
		ui_device_speed_blink = 2000;//1000;
  403f24:	4b13      	ldr	r3, [pc, #76]	; (403f74 <ui_usb_enum_event+0x8c>)
  403f26:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  403f2a:	801a      	strh	r2, [r3, #0]
		printf("it is a low speed device\r\n");
  403f2c:	4815      	ldr	r0, [pc, #84]	; (403f84 <ui_usb_enum_event+0x9c>)
  403f2e:	4b13      	ldr	r3, [pc, #76]	; (403f7c <ui_usb_enum_event+0x94>)
  403f30:	4798      	blx	r3
		break;
  403f32:	bf00      	nop
	}
	if (ui_enum_status == UHC_ENUM_SUCCESS) {
  403f34:	4b0e      	ldr	r3, [pc, #56]	; (403f70 <ui_usb_enum_event+0x88>)
  403f36:	781b      	ldrb	r3, [r3, #0]
  403f38:	2b00      	cmp	r3, #0
  403f3a:	d115      	bne.n	403f68 <ui_usb_enum_event+0x80>
		/* USB Device CDC connected
		   Open and configure UART and USB CDC ports */
		usb_cdc_line_coding_t cfg = {
  403f3c:	4a12      	ldr	r2, [pc, #72]	; (403f88 <ui_usb_enum_event+0xa0>)
  403f3e:	f107 0308 	add.w	r3, r7, #8
  403f42:	6810      	ldr	r0, [r2, #0]
  403f44:	6018      	str	r0, [r3, #0]
  403f46:	8891      	ldrh	r1, [r2, #4]
  403f48:	7992      	ldrb	r2, [r2, #6]
  403f4a:	8099      	strh	r1, [r3, #4]
  403f4c:	719a      	strb	r2, [r3, #6]
			.dwDTERate   = CPU_TO_LE32(115200),
			.bCharFormat = CDC_STOP_BITS_1,
			.bParityType = CDC_PAR_NONE,
			.bDataBits   = 8,
		};
		uart_open();
  403f4e:	4b0f      	ldr	r3, [pc, #60]	; (403f8c <ui_usb_enum_event+0xa4>)
  403f50:	4798      	blx	r3
		uart_config(&cfg);
  403f52:	f107 0308 	add.w	r3, r7, #8
  403f56:	4618      	mov	r0, r3
  403f58:	4b0d      	ldr	r3, [pc, #52]	; (403f90 <ui_usb_enum_event+0xa8>)
  403f5a:	4798      	blx	r3
		uhi_cdc_open(0, &cfg);
  403f5c:	f107 0308 	add.w	r3, r7, #8
  403f60:	4619      	mov	r1, r3
  403f62:	2000      	movs	r0, #0
  403f64:	4b0b      	ldr	r3, [pc, #44]	; (403f94 <ui_usb_enum_event+0xac>)
  403f66:	4798      	blx	r3
	}
}
  403f68:	bf00      	nop
  403f6a:	3710      	adds	r7, #16
  403f6c:	46bd      	mov	sp, r7
  403f6e:	bd80      	pop	{r7, pc}
  403f70:	2000011c 	.word	0x2000011c
  403f74:	200195bc 	.word	0x200195bc
  403f78:	0040dc20 	.word	0x0040dc20
  403f7c:	0040a671 	.word	0x0040a671
  403f80:	0040dc3c 	.word	0x0040dc3c
  403f84:	0040dc58 	.word	0x0040dc58
  403f88:	0040dc74 	.word	0x0040dc74
  403f8c:	0040a285 	.word	0x0040a285
  403f90:	0040a175 	.word	0x0040a175
  403f94:	00405059 	.word	0x00405059

00403f98 <ui_usb_wakeup_event>:

void ui_usb_wakeup_event(void)
{
  403f98:	b480      	push	{r7}
  403f9a:	af00      	add	r7, sp, #0
}
  403f9c:	bf00      	nop
  403f9e:	46bd      	mov	sp, r7
  403fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fa4:	4770      	bx	lr
  403fa6:	bf00      	nop

00403fa8 <ui_usb_sof_event>:

void ui_usb_sof_event(void)
{
  403fa8:	b580      	push	{r7, lr}
  403faa:	af00      	add	r7, sp, #0
	static uint16_t counter_sof = 0;

	if (ui_enum_status == UHC_ENUM_SUCCESS) {
  403fac:	4b0f      	ldr	r3, [pc, #60]	; (403fec <ui_usb_sof_event+0x44>)
  403fae:	781b      	ldrb	r3, [r3, #0]
  403fb0:	2b00      	cmp	r3, #0
  403fb2:	d118      	bne.n	403fe6 <ui_usb_sof_event+0x3e>
		/* Display device enumerated and in active mode */
		if (++counter_sof > ui_device_speed_blink) {
  403fb4:	4b0e      	ldr	r3, [pc, #56]	; (403ff0 <ui_usb_sof_event+0x48>)
  403fb6:	881b      	ldrh	r3, [r3, #0]
  403fb8:	3301      	adds	r3, #1
  403fba:	b29a      	uxth	r2, r3
  403fbc:	4b0c      	ldr	r3, [pc, #48]	; (403ff0 <ui_usb_sof_event+0x48>)
  403fbe:	801a      	strh	r2, [r3, #0]
  403fc0:	4b0b      	ldr	r3, [pc, #44]	; (403ff0 <ui_usb_sof_event+0x48>)
  403fc2:	881a      	ldrh	r2, [r3, #0]
  403fc4:	4b0b      	ldr	r3, [pc, #44]	; (403ff4 <ui_usb_sof_event+0x4c>)
  403fc6:	881b      	ldrh	r3, [r3, #0]
  403fc8:	429a      	cmp	r2, r3
  403fca:	d90c      	bls.n	403fe6 <ui_usb_sof_event+0x3e>
			counter_sof = 0;
  403fcc:	4b08      	ldr	r3, [pc, #32]	; (403ff0 <ui_usb_sof_event+0x48>)
  403fce:	2200      	movs	r2, #0
  403fd0:	801a      	strh	r2, [r3, #0]
			if (!ui_data_transfer) {
  403fd2:	4b09      	ldr	r3, [pc, #36]	; (403ff8 <ui_usb_sof_event+0x50>)
  403fd4:	781b      	ldrb	r3, [r3, #0]
  403fd6:	f083 0301 	eor.w	r3, r3, #1
  403fda:	b2db      	uxtb	r3, r3
  403fdc:	2b00      	cmp	r3, #0
  403fde:	d002      	beq.n	403fe6 <ui_usb_sof_event+0x3e>
				LED_Toggle(LED0);
  403fe0:	201e      	movs	r0, #30
  403fe2:	4b06      	ldr	r3, [pc, #24]	; (403ffc <ui_usb_sof_event+0x54>)
  403fe4:	4798      	blx	r3
			}
		}
	}
}
  403fe6:	bf00      	nop
  403fe8:	bd80      	pop	{r7, pc}
  403fea:	bf00      	nop
  403fec:	2000011c 	.word	0x2000011c
  403ff0:	200195c0 	.word	0x200195c0
  403ff4:	200195bc 	.word	0x200195bc
  403ff8:	200195be 	.word	0x200195be
  403ffc:	00403e31 	.word	0x00403e31

00404000 <ui_com_rx_start>:

void ui_com_rx_start(void)
{
  404000:	b580      	push	{r7, lr}
  404002:	af00      	add	r7, sp, #0
	ui_data_transfer = true;
  404004:	4b05      	ldr	r3, [pc, #20]	; (40401c <ui_com_rx_start+0x1c>)
  404006:	2201      	movs	r2, #1
  404008:	701a      	strb	r2, [r3, #0]
	printf("ui_com_rx_start\r\n");
  40400a:	4805      	ldr	r0, [pc, #20]	; (404020 <ui_com_rx_start+0x20>)
  40400c:	4b05      	ldr	r3, [pc, #20]	; (404024 <ui_com_rx_start+0x24>)
  40400e:	4798      	blx	r3
	LED_On(LED0);
  404010:	2101      	movs	r1, #1
  404012:	201e      	movs	r0, #30
  404014:	4b04      	ldr	r3, [pc, #16]	; (404028 <ui_com_rx_start+0x28>)
  404016:	4798      	blx	r3
}
  404018:	bf00      	nop
  40401a:	bd80      	pop	{r7, pc}
  40401c:	200195be 	.word	0x200195be
  404020:	0040dc7c 	.word	0x0040dc7c
  404024:	0040a671 	.word	0x0040a671
  404028:	00403dc5 	.word	0x00403dc5

0040402c <ui_com_rx_stop>:

void ui_com_rx_stop(void)
{
  40402c:	b480      	push	{r7}
  40402e:	af00      	add	r7, sp, #0
	ui_data_transfer = false;
  404030:	4b03      	ldr	r3, [pc, #12]	; (404040 <ui_com_rx_stop+0x14>)
  404032:	2200      	movs	r2, #0
  404034:	701a      	strb	r2, [r3, #0]
}
  404036:	bf00      	nop
  404038:	46bd      	mov	sp, r7
  40403a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40403e:	4770      	bx	lr
  404040:	200195be 	.word	0x200195be

00404044 <ui_com_tx_start>:

void ui_com_tx_start(void)
{
  404044:	b580      	push	{r7, lr}
  404046:	af00      	add	r7, sp, #0
	ui_data_transfer = true;
  404048:	4b05      	ldr	r3, [pc, #20]	; (404060 <ui_com_tx_start+0x1c>)
  40404a:	2201      	movs	r2, #1
  40404c:	701a      	strb	r2, [r3, #0]
	printf("ui_com_tx_start\r\n");
  40404e:	4805      	ldr	r0, [pc, #20]	; (404064 <ui_com_tx_start+0x20>)
  404050:	4b05      	ldr	r3, [pc, #20]	; (404068 <ui_com_tx_start+0x24>)
  404052:	4798      	blx	r3
	LED_On(LED0);
  404054:	2101      	movs	r1, #1
  404056:	201e      	movs	r0, #30
  404058:	4b04      	ldr	r3, [pc, #16]	; (40406c <ui_com_tx_start+0x28>)
  40405a:	4798      	blx	r3
}
  40405c:	bf00      	nop
  40405e:	bd80      	pop	{r7, pc}
  404060:	200195be 	.word	0x200195be
  404064:	0040dc90 	.word	0x0040dc90
  404068:	0040a671 	.word	0x0040a671
  40406c:	00403dc5 	.word	0x00403dc5

00404070 <ui_com_tx_stop>:

void ui_com_tx_stop(void)
{
  404070:	b480      	push	{r7}
  404072:	af00      	add	r7, sp, #0
	ui_data_transfer = false;
  404074:	4b03      	ldr	r3, [pc, #12]	; (404084 <ui_com_tx_stop+0x14>)
  404076:	2200      	movs	r2, #0
  404078:	701a      	strb	r2, [r3, #0]
}
  40407a:	bf00      	nop
  40407c:	46bd      	mov	sp, r7
  40407e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404082:	4770      	bx	lr
  404084:	200195be 	.word	0x200195be

00404088 <ui_com_error>:

void ui_com_error(void)
{
  404088:	b480      	push	{r7}
  40408a:	af00      	add	r7, sp, #0
}
  40408c:	bf00      	nop
  40408e:	46bd      	mov	sp, r7
  404090:	f85d 7b04 	ldr.w	r7, [sp], #4
  404094:	4770      	bx	lr
  404096:	bf00      	nop

00404098 <ui_com_overflow>:

void ui_com_overflow(void)
{
  404098:	b480      	push	{r7}
  40409a:	af00      	add	r7, sp, #0
}
  40409c:	bf00      	nop
  40409e:	46bd      	mov	sp, r7
  4040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040a4:	4770      	bx	lr
  4040a6:	bf00      	nop

004040a8 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4040a8:	b580      	push	{r7, lr}
  4040aa:	b082      	sub	sp, #8
  4040ac:	af00      	add	r7, sp, #0
  4040ae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4040b0:	687b      	ldr	r3, [r7, #4]
  4040b2:	2b07      	cmp	r3, #7
  4040b4:	d831      	bhi.n	40411a <osc_enable+0x72>
  4040b6:	a201      	add	r2, pc, #4	; (adr r2, 4040bc <osc_enable+0x14>)
  4040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4040bc:	00404119 	.word	0x00404119
  4040c0:	004040dd 	.word	0x004040dd
  4040c4:	004040e5 	.word	0x004040e5
  4040c8:	004040ed 	.word	0x004040ed
  4040cc:	004040f5 	.word	0x004040f5
  4040d0:	004040fd 	.word	0x004040fd
  4040d4:	00404105 	.word	0x00404105
  4040d8:	0040410f 	.word	0x0040410f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4040dc:	2000      	movs	r0, #0
  4040de:	4b11      	ldr	r3, [pc, #68]	; (404124 <osc_enable+0x7c>)
  4040e0:	4798      	blx	r3
		break;
  4040e2:	e01a      	b.n	40411a <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4040e4:	2001      	movs	r0, #1
  4040e6:	4b0f      	ldr	r3, [pc, #60]	; (404124 <osc_enable+0x7c>)
  4040e8:	4798      	blx	r3
		break;
  4040ea:	e016      	b.n	40411a <osc_enable+0x72>


	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4040ec:	2000      	movs	r0, #0
  4040ee:	4b0e      	ldr	r3, [pc, #56]	; (404128 <osc_enable+0x80>)
  4040f0:	4798      	blx	r3
		break;
  4040f2:	e012      	b.n	40411a <osc_enable+0x72>

	case OSC_MAINCK_16M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_16_MHz);
  4040f4:	2010      	movs	r0, #16
  4040f6:	4b0c      	ldr	r3, [pc, #48]	; (404128 <osc_enable+0x80>)
  4040f8:	4798      	blx	r3
		break;
  4040fa:	e00e      	b.n	40411a <osc_enable+0x72>

	case OSC_MAINCK_24M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_24_MHz);
  4040fc:	2020      	movs	r0, #32
  4040fe:	4b0a      	ldr	r3, [pc, #40]	; (404128 <osc_enable+0x80>)
  404100:	4798      	blx	r3
		break;
  404102:	e00a      	b.n	40411a <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  404104:	213e      	movs	r1, #62	; 0x3e
  404106:	2000      	movs	r0, #0
  404108:	4b08      	ldr	r3, [pc, #32]	; (40412c <osc_enable+0x84>)
  40410a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40410c:	e005      	b.n	40411a <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40410e:	213e      	movs	r1, #62	; 0x3e
  404110:	2001      	movs	r0, #1
  404112:	4b06      	ldr	r3, [pc, #24]	; (40412c <osc_enable+0x84>)
  404114:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  404116:	e000      	b.n	40411a <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  404118:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40411a:	bf00      	nop
  40411c:	3708      	adds	r7, #8
  40411e:	46bd      	mov	sp, r7
  404120:	bd80      	pop	{r7, pc}
  404122:	bf00      	nop
  404124:	004068f9 	.word	0x004068f9
  404128:	00406965 	.word	0x00406965
  40412c:	004069d5 	.word	0x004069d5

00404130 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  404130:	b580      	push	{r7, lr}
  404132:	b082      	sub	sp, #8
  404134:	af00      	add	r7, sp, #0
  404136:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  404138:	687b      	ldr	r3, [r7, #4]
  40413a:	2b07      	cmp	r3, #7
  40413c:	d826      	bhi.n	40418c <osc_is_ready+0x5c>
  40413e:	a201      	add	r2, pc, #4	; (adr r2, 404144 <osc_is_ready+0x14>)
  404140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404144:	00404165 	.word	0x00404165
  404148:	00404169 	.word	0x00404169
  40414c:	00404169 	.word	0x00404169
  404150:	0040417b 	.word	0x0040417b
  404154:	0040417b 	.word	0x0040417b
  404158:	0040417b 	.word	0x0040417b
  40415c:	0040417b 	.word	0x0040417b
  404160:	0040417b 	.word	0x0040417b
	case OSC_SLCK_32K_RC:
		return 1;
  404164:	2301      	movs	r3, #1
  404166:	e012      	b.n	40418e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  404168:	4b0b      	ldr	r3, [pc, #44]	; (404198 <osc_is_ready+0x68>)
  40416a:	4798      	blx	r3
  40416c:	4603      	mov	r3, r0
  40416e:	2b00      	cmp	r3, #0
  404170:	bf14      	ite	ne
  404172:	2301      	movne	r3, #1
  404174:	2300      	moveq	r3, #0
  404176:	b2db      	uxtb	r3, r3
  404178:	e009      	b.n	40418e <osc_is_ready+0x5e>
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_16M_RC:
	case OSC_MAINCK_24M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40417a:	4b08      	ldr	r3, [pc, #32]	; (40419c <osc_is_ready+0x6c>)
  40417c:	4798      	blx	r3
  40417e:	4603      	mov	r3, r0
  404180:	2b00      	cmp	r3, #0
  404182:	bf14      	ite	ne
  404184:	2301      	movne	r3, #1
  404186:	2300      	moveq	r3, #0
  404188:	b2db      	uxtb	r3, r3
  40418a:	e000      	b.n	40418e <osc_is_ready+0x5e>
	}

	return 0;
  40418c:	2300      	movs	r3, #0
}
  40418e:	4618      	mov	r0, r3
  404190:	3708      	adds	r7, #8
  404192:	46bd      	mov	sp, r7
  404194:	bd80      	pop	{r7, pc}
  404196:	bf00      	nop
  404198:	00406931 	.word	0x00406931
  40419c:	00406a4d 	.word	0x00406a4d

004041a0 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4041a0:	b480      	push	{r7}
  4041a2:	b083      	sub	sp, #12
  4041a4:	af00      	add	r7, sp, #0
  4041a6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4041a8:	687b      	ldr	r3, [r7, #4]
  4041aa:	2b07      	cmp	r3, #7
  4041ac:	d825      	bhi.n	4041fa <osc_get_rate+0x5a>
  4041ae:	a201      	add	r2, pc, #4	; (adr r2, 4041b4 <osc_get_rate+0x14>)
  4041b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4041b4:	004041d5 	.word	0x004041d5
  4041b8:	004041db 	.word	0x004041db
  4041bc:	004041e1 	.word	0x004041e1
  4041c0:	004041e7 	.word	0x004041e7
  4041c4:	004041eb 	.word	0x004041eb
  4041c8:	004041ef 	.word	0x004041ef
  4041cc:	004041f3 	.word	0x004041f3
  4041d0:	004041f7 	.word	0x004041f7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4041d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4041d8:	e010      	b.n	4041fc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4041da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4041de:	e00d      	b.n	4041fc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4041e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4041e4:	e00a      	b.n	4041fc <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4041e6:	4b08      	ldr	r3, [pc, #32]	; (404208 <osc_get_rate+0x68>)
  4041e8:	e008      	b.n	4041fc <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  4041ea:	4b08      	ldr	r3, [pc, #32]	; (40420c <osc_get_rate+0x6c>)
  4041ec:	e006      	b.n	4041fc <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  4041ee:	4b08      	ldr	r3, [pc, #32]	; (404210 <osc_get_rate+0x70>)
  4041f0:	e004      	b.n	4041fc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4041f2:	2300      	movs	r3, #0
  4041f4:	e002      	b.n	4041fc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4041f6:	2300      	movs	r3, #0
  4041f8:	e000      	b.n	4041fc <osc_get_rate+0x5c>
#endif
	}

	return 0;
  4041fa:	2300      	movs	r3, #0
}
  4041fc:	4618      	mov	r0, r3
  4041fe:	370c      	adds	r7, #12
  404200:	46bd      	mov	sp, r7
  404202:	f85d 7b04 	ldr.w	r7, [sp], #4
  404206:	4770      	bx	lr
  404208:	007a1200 	.word	0x007a1200
  40420c:	00f42400 	.word	0x00f42400
  404210:	016e3600 	.word	0x016e3600

00404214 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  404214:	b580      	push	{r7, lr}
  404216:	b082      	sub	sp, #8
  404218:	af00      	add	r7, sp, #0
  40421a:	4603      	mov	r3, r0
  40421c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40421e:	bf00      	nop
  404220:	79fb      	ldrb	r3, [r7, #7]
  404222:	4618      	mov	r0, r3
  404224:	4b05      	ldr	r3, [pc, #20]	; (40423c <osc_wait_ready+0x28>)
  404226:	4798      	blx	r3
  404228:	4603      	mov	r3, r0
  40422a:	f083 0301 	eor.w	r3, r3, #1
  40422e:	b2db      	uxtb	r3, r3
  404230:	2b00      	cmp	r3, #0
  404232:	d1f5      	bne.n	404220 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  404234:	bf00      	nop
  404236:	3708      	adds	r7, #8
  404238:	46bd      	mov	sp, r7
  40423a:	bd80      	pop	{r7, pc}
  40423c:	00404131 	.word	0x00404131

00404240 <pll_config_init>:
 * \note The SAMG PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  404240:	b580      	push	{r7, lr}
  404242:	b086      	sub	sp, #24
  404244:	af00      	add	r7, sp, #0
  404246:	60f8      	str	r0, [r7, #12]
  404248:	607a      	str	r2, [r7, #4]
  40424a:	603b      	str	r3, [r7, #0]
  40424c:	460b      	mov	r3, r1
  40424e:	72fb      	strb	r3, [r7, #11]

	Assert(e_src < PLL_NR_SOURCES);
	Assert(ul_div < 2);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  404250:	7afb      	ldrb	r3, [r7, #11]
  404252:	4618      	mov	r0, r3
  404254:	4b0d      	ldr	r3, [pc, #52]	; (40428c <pll_config_init+0x4c>)
  404256:	4798      	blx	r3
  404258:	4602      	mov	r2, r0
  40425a:	687b      	ldr	r3, [r7, #4]
  40425c:	fbb2 f3f3 	udiv	r3, r2, r3
  404260:	617b      	str	r3, [r7, #20]

	vco_hz *= ul_mul;
  404262:	697b      	ldr	r3, [r7, #20]
  404264:	683a      	ldr	r2, [r7, #0]
  404266:	fb02 f303 	mul.w	r3, r2, r3
  40426a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= (PLL_OUTPUT_MIN_HZ - (PLL_OUTPUT_MIN_HZ >> 6)));
	Assert(vco_hz <= (PLL_OUTPUT_MAX_HZ + (PLL_OUTPUT_MAX_HZ >> 6)));

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_PLLAEN(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40426c:	683b      	ldr	r3, [r7, #0]
  40426e:	3b01      	subs	r3, #1
  404270:	041a      	lsls	r2, r3, #16
  404272:	4b07      	ldr	r3, [pc, #28]	; (404290 <pll_config_init+0x50>)
  404274:	4013      	ands	r3, r2
  404276:	687a      	ldr	r2, [r7, #4]
  404278:	b2d2      	uxtb	r2, r2
  40427a:	4313      	orrs	r3, r2
  40427c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  404280:	68fb      	ldr	r3, [r7, #12]
  404282:	601a      	str	r2, [r3, #0]
}
  404284:	bf00      	nop
  404286:	3718      	adds	r7, #24
  404288:	46bd      	mov	sp, r7
  40428a:	bd80      	pop	{r7, pc}
  40428c:	004041a1 	.word	0x004041a1
  404290:	1fff0000 	.word	0x1fff0000

00404294 <pll_enable>:
#endif
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  404294:	b580      	push	{r7, lr}
  404296:	b082      	sub	sp, #8
  404298:	af00      	add	r7, sp, #0
  40429a:	6078      	str	r0, [r7, #4]
  40429c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40429e:	683b      	ldr	r3, [r7, #0]
  4042a0:	2b00      	cmp	r3, #0
  4042a2:	d106      	bne.n	4042b2 <pll_enable+0x1e>
		pmc_disable_pllack(); // Always stop PLL first!
  4042a4:	4b08      	ldr	r3, [pc, #32]	; (4042c8 <pll_enable+0x34>)
  4042a6:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  4042a8:	4a08      	ldr	r2, [pc, #32]	; (4042cc <pll_enable+0x38>)
  4042aa:	687b      	ldr	r3, [r7, #4]
  4042ac:	681b      	ldr	r3, [r3, #0]
  4042ae:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck(); // Always stop PLL first!
		PMC->CKGR_PLLBR = p_cfg->ctrl;
#endif
	}
}
  4042b0:	e005      	b.n	4042be <pll_enable+0x2a>
	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = p_cfg->ctrl;
#if SAMG55
	} else {
		pmc_disable_pllbck(); // Always stop PLL first!
  4042b2:	4b07      	ldr	r3, [pc, #28]	; (4042d0 <pll_enable+0x3c>)
  4042b4:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4042b6:	4a05      	ldr	r2, [pc, #20]	; (4042cc <pll_enable+0x38>)
  4042b8:	687b      	ldr	r3, [r7, #4]
  4042ba:	681b      	ldr	r3, [r3, #0]
  4042bc:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif
	}
}
  4042be:	bf00      	nop
  4042c0:	3708      	adds	r7, #8
  4042c2:	46bd      	mov	sp, r7
  4042c4:	bd80      	pop	{r7, pc}
  4042c6:	bf00      	nop
  4042c8:	00406a69 	.word	0x00406a69
  4042cc:	400e0400 	.word	0x400e0400
  4042d0:	00406a9d 	.word	0x00406a9d

004042d4 <pll_is_locked>:
#endif
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4042d4:	b580      	push	{r7, lr}
  4042d6:	b082      	sub	sp, #8
  4042d8:	af00      	add	r7, sp, #0
  4042da:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4042dc:	687b      	ldr	r3, [r7, #4]
  4042de:	2b00      	cmp	r3, #0
  4042e0:	d103      	bne.n	4042ea <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4042e2:	4b08      	ldr	r3, [pc, #32]	; (404304 <pll_is_locked+0x30>)
  4042e4:	4798      	blx	r3
  4042e6:	4603      	mov	r3, r0
  4042e8:	e007      	b.n	4042fa <pll_is_locked+0x26>
#if SAMG55
	} else if (ul_pll_id == PLLB_ID) {
  4042ea:	687b      	ldr	r3, [r7, #4]
  4042ec:	2b01      	cmp	r3, #1
  4042ee:	d103      	bne.n	4042f8 <pll_is_locked+0x24>
		return pmc_is_locked_pllbck();
  4042f0:	4b05      	ldr	r3, [pc, #20]	; (404308 <pll_is_locked+0x34>)
  4042f2:	4798      	blx	r3
  4042f4:	4603      	mov	r3, r0
  4042f6:	e000      	b.n	4042fa <pll_is_locked+0x26>
#endif
	} else {
		return 0;
  4042f8:	2300      	movs	r3, #0
	}
}
  4042fa:	4618      	mov	r0, r3
  4042fc:	3708      	adds	r7, #8
  4042fe:	46bd      	mov	sp, r7
  404300:	bd80      	pop	{r7, pc}
  404302:	bf00      	nop
  404304:	00406a81 	.word	0x00406a81
  404308:	00406ab5 	.word	0x00406ab5

0040430c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40430c:	b580      	push	{r7, lr}
  40430e:	b082      	sub	sp, #8
  404310:	af00      	add	r7, sp, #0
  404312:	4603      	mov	r3, r0
  404314:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  404316:	79fb      	ldrb	r3, [r7, #7]
  404318:	3300      	adds	r3, #0
  40431a:	2b01      	cmp	r3, #1
  40431c:	d808      	bhi.n	404330 <pll_enable_source+0x24>
	case PLL_SRC_SLCK_RC:
	case PLL_SRC_SLCK_XTAL:
		osc_enable(e_src);
  40431e:	79fb      	ldrb	r3, [r7, #7]
  404320:	4618      	mov	r0, r3
  404322:	4b06      	ldr	r3, [pc, #24]	; (40433c <pll_enable_source+0x30>)
  404324:	4798      	blx	r3
		osc_wait_ready(e_src);
  404326:	79fb      	ldrb	r3, [r7, #7]
  404328:	4618      	mov	r0, r3
  40432a:	4b05      	ldr	r3, [pc, #20]	; (404340 <pll_enable_source+0x34>)
  40432c:	4798      	blx	r3
		break;
  40432e:	e000      	b.n	404332 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  404330:	bf00      	nop
	}
}
  404332:	bf00      	nop
  404334:	3708      	adds	r7, #8
  404336:	46bd      	mov	sp, r7
  404338:	bd80      	pop	{r7, pc}
  40433a:	bf00      	nop
  40433c:	004040a9 	.word	0x004040a9
  404340:	00404215 	.word	0x00404215

00404344 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  404344:	b580      	push	{r7, lr}
  404346:	b082      	sub	sp, #8
  404348:	af00      	add	r7, sp, #0
  40434a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40434c:	bf00      	nop
  40434e:	6878      	ldr	r0, [r7, #4]
  404350:	4b04      	ldr	r3, [pc, #16]	; (404364 <pll_wait_for_lock+0x20>)
  404352:	4798      	blx	r3
  404354:	4603      	mov	r3, r0
  404356:	2b00      	cmp	r3, #0
  404358:	d0f9      	beq.n	40434e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40435a:	2300      	movs	r3, #0
}
  40435c:	4618      	mov	r0, r3
  40435e:	3708      	adds	r7, #8
  404360:	46bd      	mov	sp, r7
  404362:	bd80      	pop	{r7, pc}
  404364:	004042d5 	.word	0x004042d5

00404368 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404368:	b580      	push	{r7, lr}
  40436a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40436c:	2001      	movs	r0, #1
  40436e:	4b04      	ldr	r3, [pc, #16]	; (404380 <sysclk_get_main_hz+0x18>)
  404370:	4798      	blx	r3
  404372:	4602      	mov	r2, r0
  404374:	f640 3372 	movw	r3, #2930	; 0xb72
  404378:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40437c:	4618      	mov	r0, r3
  40437e:	bd80      	pop	{r7, pc}
  404380:	004041a1 	.word	0x004041a1

00404384 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  404384:	b580      	push	{r7, lr}
  404386:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404388:	4b02      	ldr	r3, [pc, #8]	; (404394 <sysclk_get_cpu_hz+0x10>)
  40438a:	4798      	blx	r3
  40438c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40438e:	4618      	mov	r0, r3
  404390:	bd80      	pop	{r7, pc}
  404392:	bf00      	nop
  404394:	00404369 	.word	0x00404369

00404398 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  404398:	b590      	push	{r4, r7, lr}
  40439a:	b083      	sub	sp, #12
  40439c:	af00      	add	r7, sp, #0

#ifdef CONFIG_PLL1_SOURCE
	if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_PLL1) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL1_SOURCE);
  40439e:	2001      	movs	r0, #1
  4043a0:	4b0c      	ldr	r3, [pc, #48]	; (4043d4 <sysclk_enable_usb+0x3c>)
  4043a2:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 1);
  4043a4:	4638      	mov	r0, r7
  4043a6:	f240 53b9 	movw	r3, #1465	; 0x5b9
  4043aa:	2201      	movs	r2, #1
  4043ac:	2101      	movs	r1, #1
  4043ae:	4c0a      	ldr	r4, [pc, #40]	; (4043d8 <sysclk_enable_usb+0x40>)
  4043b0:	47a0      	blx	r4
		pll_enable(&pllcfg, 1);
  4043b2:	463b      	mov	r3, r7
  4043b4:	2101      	movs	r1, #1
  4043b6:	4618      	mov	r0, r3
  4043b8:	4b08      	ldr	r3, [pc, #32]	; (4043dc <sysclk_enable_usb+0x44>)
  4043ba:	4798      	blx	r3
		pll_wait_for_lock(1);
  4043bc:	2001      	movs	r0, #1
  4043be:	4b08      	ldr	r3, [pc, #32]	; (4043e0 <sysclk_enable_usb+0x48>)
  4043c0:	4798      	blx	r3
#ifdef UHD_ENABLE
		pmc_switch_uhpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  4043c2:	2000      	movs	r0, #0
  4043c4:	4b07      	ldr	r3, [pc, #28]	; (4043e4 <sysclk_enable_usb+0x4c>)
  4043c6:	4798      	blx	r3
		pmc_enable_uhpck();
  4043c8:	4b07      	ldr	r3, [pc, #28]	; (4043e8 <sysclk_enable_usb+0x50>)
  4043ca:	4798      	blx	r3
#else
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
		pmc_enable_udpck();
#endif
		return;
  4043cc:	bf00      	nop
	}
#endif
}
  4043ce:	370c      	adds	r7, #12
  4043d0:	46bd      	mov	sp, r7
  4043d2:	bd90      	pop	{r4, r7, pc}
  4043d4:	0040430d 	.word	0x0040430d
  4043d8:	00404241 	.word	0x00404241
  4043dc:	00404295 	.word	0x00404295
  4043e0:	00404345 	.word	0x00404345
  4043e4:	00406bfd 	.word	0x00406bfd
  4043e8:	00406c25 	.word	0x00406c25

004043ec <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  4043ec:	b590      	push	{r4, r7, lr}
  4043ee:	b0a7      	sub	sp, #156	; 0x9c
  4043f0:	af02      	add	r7, sp, #8
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4043f2:	4821      	ldr	r0, [pc, #132]	; (404478 <sysclk_init+0x8c>)
  4043f4:	4b21      	ldr	r3, [pc, #132]	; (40447c <sysclk_init+0x90>)
  4043f6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4043f8:	2001      	movs	r0, #1
  4043fa:	4b21      	ldr	r3, [pc, #132]	; (404480 <sysclk_init+0x94>)
  4043fc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4043fe:	f107 0008 	add.w	r0, r7, #8
  404402:	f640 3372 	movw	r3, #2930	; 0xb72
  404406:	2201      	movs	r2, #1
  404408:	2101      	movs	r1, #1
  40440a:	4c1e      	ldr	r4, [pc, #120]	; (404484 <sysclk_init+0x98>)
  40440c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40440e:	f107 0308 	add.w	r3, r7, #8
  404412:	2100      	movs	r1, #0
  404414:	4618      	mov	r0, r3
  404416:	4b1c      	ldr	r3, [pc, #112]	; (404488 <sysclk_init+0x9c>)
  404418:	4798      	blx	r3
		pll_wait_for_lock(0);
  40441a:	2000      	movs	r0, #0
  40441c:	4b1b      	ldr	r3, [pc, #108]	; (40448c <sysclk_init+0xa0>)
  40441e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  404420:	2000      	movs	r0, #0
  404422:	4b1b      	ldr	r3, [pc, #108]	; (404490 <sysclk_init+0xa4>)
  404424:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  404426:	4b1b      	ldr	r3, [pc, #108]	; (404494 <sysclk_init+0xa8>)
  404428:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40442a:	4b1b      	ldr	r3, [pc, #108]	; (404498 <sysclk_init+0xac>)
  40442c:	4798      	blx	r3
  40442e:	4603      	mov	r3, r0
  404430:	4618      	mov	r0, r3
  404432:	4b12      	ldr	r3, [pc, #72]	; (40447c <sysclk_init+0x90>)
  404434:	4798      	blx	r3
	}
#endif

#if SAMG55
	/* Set the trim value when system run near 120M */
	if ((SystemCoreClock <= (CHIP_FREQ_CPU_MAX + (CHIP_FREQ_CPU_MAX >> 3))) &&
  404436:	4b19      	ldr	r3, [pc, #100]	; (40449c <sysclk_init+0xb0>)
  404438:	681b      	ldr	r3, [r3, #0]
  40443a:	4a19      	ldr	r2, [pc, #100]	; (4044a0 <sysclk_init+0xb4>)
  40443c:	4293      	cmp	r3, r2
  40443e:	d817      	bhi.n	404470 <sysclk_init+0x84>
	(SystemCoreClock >= (CHIP_FREQ_CPU_MAX - (CHIP_FREQ_CPU_MAX >> 3)))) {
  404440:	4b16      	ldr	r3, [pc, #88]	; (40449c <sysclk_init+0xb0>)
  404442:	681b      	ldr	r3, [r3, #0]
	}
#endif

#if SAMG55
	/* Set the trim value when system run near 120M */
	if ((SystemCoreClock <= (CHIP_FREQ_CPU_MAX + (CHIP_FREQ_CPU_MAX >> 3))) &&
  404444:	4a17      	ldr	r2, [pc, #92]	; (4044a4 <sysclk_init+0xb8>)
  404446:	4293      	cmp	r3, r2
  404448:	d912      	bls.n	404470 <sysclk_init+0x84>
	(SystemCoreClock >= (CHIP_FREQ_CPU_MAX - (CHIP_FREQ_CPU_MAX >> 3)))) {
		/* Get the trim value from unique ID area */
		efc_perform_read_sequence(EFC, EFC_FCMD_STUI, EFC_FCMD_SPUI,
  40444a:	f107 020c 	add.w	r2, r7, #12
  40444e:	2320      	movs	r3, #32
  404450:	9300      	str	r3, [sp, #0]
  404452:	4613      	mov	r3, r2
  404454:	220f      	movs	r2, #15
  404456:	210e      	movs	r1, #14
  404458:	4813      	ldr	r0, [pc, #76]	; (4044a8 <sysclk_init+0xbc>)
  40445a:	4c14      	ldr	r4, [pc, #80]	; (4044ac <sysclk_init+0xc0>)
  40445c:	47a0      	blx	r4
		unique_id, 32);

		trim_value = unique_id[16] & 0x0000FFFF;
  40445e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404460:	b29b      	uxth	r3, r3
  404462:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		supc_set_regulator_trim_user(SUPC, trim_value);
  404466:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
  40446a:	4811      	ldr	r0, [pc, #68]	; (4044b0 <sysclk_init+0xc4>)
  40446c:	4b11      	ldr	r3, [pc, #68]	; (4044b4 <sysclk_init+0xc8>)
  40446e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  404470:	bf00      	nop
  404472:	3794      	adds	r7, #148	; 0x94
  404474:	46bd      	mov	sp, r7
  404476:	bd90      	pop	{r4, r7, pc}
  404478:	07270e00 	.word	0x07270e00
  40447c:	00409099 	.word	0x00409099
  404480:	0040430d 	.word	0x0040430d
  404484:	00404241 	.word	0x00404241
  404488:	00404295 	.word	0x00404295
  40448c:	00404345 	.word	0x00404345
  404490:	00406875 	.word	0x00406875
  404494:	00408f71 	.word	0x00408f71
  404498:	00404385 	.word	0x00404385
  40449c:	20000134 	.word	0x20000134
  4044a0:	080befc0 	.word	0x080befc0
  4044a4:	06422c3f 	.word	0x06422c3f
  4044a8:	400e0a00 	.word	0x400e0a00
  4044ac:	2000000d 	.word	0x2000000d
  4044b0:	400e1410 	.word	0x400e1410
  4044b4:	00406c3d 	.word	0x00406c3d

004044b8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4044b8:	b480      	push	{r7}
  4044ba:	b083      	sub	sp, #12
  4044bc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4044be:	f3ef 8310 	mrs	r3, PRIMASK
  4044c2:	603b      	str	r3, [r7, #0]
  return(result);
  4044c4:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  4044c6:	2b00      	cmp	r3, #0
  4044c8:	bf0c      	ite	eq
  4044ca:	2301      	moveq	r3, #1
  4044cc:	2300      	movne	r3, #0
  4044ce:	b2db      	uxtb	r3, r3
  4044d0:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4044d2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4044d4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4044d8:	4b04      	ldr	r3, [pc, #16]	; (4044ec <cpu_irq_save+0x34>)
  4044da:	2200      	movs	r2, #0
  4044dc:	701a      	strb	r2, [r3, #0]
	return flags;
  4044de:	687b      	ldr	r3, [r7, #4]
}
  4044e0:	4618      	mov	r0, r3
  4044e2:	370c      	adds	r7, #12
  4044e4:	46bd      	mov	sp, r7
  4044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044ea:	4770      	bx	lr
  4044ec:	20000130 	.word	0x20000130

004044f0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4044f0:	b480      	push	{r7}
  4044f2:	b083      	sub	sp, #12
  4044f4:	af00      	add	r7, sp, #0
  4044f6:	6078      	str	r0, [r7, #4]
	return (flags);
  4044f8:	687b      	ldr	r3, [r7, #4]
  4044fa:	2b00      	cmp	r3, #0
  4044fc:	bf14      	ite	ne
  4044fe:	2301      	movne	r3, #1
  404500:	2300      	moveq	r3, #0
  404502:	b2db      	uxtb	r3, r3
}
  404504:	4618      	mov	r0, r3
  404506:	370c      	adds	r7, #12
  404508:	46bd      	mov	sp, r7
  40450a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40450e:	4770      	bx	lr

00404510 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  404510:	b580      	push	{r7, lr}
  404512:	b082      	sub	sp, #8
  404514:	af00      	add	r7, sp, #0
  404516:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  404518:	6878      	ldr	r0, [r7, #4]
  40451a:	4b07      	ldr	r3, [pc, #28]	; (404538 <cpu_irq_restore+0x28>)
  40451c:	4798      	blx	r3
  40451e:	4603      	mov	r3, r0
  404520:	2b00      	cmp	r3, #0
  404522:	d005      	beq.n	404530 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  404524:	4b05      	ldr	r3, [pc, #20]	; (40453c <cpu_irq_restore+0x2c>)
  404526:	2201      	movs	r2, #1
  404528:	701a      	strb	r2, [r3, #0]
  40452a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40452e:	b662      	cpsie	i
}
  404530:	bf00      	nop
  404532:	3708      	adds	r7, #8
  404534:	46bd      	mov	sp, r7
  404536:	bd80      	pop	{r7, pc}
  404538:	004044f1 	.word	0x004044f1
  40453c:	20000130 	.word	0x20000130

00404540 <uhi_cdc_install>:
 * \name Interface used by UHC module
 */
//@{

uhc_enum_status_t uhi_cdc_install(uhc_device_t* dev)
{
  404540:	b580      	push	{r7, lr}
  404542:	b088      	sub	sp, #32
  404544:	af00      	add	r7, sp, #0
  404546:	6078      	str	r0, [r7, #4]
	bool b_iface_comm, b_iface_data;
	uint16_t conf_desc_lgt;
	uint8_t port_num, i;
	usb_iface_desc_t *ptr_iface;
	uhi_cdc_port_t *ptr_port = NULL;
  404548:	2300      	movs	r3, #0
  40454a:	613b      	str	r3, [r7, #16]
	uhi_cdc_line_t *ptr_line;

	if (uhi_cdc_dev.dev != NULL) {
  40454c:	4ba1      	ldr	r3, [pc, #644]	; (4047d4 <uhi_cdc_install+0x294>)
  40454e:	681b      	ldr	r3, [r3, #0]
  404550:	2b00      	cmp	r3, #0
  404552:	d001      	beq.n	404558 <uhi_cdc_install+0x18>
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated
  404554:	2305      	movs	r3, #5
  404556:	e1f7      	b.n	404948 <uhi_cdc_install+0x408>
	}

	// Compute the number of port
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  404558:	687b      	ldr	r3, [r7, #4]
  40455a:	695b      	ldr	r3, [r3, #20]
  40455c:	789a      	ldrb	r2, [r3, #2]
  40455e:	78db      	ldrb	r3, [r3, #3]
  404560:	021b      	lsls	r3, r3, #8
  404562:	4313      	orrs	r3, r2
  404564:	83bb      	strh	r3, [r7, #28]
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  404566:	687b      	ldr	r3, [r7, #4]
  404568:	695b      	ldr	r3, [r3, #20]
  40456a:	617b      	str	r3, [r7, #20]
	uhi_cdc_dev.nb_port = 0;
  40456c:	4b99      	ldr	r3, [pc, #612]	; (4047d4 <uhi_cdc_install+0x294>)
  40456e:	2200      	movs	r2, #0
  404570:	731a      	strb	r2, [r3, #12]
	while (conf_desc_lgt) {
  404572:	e021      	b.n	4045b8 <uhi_cdc_install+0x78>
		if ((ptr_iface->bDescriptorType == USB_DT_INTERFACE)
  404574:	697b      	ldr	r3, [r7, #20]
  404576:	785b      	ldrb	r3, [r3, #1]
  404578:	2b04      	cmp	r3, #4
  40457a:	d111      	bne.n	4045a0 <uhi_cdc_install+0x60>
				&& (ptr_iface->bInterfaceClass == CDC_CLASS_COMM)
  40457c:	697b      	ldr	r3, [r7, #20]
  40457e:	795b      	ldrb	r3, [r3, #5]
  404580:	2b02      	cmp	r3, #2
  404582:	d10d      	bne.n	4045a0 <uhi_cdc_install+0x60>
				&& (ptr_iface->bInterfaceSubClass == CDC_SUBCLASS_ACM)
  404584:	697b      	ldr	r3, [r7, #20]
  404586:	799b      	ldrb	r3, [r3, #6]
  404588:	2b02      	cmp	r3, #2
  40458a:	d109      	bne.n	4045a0 <uhi_cdc_install+0x60>
				&& (ptr_iface->bInterfaceProtocol <= CDC_PROTOCOL_V25TER)) {
  40458c:	697b      	ldr	r3, [r7, #20]
  40458e:	79db      	ldrb	r3, [r3, #7]
  404590:	2b01      	cmp	r3, #1
  404592:	d805      	bhi.n	4045a0 <uhi_cdc_install+0x60>
			// New COM port has been found
			uhi_cdc_dev.nb_port++;
  404594:	4b8f      	ldr	r3, [pc, #572]	; (4047d4 <uhi_cdc_install+0x294>)
  404596:	7b1b      	ldrb	r3, [r3, #12]
  404598:	3301      	adds	r3, #1
  40459a:	b2da      	uxtb	r2, r3
  40459c:	4b8d      	ldr	r3, [pc, #564]	; (4047d4 <uhi_cdc_install+0x294>)
  40459e:	731a      	strb	r2, [r3, #12]
		}
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
  4045a0:	697b      	ldr	r3, [r7, #20]
  4045a2:	781b      	ldrb	r3, [r3, #0]
  4045a4:	b29b      	uxth	r3, r3
  4045a6:	8bba      	ldrh	r2, [r7, #28]
  4045a8:	1ad3      	subs	r3, r2, r3
  4045aa:	83bb      	strh	r3, [r7, #28]
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
  4045ac:	697b      	ldr	r3, [r7, #20]
  4045ae:	781b      	ldrb	r3, [r3, #0]
  4045b0:	461a      	mov	r2, r3
  4045b2:	697b      	ldr	r3, [r7, #20]
  4045b4:	4413      	add	r3, r2
  4045b6:	617b      	str	r3, [r7, #20]

	// Compute the number of port
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	uhi_cdc_dev.nb_port = 0;
	while (conf_desc_lgt) {
  4045b8:	8bbb      	ldrh	r3, [r7, #28]
  4045ba:	2b00      	cmp	r3, #0
  4045bc:	d1da      	bne.n	404574 <uhi_cdc_install+0x34>
		}
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
	}
	if (uhi_cdc_dev.nb_port == 0) {
  4045be:	4b85      	ldr	r3, [pc, #532]	; (4047d4 <uhi_cdc_install+0x294>)
  4045c0:	7b1b      	ldrb	r3, [r3, #12]
  4045c2:	2b00      	cmp	r3, #0
  4045c4:	d101      	bne.n	4045ca <uhi_cdc_install+0x8a>
		return UHC_ENUM_UNSUPPORTED; // No interface supported
  4045c6:	2301      	movs	r3, #1
  4045c8:	e1be      	b.n	404948 <uhi_cdc_install+0x408>
	}

	// Alloc port structures
	uhi_cdc_dev.port = malloc(uhi_cdc_dev.nb_port * sizeof(uhi_cdc_port_t));
  4045ca:	4b82      	ldr	r3, [pc, #520]	; (4047d4 <uhi_cdc_install+0x294>)
  4045cc:	7b1b      	ldrb	r3, [r3, #12]
  4045ce:	461a      	mov	r2, r3
  4045d0:	4613      	mov	r3, r2
  4045d2:	011b      	lsls	r3, r3, #4
  4045d4:	1a9b      	subs	r3, r3, r2
  4045d6:	009b      	lsls	r3, r3, #2
  4045d8:	4618      	mov	r0, r3
  4045da:	4b7f      	ldr	r3, [pc, #508]	; (4047d8 <uhi_cdc_install+0x298>)
  4045dc:	4798      	blx	r3
  4045de:	4603      	mov	r3, r0
  4045e0:	461a      	mov	r2, r3
  4045e2:	4b7c      	ldr	r3, [pc, #496]	; (4047d4 <uhi_cdc_install+0x294>)
  4045e4:	609a      	str	r2, [r3, #8]
	if (uhi_cdc_dev.port == NULL) {
  4045e6:	4b7b      	ldr	r3, [pc, #492]	; (4047d4 <uhi_cdc_install+0x294>)
  4045e8:	689b      	ldr	r3, [r3, #8]
  4045ea:	2b00      	cmp	r3, #0
  4045ec:	d101      	bne.n	4045f2 <uhi_cdc_install+0xb2>
		Assert(false);
		return UHC_ENUM_SOFTWARE_LIMIT;
  4045ee:	2305      	movs	r3, #5
  4045f0:	e1aa      	b.n	404948 <uhi_cdc_install+0x408>
	}
	// Initialize structure
	for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  4045f2:	2300      	movs	r3, #0
  4045f4:	76bb      	strb	r3, [r7, #26]
  4045f6:	e053      	b.n	4046a0 <uhi_cdc_install+0x160>
		uhi_cdc_dev.port[i].ep_comm_in = 0;
  4045f8:	4b76      	ldr	r3, [pc, #472]	; (4047d4 <uhi_cdc_install+0x294>)
  4045fa:	6899      	ldr	r1, [r3, #8]
  4045fc:	7eba      	ldrb	r2, [r7, #26]
  4045fe:	4613      	mov	r3, r2
  404600:	011b      	lsls	r3, r3, #4
  404602:	1a9b      	subs	r3, r3, r2
  404604:	009b      	lsls	r3, r3, #2
  404606:	440b      	add	r3, r1
  404608:	2200      	movs	r2, #0
  40460a:	725a      	strb	r2, [r3, #9]
		uhi_cdc_dev.port[i].iface_data = 0xFF;
  40460c:	4b71      	ldr	r3, [pc, #452]	; (4047d4 <uhi_cdc_install+0x294>)
  40460e:	6899      	ldr	r1, [r3, #8]
  404610:	7eba      	ldrb	r2, [r7, #26]
  404612:	4613      	mov	r3, r2
  404614:	011b      	lsls	r3, r3, #4
  404616:	1a9b      	subs	r3, r3, r2
  404618:	009b      	lsls	r3, r3, #2
  40461a:	440b      	add	r3, r1
  40461c:	22ff      	movs	r2, #255	; 0xff
  40461e:	721a      	strb	r2, [r3, #8]
		uhi_cdc_dev.port[i].line_rx.ep_data = 0;
  404620:	4b6c      	ldr	r3, [pc, #432]	; (4047d4 <uhi_cdc_install+0x294>)
  404622:	6899      	ldr	r1, [r3, #8]
  404624:	7eba      	ldrb	r2, [r7, #26]
  404626:	4613      	mov	r3, r2
  404628:	011b      	lsls	r3, r3, #4
  40462a:	1a9b      	subs	r3, r3, r2
  40462c:	009b      	lsls	r3, r3, #2
  40462e:	440b      	add	r3, r1
  404630:	2200      	movs	r2, #0
  404632:	731a      	strb	r2, [r3, #12]
		uhi_cdc_dev.port[i].line_rx.buffer[0].ptr = NULL;
  404634:	4b67      	ldr	r3, [pc, #412]	; (4047d4 <uhi_cdc_install+0x294>)
  404636:	6899      	ldr	r1, [r3, #8]
  404638:	7eba      	ldrb	r2, [r7, #26]
  40463a:	4613      	mov	r3, r2
  40463c:	011b      	lsls	r3, r3, #4
  40463e:	1a9b      	subs	r3, r3, r2
  404640:	009b      	lsls	r3, r3, #2
  404642:	440b      	add	r3, r1
  404644:	2200      	movs	r2, #0
  404646:	619a      	str	r2, [r3, #24]
		uhi_cdc_dev.port[i].line_rx.buffer[1].ptr = NULL;
  404648:	4b62      	ldr	r3, [pc, #392]	; (4047d4 <uhi_cdc_install+0x294>)
  40464a:	6899      	ldr	r1, [r3, #8]
  40464c:	7eba      	ldrb	r2, [r7, #26]
  40464e:	4613      	mov	r3, r2
  404650:	011b      	lsls	r3, r3, #4
  404652:	1a9b      	subs	r3, r3, r2
  404654:	009b      	lsls	r3, r3, #2
  404656:	440b      	add	r3, r1
  404658:	2200      	movs	r2, #0
  40465a:	621a      	str	r2, [r3, #32]
		uhi_cdc_dev.port[i].line_tx.ep_data = 0;
  40465c:	4b5d      	ldr	r3, [pc, #372]	; (4047d4 <uhi_cdc_install+0x294>)
  40465e:	6899      	ldr	r1, [r3, #8]
  404660:	7eba      	ldrb	r2, [r7, #26]
  404662:	4613      	mov	r3, r2
  404664:	011b      	lsls	r3, r3, #4
  404666:	1a9b      	subs	r3, r3, r2
  404668:	009b      	lsls	r3, r3, #2
  40466a:	440b      	add	r3, r1
  40466c:	2200      	movs	r2, #0
  40466e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		uhi_cdc_dev.port[i].line_tx.buffer[0].ptr = NULL;
  404672:	4b58      	ldr	r3, [pc, #352]	; (4047d4 <uhi_cdc_install+0x294>)
  404674:	6899      	ldr	r1, [r3, #8]
  404676:	7eba      	ldrb	r2, [r7, #26]
  404678:	4613      	mov	r3, r2
  40467a:	011b      	lsls	r3, r3, #4
  40467c:	1a9b      	subs	r3, r3, r2
  40467e:	009b      	lsls	r3, r3, #2
  404680:	440b      	add	r3, r1
  404682:	2200      	movs	r2, #0
  404684:	631a      	str	r2, [r3, #48]	; 0x30
		uhi_cdc_dev.port[i].line_tx.buffer[1].ptr = NULL;
  404686:	4b53      	ldr	r3, [pc, #332]	; (4047d4 <uhi_cdc_install+0x294>)
  404688:	6899      	ldr	r1, [r3, #8]
  40468a:	7eba      	ldrb	r2, [r7, #26]
  40468c:	4613      	mov	r3, r2
  40468e:	011b      	lsls	r3, r3, #4
  404690:	1a9b      	subs	r3, r3, r2
  404692:	009b      	lsls	r3, r3, #2
  404694:	440b      	add	r3, r1
  404696:	2200      	movs	r2, #0
  404698:	639a      	str	r2, [r3, #56]	; 0x38
	if (uhi_cdc_dev.port == NULL) {
		Assert(false);
		return UHC_ENUM_SOFTWARE_LIMIT;
	}
	// Initialize structure
	for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  40469a:	7ebb      	ldrb	r3, [r7, #26]
  40469c:	3301      	adds	r3, #1
  40469e:	76bb      	strb	r3, [r7, #26]
  4046a0:	4b4c      	ldr	r3, [pc, #304]	; (4047d4 <uhi_cdc_install+0x294>)
  4046a2:	7b1b      	ldrb	r3, [r3, #12]
  4046a4:	7eba      	ldrb	r2, [r7, #26]
  4046a6:	429a      	cmp	r2, r3
  4046a8:	d3a6      	bcc.n	4045f8 <uhi_cdc_install+0xb8>
		uhi_cdc_dev.port[i].line_tx.buffer[0].ptr = NULL;
		uhi_cdc_dev.port[i].line_tx.buffer[1].ptr = NULL;
	}

	// Fill port structures
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
  4046aa:	687b      	ldr	r3, [r7, #4]
  4046ac:	695b      	ldr	r3, [r3, #20]
  4046ae:	789a      	ldrb	r2, [r3, #2]
  4046b0:	78db      	ldrb	r3, [r3, #3]
  4046b2:	021b      	lsls	r3, r3, #8
  4046b4:	4313      	orrs	r3, r2
  4046b6:	83bb      	strh	r3, [r7, #28]
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
  4046b8:	687b      	ldr	r3, [r7, #4]
  4046ba:	695b      	ldr	r3, [r3, #20]
  4046bc:	617b      	str	r3, [r7, #20]
	b_iface_comm = false;
  4046be:	2300      	movs	r3, #0
  4046c0:	77fb      	strb	r3, [r7, #31]
	b_iface_data = false;
  4046c2:	2300      	movs	r3, #0
  4046c4:	77bb      	strb	r3, [r7, #30]
	port_num = 0;
  4046c6:	2300      	movs	r3, #0
  4046c8:	76fb      	strb	r3, [r7, #27]
	while (conf_desc_lgt) {
  4046ca:	e101      	b.n	4048d0 <uhi_cdc_install+0x390>
		switch (ptr_iface->bDescriptorType) {
  4046cc:	697b      	ldr	r3, [r7, #20]
  4046ce:	785b      	ldrb	r3, [r3, #1]
  4046d0:	2b05      	cmp	r3, #5
  4046d2:	d06c      	beq.n	4047ae <uhi_cdc_install+0x26e>
  4046d4:	2b24      	cmp	r3, #36	; 0x24
  4046d6:	d059      	beq.n	40478c <uhi_cdc_install+0x24c>
  4046d8:	2b04      	cmp	r3, #4
  4046da:	f040 80ed 	bne.w	4048b8 <uhi_cdc_install+0x378>

		case USB_DT_INTERFACE:
			if ((ptr_iface->bInterfaceClass == CDC_CLASS_COMM)
  4046de:	697b      	ldr	r3, [r7, #20]
  4046e0:	795b      	ldrb	r3, [r3, #5]
  4046e2:	2b02      	cmp	r3, #2
  4046e4:	d11a      	bne.n	40471c <uhi_cdc_install+0x1dc>
					&& (ptr_iface->bInterfaceSubClass == CDC_SUBCLASS_ACM)
  4046e6:	697b      	ldr	r3, [r7, #20]
  4046e8:	799b      	ldrb	r3, [r3, #6]
  4046ea:	2b02      	cmp	r3, #2
  4046ec:	d116      	bne.n	40471c <uhi_cdc_install+0x1dc>
					&& (ptr_iface->bInterfaceProtocol <= CDC_PROTOCOL_V25TER) ) {
  4046ee:	697b      	ldr	r3, [r7, #20]
  4046f0:	79db      	ldrb	r3, [r3, #7]
  4046f2:	2b01      	cmp	r3, #1
  4046f4:	d812      	bhi.n	40471c <uhi_cdc_install+0x1dc>
				// New Communication Class COM port has been found
				b_iface_comm = true;
  4046f6:	2301      	movs	r3, #1
  4046f8:	77fb      	strb	r3, [r7, #31]
				ptr_port = &uhi_cdc_dev.port[port_num++];
  4046fa:	4b36      	ldr	r3, [pc, #216]	; (4047d4 <uhi_cdc_install+0x294>)
  4046fc:	689a      	ldr	r2, [r3, #8]
  4046fe:	7efb      	ldrb	r3, [r7, #27]
  404700:	1c59      	adds	r1, r3, #1
  404702:	76f9      	strb	r1, [r7, #27]
  404704:	4619      	mov	r1, r3
  404706:	460b      	mov	r3, r1
  404708:	011b      	lsls	r3, r3, #4
  40470a:	1a5b      	subs	r3, r3, r1
  40470c:	009b      	lsls	r3, r3, #2
  40470e:	4413      	add	r3, r2
  404710:	613b      	str	r3, [r7, #16]
				ptr_port->iface_comm = ptr_iface->bInterfaceNumber;
  404712:	697b      	ldr	r3, [r7, #20]
  404714:	789a      	ldrb	r2, [r3, #2]
  404716:	693b      	ldr	r3, [r7, #16]
  404718:	71da      	strb	r2, [r3, #7]
  40471a:	e001      	b.n	404720 <uhi_cdc_install+0x1e0>
			} else {
				// Stop allocation endpoint(s)
				b_iface_comm = false;
  40471c:	2300      	movs	r3, #0
  40471e:	77fb      	strb	r3, [r7, #31]
			}
			if ((ptr_iface->bInterfaceClass == CDC_CLASS_DATA)
  404720:	697b      	ldr	r3, [r7, #20]
  404722:	795b      	ldrb	r3, [r3, #5]
  404724:	2b0a      	cmp	r3, #10
  404726:	d12d      	bne.n	404784 <uhi_cdc_install+0x244>
					&& (ptr_iface->bInterfaceSubClass == 0)
  404728:	697b      	ldr	r3, [r7, #20]
  40472a:	799b      	ldrb	r3, [r3, #6]
  40472c:	2b00      	cmp	r3, #0
  40472e:	d129      	bne.n	404784 <uhi_cdc_install+0x244>
					&& (ptr_iface->bInterfaceProtocol == 0) ) {
  404730:	697b      	ldr	r3, [r7, #20]
  404732:	79db      	ldrb	r3, [r3, #7]
  404734:	2b00      	cmp	r3, #0
  404736:	d125      	bne.n	404784 <uhi_cdc_install+0x244>
				for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  404738:	2300      	movs	r3, #0
  40473a:	76bb      	strb	r3, [r7, #26]
  40473c:	e01b      	b.n	404776 <uhi_cdc_install+0x236>
					ptr_port = &uhi_cdc_dev.port[i];
  40473e:	4b25      	ldr	r3, [pc, #148]	; (4047d4 <uhi_cdc_install+0x294>)
  404740:	6899      	ldr	r1, [r3, #8]
  404742:	7eba      	ldrb	r2, [r7, #26]
  404744:	4613      	mov	r3, r2
  404746:	011b      	lsls	r3, r3, #4
  404748:	1a9b      	subs	r3, r3, r2
  40474a:	009b      	lsls	r3, r3, #2
  40474c:	440b      	add	r3, r1
  40474e:	613b      	str	r3, [r7, #16]
					if (ptr_port->iface_data == 0xFF) {
  404750:	693b      	ldr	r3, [r7, #16]
  404752:	7a1b      	ldrb	r3, [r3, #8]
  404754:	2bff      	cmp	r3, #255	; 0xff
  404756:	d102      	bne.n	40475e <uhi_cdc_install+0x21e>
						b_iface_data = true;
  404758:	2301      	movs	r3, #1
  40475a:	77bb      	strb	r3, [r7, #30]
						break;
  40475c:	e011      	b.n	404782 <uhi_cdc_install+0x242>
					}
					else if (ptr_port->iface_data == ptr_iface->bInterfaceNumber) {
  40475e:	693b      	ldr	r3, [r7, #16]
  404760:	7a1a      	ldrb	r2, [r3, #8]
  404762:	697b      	ldr	r3, [r7, #20]
  404764:	789b      	ldrb	r3, [r3, #2]
  404766:	429a      	cmp	r2, r3
  404768:	d102      	bne.n	404770 <uhi_cdc_install+0x230>
						// New CDC DATA Class has been found
						// and correspond at a CDC COMM Class
						b_iface_data = true;
  40476a:	2301      	movs	r3, #1
  40476c:	77bb      	strb	r3, [r7, #30]
						break;
  40476e:	e008      	b.n	404782 <uhi_cdc_install+0x242>
				b_iface_comm = false;
			}
			if ((ptr_iface->bInterfaceClass == CDC_CLASS_DATA)
					&& (ptr_iface->bInterfaceSubClass == 0)
					&& (ptr_iface->bInterfaceProtocol == 0) ) {
				for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  404770:	7ebb      	ldrb	r3, [r7, #26]
  404772:	3301      	adds	r3, #1
  404774:	76bb      	strb	r3, [r7, #26]
  404776:	4b17      	ldr	r3, [pc, #92]	; (4047d4 <uhi_cdc_install+0x294>)
  404778:	7b1b      	ldrb	r3, [r3, #12]
  40477a:	7eba      	ldrb	r2, [r7, #26]
  40477c:	429a      	cmp	r2, r3
  40477e:	d3de      	bcc.n	40473e <uhi_cdc_install+0x1fe>
				ptr_port->iface_comm = ptr_iface->bInterfaceNumber;
			} else {
				// Stop allocation endpoint(s)
				b_iface_comm = false;
			}
			if ((ptr_iface->bInterfaceClass == CDC_CLASS_DATA)
  404780:	e003      	b.n	40478a <uhi_cdc_install+0x24a>
  404782:	e002      	b.n	40478a <uhi_cdc_install+0x24a>
						break;
					}
				}
			} else {
				// Stop allocation endpoint(s)
				b_iface_data = false;
  404784:	2300      	movs	r3, #0
  404786:	77bb      	strb	r3, [r7, #30]
			}
			break;
  404788:	e096      	b.n	4048b8 <uhi_cdc_install+0x378>
  40478a:	e095      	b.n	4048b8 <uhi_cdc_install+0x378>

		case CDC_CS_INTERFACE:
			if (!b_iface_comm) {
  40478c:	7ffb      	ldrb	r3, [r7, #31]
  40478e:	f083 0301 	eor.w	r3, r3, #1
  404792:	b2db      	uxtb	r3, r3
  404794:	2b00      	cmp	r3, #0
  404796:	f040 808a 	bne.w	4048ae <uhi_cdc_install+0x36e>
				break;
			}
			if (((usb_cdc_call_mgmt_desc_t*)ptr_iface)->bDescriptorSubtype == CDC_SCS_CALL_MGMT) {
  40479a:	697b      	ldr	r3, [r7, #20]
  40479c:	789b      	ldrb	r3, [r3, #2]
  40479e:	2b01      	cmp	r3, #1
  4047a0:	f040 8087 	bne.w	4048b2 <uhi_cdc_install+0x372>
				ptr_port->iface_data = ((usb_cdc_call_mgmt_desc_t*)ptr_iface)->bDataInterface;
  4047a4:	697b      	ldr	r3, [r7, #20]
  4047a6:	791a      	ldrb	r2, [r3, #4]
  4047a8:	693b      	ldr	r3, [r7, #16]
  4047aa:	721a      	strb	r2, [r3, #8]
			}
			break;
  4047ac:	e081      	b.n	4048b2 <uhi_cdc_install+0x372>

		case USB_DT_ENDPOINT:
			//  Allocation of the endpoint
			if (b_iface_comm) {
  4047ae:	7ffb      	ldrb	r3, [r7, #31]
  4047b0:	2b00      	cmp	r3, #0
  4047b2:	d01b      	beq.n	4047ec <uhi_cdc_install+0x2ac>
				Assert (((usb_ep_desc_t*)ptr_iface)->bmAttributes == USB_EP_TYPE_INTERRUPT);
				Assert (((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN);
				if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface)) {
  4047b4:	687b      	ldr	r3, [r7, #4]
  4047b6:	7c9b      	ldrb	r3, [r3, #18]
  4047b8:	6979      	ldr	r1, [r7, #20]
  4047ba:	4618      	mov	r0, r3
  4047bc:	4b07      	ldr	r3, [pc, #28]	; (4047dc <uhi_cdc_install+0x29c>)
  4047be:	4798      	blx	r3
  4047c0:	4603      	mov	r3, r0
  4047c2:	f083 0301 	eor.w	r3, r3, #1
  4047c6:	b2db      	uxtb	r3, r3
  4047c8:	2b00      	cmp	r3, #0
  4047ca:	d00b      	beq.n	4047e4 <uhi_cdc_install+0x2a4>
					uhi_cdc_free_device();
  4047cc:	4b04      	ldr	r3, [pc, #16]	; (4047e0 <uhi_cdc_install+0x2a0>)
  4047ce:	4798      	blx	r3
					return UHC_ENUM_HARDWARE_LIMIT; // Endpoint allocation fail
  4047d0:	2304      	movs	r3, #4
  4047d2:	e0b9      	b.n	404948 <uhi_cdc_install+0x408>
  4047d4:	200195c4 	.word	0x200195c4
  4047d8:	0040a699 	.word	0x0040a699
  4047dc:	00408609 	.word	0x00408609
  4047e0:	00404a31 	.word	0x00404a31
				}
				ptr_port->ep_comm_in = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
  4047e4:	697b      	ldr	r3, [r7, #20]
  4047e6:	789a      	ldrb	r2, [r3, #2]
  4047e8:	693b      	ldr	r3, [r7, #16]
  4047ea:	725a      	strb	r2, [r3, #9]
			}
			if (b_iface_data) {
  4047ec:	7fbb      	ldrb	r3, [r7, #30]
  4047ee:	2b00      	cmp	r3, #0
  4047f0:	d061      	beq.n	4048b6 <uhi_cdc_install+0x376>
				Assert (((usb_ep_desc_t*)ptr_iface)->bmAttributes == USB_EP_TYPE_BULK);
				if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface)) {
  4047f2:	687b      	ldr	r3, [r7, #4]
  4047f4:	7c9b      	ldrb	r3, [r3, #18]
  4047f6:	6979      	ldr	r1, [r7, #20]
  4047f8:	4618      	mov	r0, r3
  4047fa:	4b55      	ldr	r3, [pc, #340]	; (404950 <uhi_cdc_install+0x410>)
  4047fc:	4798      	blx	r3
  4047fe:	4603      	mov	r3, r0
  404800:	f083 0301 	eor.w	r3, r3, #1
  404804:	b2db      	uxtb	r3, r3
  404806:	2b00      	cmp	r3, #0
  404808:	d003      	beq.n	404812 <uhi_cdc_install+0x2d2>
					uhi_cdc_free_device();
  40480a:	4b52      	ldr	r3, [pc, #328]	; (404954 <uhi_cdc_install+0x414>)
  40480c:	4798      	blx	r3
					return UHC_ENUM_HARDWARE_LIMIT; // Endpoint allocation fail
  40480e:	2304      	movs	r3, #4
  404810:	e09a      	b.n	404948 <uhi_cdc_install+0x408>
				}

				if (((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN) {
  404812:	697b      	ldr	r3, [r7, #20]
  404814:	789b      	ldrb	r3, [r3, #2]
  404816:	b25b      	sxtb	r3, r3
  404818:	2b00      	cmp	r3, #0
  40481a:	da03      	bge.n	404824 <uhi_cdc_install+0x2e4>
					ptr_line = &ptr_port->line_rx;
  40481c:	693b      	ldr	r3, [r7, #16]
  40481e:	330c      	adds	r3, #12
  404820:	60fb      	str	r3, [r7, #12]
  404822:	e002      	b.n	40482a <uhi_cdc_install+0x2ea>
				} else {
					ptr_line = &ptr_port->line_tx;
  404824:	693b      	ldr	r3, [r7, #16]
  404826:	3324      	adds	r3, #36	; 0x24
  404828:	60fb      	str	r3, [r7, #12]
				}
				ptr_line->ep_data = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
  40482a:	697b      	ldr	r3, [r7, #20]
  40482c:	789a      	ldrb	r2, [r3, #2]
  40482e:	68fb      	ldr	r3, [r7, #12]
  404830:	701a      	strb	r2, [r3, #0]
				ptr_line->b_trans_ongoing = false;
  404832:	68fb      	ldr	r3, [r7, #12]
  404834:	2200      	movs	r2, #0
  404836:	705a      	strb	r2, [r3, #1]
				ptr_line->buf_sel = 0;
  404838:	68fb      	ldr	r3, [r7, #12]
  40483a:	2200      	movs	r2, #0
  40483c:	711a      	strb	r2, [r3, #4]

				// Allocate and initialize buffers
				uint16_t buf_size = Max( le16_to_cpu(
  40483e:	697b      	ldr	r3, [r7, #20]
  404840:	889b      	ldrh	r3, [r3, #4]
  404842:	b29b      	uxth	r3, r3
  404844:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
  404848:	bf38      	it	cc
  40484a:	f44f 53a0 	movcc.w	r3, #5120	; 0x1400
  40484e:	817b      	strh	r3, [r7, #10]
						UHI_CDC_BUFFER_SIZE );
				//uint16_t buf_size = Max( le16_to_cpu(
				//		((usb_ep_desc_t*)ptr_iface)->wMaxPacketSize),
				//		7+DATA_BLOCK );
						
				ptr_line->buffer_size = buf_size;
  404850:	68fb      	ldr	r3, [r7, #12]
  404852:	897a      	ldrh	r2, [r7, #10]
  404854:	80da      	strh	r2, [r3, #6]
				ptr_line->buffer[0].pos = 0;
  404856:	68fb      	ldr	r3, [r7, #12]
  404858:	2200      	movs	r2, #0
  40485a:	811a      	strh	r2, [r3, #8]
				ptr_line->buffer[0].nb = 0;
  40485c:	68fb      	ldr	r3, [r7, #12]
  40485e:	2200      	movs	r2, #0
  404860:	815a      	strh	r2, [r3, #10]
				ptr_line->buffer[0].ptr = malloc(buf_size);
  404862:	897b      	ldrh	r3, [r7, #10]
  404864:	4618      	mov	r0, r3
  404866:	4b3c      	ldr	r3, [pc, #240]	; (404958 <uhi_cdc_install+0x418>)
  404868:	4798      	blx	r3
  40486a:	4603      	mov	r3, r0
  40486c:	461a      	mov	r2, r3
  40486e:	68fb      	ldr	r3, [r7, #12]
  404870:	60da      	str	r2, [r3, #12]
				//ptr_line->buffer[0].ptr = pictureData.payload;//malloc(buf_size);
				if (ptr_line->buffer[0].ptr == NULL) {
  404872:	68fb      	ldr	r3, [r7, #12]
  404874:	68db      	ldr	r3, [r3, #12]
  404876:	2b00      	cmp	r3, #0
  404878:	d103      	bne.n	404882 <uhi_cdc_install+0x342>
					Assert(false);
					uhi_cdc_free_device();
  40487a:	4b36      	ldr	r3, [pc, #216]	; (404954 <uhi_cdc_install+0x414>)
  40487c:	4798      	blx	r3
					return UHC_ENUM_SOFTWARE_LIMIT;
  40487e:	2305      	movs	r3, #5
  404880:	e062      	b.n	404948 <uhi_cdc_install+0x408>
				}
				ptr_line->buffer[1].pos = 0;
  404882:	68fb      	ldr	r3, [r7, #12]
  404884:	2200      	movs	r2, #0
  404886:	821a      	strh	r2, [r3, #16]
				ptr_line->buffer[1].nb = 0;
  404888:	68fb      	ldr	r3, [r7, #12]
  40488a:	2200      	movs	r2, #0
  40488c:	825a      	strh	r2, [r3, #18]
				ptr_line->buffer[1].ptr = malloc(buf_size);
  40488e:	897b      	ldrh	r3, [r7, #10]
  404890:	4618      	mov	r0, r3
  404892:	4b31      	ldr	r3, [pc, #196]	; (404958 <uhi_cdc_install+0x418>)
  404894:	4798      	blx	r3
  404896:	4603      	mov	r3, r0
  404898:	461a      	mov	r2, r3
  40489a:	68fb      	ldr	r3, [r7, #12]
  40489c:	615a      	str	r2, [r3, #20]
				if (ptr_line->buffer[1].ptr == NULL) {
  40489e:	68fb      	ldr	r3, [r7, #12]
  4048a0:	695b      	ldr	r3, [r3, #20]
  4048a2:	2b00      	cmp	r3, #0
  4048a4:	d107      	bne.n	4048b6 <uhi_cdc_install+0x376>
					Assert(false);
					uhi_cdc_free_device();
  4048a6:	4b2b      	ldr	r3, [pc, #172]	; (404954 <uhi_cdc_install+0x414>)
  4048a8:	4798      	blx	r3
					return UHC_ENUM_SOFTWARE_LIMIT;
  4048aa:	2305      	movs	r3, #5
  4048ac:	e04c      	b.n	404948 <uhi_cdc_install+0x408>
			}
			break;

		case CDC_CS_INTERFACE:
			if (!b_iface_comm) {
				break;
  4048ae:	bf00      	nop
  4048b0:	e002      	b.n	4048b8 <uhi_cdc_install+0x378>
			}
			if (((usb_cdc_call_mgmt_desc_t*)ptr_iface)->bDescriptorSubtype == CDC_SCS_CALL_MGMT) {
				ptr_port->iface_data = ((usb_cdc_call_mgmt_desc_t*)ptr_iface)->bDataInterface;
			}
			break;
  4048b2:	bf00      	nop
  4048b4:	e000      	b.n	4048b8 <uhi_cdc_install+0x378>
					uhi_cdc_free_device();
					return UHC_ENUM_SOFTWARE_LIMIT;
				}

			}
			break;
  4048b6:	bf00      	nop

		}
		Assert(conf_desc_lgt >= ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
  4048b8:	697b      	ldr	r3, [r7, #20]
  4048ba:	781b      	ldrb	r3, [r3, #0]
  4048bc:	b29b      	uxth	r3, r3
  4048be:	8bba      	ldrh	r2, [r7, #28]
  4048c0:	1ad3      	subs	r3, r2, r3
  4048c2:	83bb      	strh	r3, [r7, #28]
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
  4048c4:	697b      	ldr	r3, [r7, #20]
  4048c6:	781b      	ldrb	r3, [r3, #0]
  4048c8:	461a      	mov	r2, r3
  4048ca:	697b      	ldr	r3, [r7, #20]
  4048cc:	4413      	add	r3, r2
  4048ce:	617b      	str	r3, [r7, #20]
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_comm = false;
	b_iface_data = false;
	port_num = 0;
	while (conf_desc_lgt) {
  4048d0:	8bbb      	ldrh	r3, [r7, #28]
  4048d2:	2b00      	cmp	r3, #0
  4048d4:	f47f aefa 	bne.w	4046cc <uhi_cdc_install+0x18c>
		conf_desc_lgt -= ptr_iface->bLength;
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
	}

	// Check installed ports
	for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  4048d8:	2300      	movs	r3, #0
  4048da:	76bb      	strb	r3, [r7, #26]
  4048dc:	e028      	b.n	404930 <uhi_cdc_install+0x3f0>
		if ((uhi_cdc_dev.port[i].ep_comm_in == 0)
  4048de:	4b1f      	ldr	r3, [pc, #124]	; (40495c <uhi_cdc_install+0x41c>)
  4048e0:	6899      	ldr	r1, [r3, #8]
  4048e2:	7eba      	ldrb	r2, [r7, #26]
  4048e4:	4613      	mov	r3, r2
  4048e6:	011b      	lsls	r3, r3, #4
  4048e8:	1a9b      	subs	r3, r3, r2
  4048ea:	009b      	lsls	r3, r3, #2
  4048ec:	440b      	add	r3, r1
  4048ee:	7a5b      	ldrb	r3, [r3, #9]
  4048f0:	2b00      	cmp	r3, #0
  4048f2:	d016      	beq.n	404922 <uhi_cdc_install+0x3e2>
				|| (uhi_cdc_dev.port[i].line_rx.ep_data == 0)
  4048f4:	4b19      	ldr	r3, [pc, #100]	; (40495c <uhi_cdc_install+0x41c>)
  4048f6:	6899      	ldr	r1, [r3, #8]
  4048f8:	7eba      	ldrb	r2, [r7, #26]
  4048fa:	4613      	mov	r3, r2
  4048fc:	011b      	lsls	r3, r3, #4
  4048fe:	1a9b      	subs	r3, r3, r2
  404900:	009b      	lsls	r3, r3, #2
  404902:	440b      	add	r3, r1
  404904:	7b1b      	ldrb	r3, [r3, #12]
  404906:	2b00      	cmp	r3, #0
  404908:	d00b      	beq.n	404922 <uhi_cdc_install+0x3e2>
				|| (uhi_cdc_dev.port[i].line_tx.ep_data == 0)) {
  40490a:	4b14      	ldr	r3, [pc, #80]	; (40495c <uhi_cdc_install+0x41c>)
  40490c:	6899      	ldr	r1, [r3, #8]
  40490e:	7eba      	ldrb	r2, [r7, #26]
  404910:	4613      	mov	r3, r2
  404912:	011b      	lsls	r3, r3, #4
  404914:	1a9b      	subs	r3, r3, r2
  404916:	009b      	lsls	r3, r3, #2
  404918:	440b      	add	r3, r1
  40491a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  40491e:	2b00      	cmp	r3, #0
  404920:	d103      	bne.n	40492a <uhi_cdc_install+0x3ea>
			// Install is not complete
			uhi_cdc_free_device();
  404922:	4b0c      	ldr	r3, [pc, #48]	; (404954 <uhi_cdc_install+0x414>)
  404924:	4798      	blx	r3
			return UHC_ENUM_UNSUPPORTED;
  404926:	2301      	movs	r3, #1
  404928:	e00e      	b.n	404948 <uhi_cdc_install+0x408>
		conf_desc_lgt -= ptr_iface->bLength;
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
	}

	// Check installed ports
	for (i = 0; i<uhi_cdc_dev.nb_port; i++) {
  40492a:	7ebb      	ldrb	r3, [r7, #26]
  40492c:	3301      	adds	r3, #1
  40492e:	76bb      	strb	r3, [r7, #26]
  404930:	4b0a      	ldr	r3, [pc, #40]	; (40495c <uhi_cdc_install+0x41c>)
  404932:	7b1b      	ldrb	r3, [r3, #12]
  404934:	7eba      	ldrb	r2, [r7, #26]
  404936:	429a      	cmp	r2, r3
  404938:	d3d1      	bcc.n	4048de <uhi_cdc_install+0x39e>
			// Install is not complete
			uhi_cdc_free_device();
			return UHC_ENUM_UNSUPPORTED;
		}
	}
	uhi_cdc_dev.b_enabled = false;
  40493a:	4b08      	ldr	r3, [pc, #32]	; (40495c <uhi_cdc_install+0x41c>)
  40493c:	2200      	movs	r2, #0
  40493e:	711a      	strb	r2, [r3, #4]
	uhi_cdc_dev.dev = dev;
  404940:	4a06      	ldr	r2, [pc, #24]	; (40495c <uhi_cdc_install+0x41c>)
  404942:	687b      	ldr	r3, [r7, #4]
  404944:	6013      	str	r3, [r2, #0]
	return UHC_ENUM_SUCCESS;
  404946:	2300      	movs	r3, #0
}
  404948:	4618      	mov	r0, r3
  40494a:	3720      	adds	r7, #32
  40494c:	46bd      	mov	sp, r7
  40494e:	bd80      	pop	{r7, pc}
  404950:	00408609 	.word	0x00408609
  404954:	00404a31 	.word	0x00404a31
  404958:	0040a699 	.word	0x0040a699
  40495c:	200195c4 	.word	0x200195c4

00404960 <uhi_cdc_enable>:

void uhi_cdc_enable(uhc_device_t* dev)
{
  404960:	b580      	push	{r7, lr}
  404962:	b082      	sub	sp, #8
  404964:	af00      	add	r7, sp, #0
  404966:	6078      	str	r0, [r7, #4]
	if (uhi_cdc_dev.dev != dev) {
  404968:	4b07      	ldr	r3, [pc, #28]	; (404988 <uhi_cdc_enable+0x28>)
  40496a:	681a      	ldr	r2, [r3, #0]
  40496c:	687b      	ldr	r3, [r7, #4]
  40496e:	429a      	cmp	r2, r3
  404970:	d106      	bne.n	404980 <uhi_cdc_enable+0x20>
		return; // No interface to enable
	}
	uhi_cdc_dev.b_enabled = true;
  404972:	4b05      	ldr	r3, [pc, #20]	; (404988 <uhi_cdc_enable+0x28>)
  404974:	2201      	movs	r2, #1
  404976:	711a      	strb	r2, [r3, #4]

	// Start all data transfers
	uhi_cdc_sof(false);
  404978:	2000      	movs	r0, #0
  40497a:	4b04      	ldr	r3, [pc, #16]	; (40498c <uhi_cdc_enable+0x2c>)
  40497c:	4798      	blx	r3
  40497e:	e000      	b.n	404982 <uhi_cdc_enable+0x22>
}

void uhi_cdc_enable(uhc_device_t* dev)
{
	if (uhi_cdc_dev.dev != dev) {
		return; // No interface to enable
  404980:	bf00      	nop
	uhi_cdc_dev.b_enabled = true;

	// Start all data transfers
	uhi_cdc_sof(false);
	UHI_CDC_CHANGE(dev,true);
}
  404982:	3708      	adds	r7, #8
  404984:	46bd      	mov	sp, r7
  404986:	bd80      	pop	{r7, pc}
  404988:	200195c4 	.word	0x200195c4
  40498c:	004049c1 	.word	0x004049c1

00404990 <uhi_cdc_uninstall>:

void uhi_cdc_uninstall(uhc_device_t* dev)
{
  404990:	b580      	push	{r7, lr}
  404992:	b082      	sub	sp, #8
  404994:	af00      	add	r7, sp, #0
  404996:	6078      	str	r0, [r7, #4]
	if (uhi_cdc_dev.dev != dev) {
  404998:	4b07      	ldr	r3, [pc, #28]	; (4049b8 <uhi_cdc_uninstall+0x28>)
  40499a:	681a      	ldr	r2, [r3, #0]
  40499c:	687b      	ldr	r3, [r7, #4]
  40499e:	429a      	cmp	r2, r3
  4049a0:	d105      	bne.n	4049ae <uhi_cdc_uninstall+0x1e>
		return; // Device not enabled in this interface
	}
	uhi_cdc_dev.dev = NULL;
  4049a2:	4b05      	ldr	r3, [pc, #20]	; (4049b8 <uhi_cdc_uninstall+0x28>)
  4049a4:	2200      	movs	r2, #0
  4049a6:	601a      	str	r2, [r3, #0]
	uhi_cdc_free_device();
  4049a8:	4b04      	ldr	r3, [pc, #16]	; (4049bc <uhi_cdc_uninstall+0x2c>)
  4049aa:	4798      	blx	r3
  4049ac:	e000      	b.n	4049b0 <uhi_cdc_uninstall+0x20>
}

void uhi_cdc_uninstall(uhc_device_t* dev)
{
	if (uhi_cdc_dev.dev != dev) {
		return; // Device not enabled in this interface
  4049ae:	bf00      	nop
	}
	uhi_cdc_dev.dev = NULL;
	uhi_cdc_free_device();
	UHI_CDC_CHANGE(dev,false);
}
  4049b0:	3708      	adds	r7, #8
  4049b2:	46bd      	mov	sp, r7
  4049b4:	bd80      	pop	{r7, pc}
  4049b6:	bf00      	nop
  4049b8:	200195c4 	.word	0x200195c4
  4049bc:	00404a31 	.word	0x00404a31

004049c0 <uhi_cdc_sof>:

void uhi_cdc_sof(bool b_micro)
{
  4049c0:	b580      	push	{r7, lr}
  4049c2:	b084      	sub	sp, #16
  4049c4:	af00      	add	r7, sp, #0
  4049c6:	4603      	mov	r3, r0
  4049c8:	71fb      	strb	r3, [r7, #7]
	uint8_t port = 0;
  4049ca:	2300      	movs	r3, #0
  4049cc:	73fb      	strb	r3, [r7, #15]
	uhi_cdc_port_t *ptr_port;
	UNUSED(b_micro);

	if (uhi_cdc_dev.dev == NULL) {
  4049ce:	4b14      	ldr	r3, [pc, #80]	; (404a20 <uhi_cdc_sof+0x60>)
  4049d0:	681b      	ldr	r3, [r3, #0]
  4049d2:	2b00      	cmp	r3, #0
  4049d4:	d01b      	beq.n	404a0e <uhi_cdc_sof+0x4e>
		return; // No interface to installed
	}
	if (!uhi_cdc_dev.b_enabled) {
  4049d6:	4b12      	ldr	r3, [pc, #72]	; (404a20 <uhi_cdc_sof+0x60>)
  4049d8:	791b      	ldrb	r3, [r3, #4]
  4049da:	f083 0301 	eor.w	r3, r3, #1
  4049de:	b2db      	uxtb	r3, r3
  4049e0:	2b00      	cmp	r3, #0
  4049e2:	d116      	bne.n	404a12 <uhi_cdc_sof+0x52>
		return; // Interface not enabled
	}

	// Update transfers on each port
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
  4049e4:	7bfb      	ldrb	r3, [r7, #15]
  4049e6:	1c5a      	adds	r2, r3, #1
  4049e8:	73fa      	strb	r2, [r7, #15]
  4049ea:	4618      	mov	r0, r3
  4049ec:	4b0d      	ldr	r3, [pc, #52]	; (404a24 <uhi_cdc_sof+0x64>)
  4049ee:	4798      	blx	r3
  4049f0:	60b8      	str	r0, [r7, #8]
		if (ptr_port == NULL) {
  4049f2:	68bb      	ldr	r3, [r7, #8]
  4049f4:	2b00      	cmp	r3, #0
  4049f6:	d00e      	beq.n	404a16 <uhi_cdc_sof+0x56>
			break;
		}
		uhi_cdc_rx_update(&ptr_port->line_rx);
  4049f8:	68bb      	ldr	r3, [r7, #8]
  4049fa:	330c      	adds	r3, #12
  4049fc:	4618      	mov	r0, r3
  4049fe:	4b0a      	ldr	r3, [pc, #40]	; (404a28 <uhi_cdc_sof+0x68>)
  404a00:	4798      	blx	r3
		uhi_cdc_tx_update(&ptr_port->line_tx);
  404a02:	68bb      	ldr	r3, [r7, #8]
  404a04:	3324      	adds	r3, #36	; 0x24
  404a06:	4618      	mov	r0, r3
  404a08:	4b08      	ldr	r3, [pc, #32]	; (404a2c <uhi_cdc_sof+0x6c>)
  404a0a:	4798      	blx	r3
	}
  404a0c:	e7ea      	b.n	4049e4 <uhi_cdc_sof+0x24>
	uint8_t port = 0;
	uhi_cdc_port_t *ptr_port;
	UNUSED(b_micro);

	if (uhi_cdc_dev.dev == NULL) {
		return; // No interface to installed
  404a0e:	bf00      	nop
  404a10:	e002      	b.n	404a18 <uhi_cdc_sof+0x58>
	}
	if (!uhi_cdc_dev.b_enabled) {
		return; // Interface not enabled
  404a12:	bf00      	nop
  404a14:	e000      	b.n	404a18 <uhi_cdc_sof+0x58>

	// Update transfers on each port
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
		if (ptr_port == NULL) {
			break;
  404a16:	bf00      	nop
		}
		uhi_cdc_rx_update(&ptr_port->line_rx);
		uhi_cdc_tx_update(&ptr_port->line_tx);
	}
}
  404a18:	3710      	adds	r7, #16
  404a1a:	46bd      	mov	sp, r7
  404a1c:	bd80      	pop	{r7, pc}
  404a1e:	bf00      	nop
  404a20:	200195c4 	.word	0x200195c4
  404a24:	00404b29 	.word	0x00404b29
  404a28:	00404c71 	.word	0x00404c71
  404a2c:	00404e85 	.word	0x00404e85

00404a30 <uhi_cdc_free_device>:
 * \name Internal routines
 */
//@{

static void uhi_cdc_free_device(void)
{
  404a30:	b580      	push	{r7, lr}
  404a32:	b082      	sub	sp, #8
  404a34:	af00      	add	r7, sp, #0
	if (uhi_cdc_dev.port == NULL) {
  404a36:	4b3a      	ldr	r3, [pc, #232]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404a38:	689b      	ldr	r3, [r3, #8]
  404a3a:	2b00      	cmp	r3, #0
  404a3c:	d06c      	beq.n	404b18 <uhi_cdc_free_device+0xe8>
		return;
	}

	for (uint8_t i = 0; i<uhi_cdc_dev.nb_port; i++) {
  404a3e:	2300      	movs	r3, #0
  404a40:	71fb      	strb	r3, [r7, #7]
  404a42:	e05e      	b.n	404b02 <uhi_cdc_free_device+0xd2>
		if (uhi_cdc_dev.port[i].line_rx.buffer[0].ptr) {
  404a44:	4b36      	ldr	r3, [pc, #216]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404a46:	6899      	ldr	r1, [r3, #8]
  404a48:	79fa      	ldrb	r2, [r7, #7]
  404a4a:	4613      	mov	r3, r2
  404a4c:	011b      	lsls	r3, r3, #4
  404a4e:	1a9b      	subs	r3, r3, r2
  404a50:	009b      	lsls	r3, r3, #2
  404a52:	440b      	add	r3, r1
  404a54:	699b      	ldr	r3, [r3, #24]
  404a56:	2b00      	cmp	r3, #0
  404a58:	d00b      	beq.n	404a72 <uhi_cdc_free_device+0x42>
			free(uhi_cdc_dev.port[i].line_rx.buffer[0].ptr);
  404a5a:	4b31      	ldr	r3, [pc, #196]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404a5c:	6899      	ldr	r1, [r3, #8]
  404a5e:	79fa      	ldrb	r2, [r7, #7]
  404a60:	4613      	mov	r3, r2
  404a62:	011b      	lsls	r3, r3, #4
  404a64:	1a9b      	subs	r3, r3, r2
  404a66:	009b      	lsls	r3, r3, #2
  404a68:	440b      	add	r3, r1
  404a6a:	699b      	ldr	r3, [r3, #24]
  404a6c:	4618      	mov	r0, r3
  404a6e:	4b2d      	ldr	r3, [pc, #180]	; (404b24 <uhi_cdc_free_device+0xf4>)
  404a70:	4798      	blx	r3
		}
		if (uhi_cdc_dev.port[i].line_rx.buffer[1].ptr) {
  404a72:	4b2b      	ldr	r3, [pc, #172]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404a74:	6899      	ldr	r1, [r3, #8]
  404a76:	79fa      	ldrb	r2, [r7, #7]
  404a78:	4613      	mov	r3, r2
  404a7a:	011b      	lsls	r3, r3, #4
  404a7c:	1a9b      	subs	r3, r3, r2
  404a7e:	009b      	lsls	r3, r3, #2
  404a80:	440b      	add	r3, r1
  404a82:	6a1b      	ldr	r3, [r3, #32]
  404a84:	2b00      	cmp	r3, #0
  404a86:	d00b      	beq.n	404aa0 <uhi_cdc_free_device+0x70>
			free(uhi_cdc_dev.port[i].line_rx.buffer[1].ptr);
  404a88:	4b25      	ldr	r3, [pc, #148]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404a8a:	6899      	ldr	r1, [r3, #8]
  404a8c:	79fa      	ldrb	r2, [r7, #7]
  404a8e:	4613      	mov	r3, r2
  404a90:	011b      	lsls	r3, r3, #4
  404a92:	1a9b      	subs	r3, r3, r2
  404a94:	009b      	lsls	r3, r3, #2
  404a96:	440b      	add	r3, r1
  404a98:	6a1b      	ldr	r3, [r3, #32]
  404a9a:	4618      	mov	r0, r3
  404a9c:	4b21      	ldr	r3, [pc, #132]	; (404b24 <uhi_cdc_free_device+0xf4>)
  404a9e:	4798      	blx	r3
		}
		if (uhi_cdc_dev.port[i].line_tx.buffer[0].ptr) {
  404aa0:	4b1f      	ldr	r3, [pc, #124]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404aa2:	6899      	ldr	r1, [r3, #8]
  404aa4:	79fa      	ldrb	r2, [r7, #7]
  404aa6:	4613      	mov	r3, r2
  404aa8:	011b      	lsls	r3, r3, #4
  404aaa:	1a9b      	subs	r3, r3, r2
  404aac:	009b      	lsls	r3, r3, #2
  404aae:	440b      	add	r3, r1
  404ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404ab2:	2b00      	cmp	r3, #0
  404ab4:	d00b      	beq.n	404ace <uhi_cdc_free_device+0x9e>
			free(uhi_cdc_dev.port[i].line_tx.buffer[0].ptr);
  404ab6:	4b1a      	ldr	r3, [pc, #104]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404ab8:	6899      	ldr	r1, [r3, #8]
  404aba:	79fa      	ldrb	r2, [r7, #7]
  404abc:	4613      	mov	r3, r2
  404abe:	011b      	lsls	r3, r3, #4
  404ac0:	1a9b      	subs	r3, r3, r2
  404ac2:	009b      	lsls	r3, r3, #2
  404ac4:	440b      	add	r3, r1
  404ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404ac8:	4618      	mov	r0, r3
  404aca:	4b16      	ldr	r3, [pc, #88]	; (404b24 <uhi_cdc_free_device+0xf4>)
  404acc:	4798      	blx	r3
		}
		if (uhi_cdc_dev.port[i].line_tx.buffer[1].ptr) {
  404ace:	4b14      	ldr	r3, [pc, #80]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404ad0:	6899      	ldr	r1, [r3, #8]
  404ad2:	79fa      	ldrb	r2, [r7, #7]
  404ad4:	4613      	mov	r3, r2
  404ad6:	011b      	lsls	r3, r3, #4
  404ad8:	1a9b      	subs	r3, r3, r2
  404ada:	009b      	lsls	r3, r3, #2
  404adc:	440b      	add	r3, r1
  404ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404ae0:	2b00      	cmp	r3, #0
  404ae2:	d00b      	beq.n	404afc <uhi_cdc_free_device+0xcc>
			free(uhi_cdc_dev.port[i].line_tx.buffer[1].ptr);
  404ae4:	4b0e      	ldr	r3, [pc, #56]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404ae6:	6899      	ldr	r1, [r3, #8]
  404ae8:	79fa      	ldrb	r2, [r7, #7]
  404aea:	4613      	mov	r3, r2
  404aec:	011b      	lsls	r3, r3, #4
  404aee:	1a9b      	subs	r3, r3, r2
  404af0:	009b      	lsls	r3, r3, #2
  404af2:	440b      	add	r3, r1
  404af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404af6:	4618      	mov	r0, r3
  404af8:	4b0a      	ldr	r3, [pc, #40]	; (404b24 <uhi_cdc_free_device+0xf4>)
  404afa:	4798      	blx	r3
{
	if (uhi_cdc_dev.port == NULL) {
		return;
	}

	for (uint8_t i = 0; i<uhi_cdc_dev.nb_port; i++) {
  404afc:	79fb      	ldrb	r3, [r7, #7]
  404afe:	3301      	adds	r3, #1
  404b00:	71fb      	strb	r3, [r7, #7]
  404b02:	4b07      	ldr	r3, [pc, #28]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404b04:	7b1b      	ldrb	r3, [r3, #12]
  404b06:	79fa      	ldrb	r2, [r7, #7]
  404b08:	429a      	cmp	r2, r3
  404b0a:	d39b      	bcc.n	404a44 <uhi_cdc_free_device+0x14>
		}
		if (uhi_cdc_dev.port[i].line_tx.buffer[1].ptr) {
			free(uhi_cdc_dev.port[i].line_tx.buffer[1].ptr);
		}
	}
	free(uhi_cdc_dev.port);
  404b0c:	4b04      	ldr	r3, [pc, #16]	; (404b20 <uhi_cdc_free_device+0xf0>)
  404b0e:	689b      	ldr	r3, [r3, #8]
  404b10:	4618      	mov	r0, r3
  404b12:	4b04      	ldr	r3, [pc, #16]	; (404b24 <uhi_cdc_free_device+0xf4>)
  404b14:	4798      	blx	r3
  404b16:	e000      	b.n	404b1a <uhi_cdc_free_device+0xea>
//@{

static void uhi_cdc_free_device(void)
{
	if (uhi_cdc_dev.port == NULL) {
		return;
  404b18:	bf00      	nop
		if (uhi_cdc_dev.port[i].line_tx.buffer[1].ptr) {
			free(uhi_cdc_dev.port[i].line_tx.buffer[1].ptr);
		}
	}
	free(uhi_cdc_dev.port);
}
  404b1a:	3708      	adds	r7, #8
  404b1c:	46bd      	mov	sp, r7
  404b1e:	bd80      	pop	{r7, pc}
  404b20:	200195c4 	.word	0x200195c4
  404b24:	0040a6a9 	.word	0x0040a6a9

00404b28 <uhi_cdc_get_port>:

static uhi_cdc_port_t* uhi_cdc_get_port(uint8_t port_num)
{
  404b28:	b480      	push	{r7}
  404b2a:	b083      	sub	sp, #12
  404b2c:	af00      	add	r7, sp, #0
  404b2e:	4603      	mov	r3, r0
  404b30:	71fb      	strb	r3, [r7, #7]
	if (uhi_cdc_dev.dev == NULL) {
  404b32:	4b0d      	ldr	r3, [pc, #52]	; (404b68 <uhi_cdc_get_port+0x40>)
  404b34:	681b      	ldr	r3, [r3, #0]
  404b36:	2b00      	cmp	r3, #0
  404b38:	d101      	bne.n	404b3e <uhi_cdc_get_port+0x16>
		return NULL;
  404b3a:	2300      	movs	r3, #0
  404b3c:	e00e      	b.n	404b5c <uhi_cdc_get_port+0x34>
	}
	if (port_num >= uhi_cdc_dev.nb_port) {
  404b3e:	4b0a      	ldr	r3, [pc, #40]	; (404b68 <uhi_cdc_get_port+0x40>)
  404b40:	7b1b      	ldrb	r3, [r3, #12]
  404b42:	79fa      	ldrb	r2, [r7, #7]
  404b44:	429a      	cmp	r2, r3
  404b46:	d301      	bcc.n	404b4c <uhi_cdc_get_port+0x24>
		return NULL;
  404b48:	2300      	movs	r3, #0
  404b4a:	e007      	b.n	404b5c <uhi_cdc_get_port+0x34>
	}
	return &uhi_cdc_dev.port[port_num];
  404b4c:	4b06      	ldr	r3, [pc, #24]	; (404b68 <uhi_cdc_get_port+0x40>)
  404b4e:	6899      	ldr	r1, [r3, #8]
  404b50:	79fa      	ldrb	r2, [r7, #7]
  404b52:	4613      	mov	r3, r2
  404b54:	011b      	lsls	r3, r3, #4
  404b56:	1a9b      	subs	r3, r3, r2
  404b58:	009b      	lsls	r3, r3, #2
  404b5a:	440b      	add	r3, r1
}
  404b5c:	4618      	mov	r0, r3
  404b5e:	370c      	adds	r7, #12
  404b60:	46bd      	mov	sp, r7
  404b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b66:	4770      	bx	lr
  404b68:	200195c4 	.word	0x200195c4

00404b6c <uhi_cdc_set_conf>:

static bool uhi_cdc_set_conf(uint8_t port, usb_cdc_line_coding_t *configuration)
{
  404b6c:	b590      	push	{r4, r7, lr}
  404b6e:	b089      	sub	sp, #36	; 0x24
  404b70:	af02      	add	r7, sp, #8
  404b72:	4603      	mov	r3, r0
  404b74:	6039      	str	r1, [r7, #0]
  404b76:	71fb      	strb	r3, [r7, #7]
	uhi_cdc_port_t *ptr_port;
	usb_setup_req_t req;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  404b78:	79fb      	ldrb	r3, [r7, #7]
  404b7a:	4618      	mov	r0, r3
  404b7c:	4b19      	ldr	r3, [pc, #100]	; (404be4 <uhi_cdc_set_conf+0x78>)
  404b7e:	4798      	blx	r3
  404b80:	6178      	str	r0, [r7, #20]
	if (ptr_port == NULL) {
  404b82:	697b      	ldr	r3, [r7, #20]
  404b84:	2b00      	cmp	r3, #0
  404b86:	d101      	bne.n	404b8c <uhi_cdc_set_conf+0x20>
		return false;
  404b88:	2300      	movs	r3, #0
  404b8a:	e027      	b.n	404bdc <uhi_cdc_set_conf+0x70>
	}
	memcpy(&ptr_port->conf, configuration, sizeof(usb_cdc_line_coding_t));
  404b8c:	697b      	ldr	r3, [r7, #20]
  404b8e:	2207      	movs	r2, #7
  404b90:	6839      	ldr	r1, [r7, #0]
  404b92:	4618      	mov	r0, r3
  404b94:	4b14      	ldr	r3, [pc, #80]	; (404be8 <uhi_cdc_set_conf+0x7c>)
  404b96:	4798      	blx	r3

	// Enable configuration
	req.bmRequestType = USB_REQ_RECIP_INTERFACE | USB_REQ_TYPE_CLASS | USB_REQ_DIR_OUT;
  404b98:	2321      	movs	r3, #33	; 0x21
  404b9a:	733b      	strb	r3, [r7, #12]
	req.bRequest = USB_REQ_CDC_SET_LINE_CODING;
  404b9c:	2320      	movs	r3, #32
  404b9e:	737b      	strb	r3, [r7, #13]
	req.wValue = 0;
  404ba0:	2300      	movs	r3, #0
  404ba2:	81fb      	strh	r3, [r7, #14]
	req.wIndex = ptr_port->iface_comm;
  404ba4:	697b      	ldr	r3, [r7, #20]
  404ba6:	79db      	ldrb	r3, [r3, #7]
  404ba8:	b29b      	uxth	r3, r3
  404baa:	823b      	strh	r3, [r7, #16]
	req.wLength = sizeof(usb_cdc_line_coding_t);
  404bac:	2307      	movs	r3, #7
  404bae:	827b      	strh	r3, [r7, #18]
	if (!uhd_setup_request(uhi_cdc_dev.dev->address,
  404bb0:	4b0e      	ldr	r3, [pc, #56]	; (404bec <uhi_cdc_set_conf+0x80>)
  404bb2:	681b      	ldr	r3, [r3, #0]
  404bb4:	7c98      	ldrb	r0, [r3, #18]
			&req,
			(uint8_t *) &ptr_port->conf,
  404bb6:	697a      	ldr	r2, [r7, #20]
	req.bmRequestType = USB_REQ_RECIP_INTERFACE | USB_REQ_TYPE_CLASS | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_CDC_SET_LINE_CODING;
	req.wValue = 0;
	req.wIndex = ptr_port->iface_comm;
	req.wLength = sizeof(usb_cdc_line_coding_t);
	if (!uhd_setup_request(uhi_cdc_dev.dev->address,
  404bb8:	f107 010c 	add.w	r1, r7, #12
  404bbc:	2300      	movs	r3, #0
  404bbe:	9301      	str	r3, [sp, #4]
  404bc0:	2300      	movs	r3, #0
  404bc2:	9300      	str	r3, [sp, #0]
  404bc4:	2307      	movs	r3, #7
  404bc6:	4c0a      	ldr	r4, [pc, #40]	; (404bf0 <uhi_cdc_set_conf+0x84>)
  404bc8:	47a0      	blx	r4
  404bca:	4603      	mov	r3, r0
  404bcc:	f083 0301 	eor.w	r3, r3, #1
  404bd0:	b2db      	uxtb	r3, r3
  404bd2:	2b00      	cmp	r3, #0
  404bd4:	d001      	beq.n	404bda <uhi_cdc_set_conf+0x6e>
			&req,
			(uint8_t *) &ptr_port->conf,
			sizeof(usb_cdc_line_coding_t),
			NULL, NULL)) {
		return false;
  404bd6:	2300      	movs	r3, #0
  404bd8:	e000      	b.n	404bdc <uhi_cdc_set_conf+0x70>
	}
	return true;
  404bda:	2301      	movs	r3, #1
}
  404bdc:	4618      	mov	r0, r3
  404bde:	371c      	adds	r7, #28
  404be0:	46bd      	mov	sp, r7
  404be2:	bd90      	pop	{r4, r7, pc}
  404be4:	00404b29 	.word	0x00404b29
  404be8:	0040ac8d 	.word	0x0040ac8d
  404bec:	200195c4 	.word	0x200195c4
  404bf0:	0040871d 	.word	0x0040871d

00404bf4 <uhi_cdc_set_ctrl_line>:

static bool uhi_cdc_set_ctrl_line(uint8_t port, le16_t wValue)
{
  404bf4:	b590      	push	{r4, r7, lr}
  404bf6:	b089      	sub	sp, #36	; 0x24
  404bf8:	af02      	add	r7, sp, #8
  404bfa:	4603      	mov	r3, r0
  404bfc:	460a      	mov	r2, r1
  404bfe:	71fb      	strb	r3, [r7, #7]
  404c00:	4613      	mov	r3, r2
  404c02:	80bb      	strh	r3, [r7, #4]
	uhi_cdc_port_t *ptr_port;
	usb_setup_req_t req;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  404c04:	79fb      	ldrb	r3, [r7, #7]
  404c06:	4618      	mov	r0, r3
  404c08:	4b16      	ldr	r3, [pc, #88]	; (404c64 <uhi_cdc_set_ctrl_line+0x70>)
  404c0a:	4798      	blx	r3
  404c0c:	6178      	str	r0, [r7, #20]
	if (ptr_port == NULL) {
  404c0e:	697b      	ldr	r3, [r7, #20]
  404c10:	2b00      	cmp	r3, #0
  404c12:	d101      	bne.n	404c18 <uhi_cdc_set_ctrl_line+0x24>
		return false;
  404c14:	2300      	movs	r3, #0
  404c16:	e021      	b.n	404c5c <uhi_cdc_set_ctrl_line+0x68>
	}

	// Enable configuration
	req.bmRequestType = USB_REQ_RECIP_INTERFACE | USB_REQ_TYPE_CLASS | USB_REQ_DIR_OUT;
  404c18:	2321      	movs	r3, #33	; 0x21
  404c1a:	733b      	strb	r3, [r7, #12]
	req.bRequest = USB_REQ_CDC_SET_CONTROL_LINE_STATE;
  404c1c:	2322      	movs	r3, #34	; 0x22
  404c1e:	737b      	strb	r3, [r7, #13]
	req.wValue = wValue;
  404c20:	88bb      	ldrh	r3, [r7, #4]
  404c22:	81fb      	strh	r3, [r7, #14]
	req.wIndex = ptr_port->iface_comm;
  404c24:	697b      	ldr	r3, [r7, #20]
  404c26:	79db      	ldrb	r3, [r3, #7]
  404c28:	b29b      	uxth	r3, r3
  404c2a:	823b      	strh	r3, [r7, #16]
	req.wLength = 0;
  404c2c:	2300      	movs	r3, #0
  404c2e:	827b      	strh	r3, [r7, #18]
	if (!uhd_setup_request(uhi_cdc_dev.dev->address,
  404c30:	4b0d      	ldr	r3, [pc, #52]	; (404c68 <uhi_cdc_set_ctrl_line+0x74>)
  404c32:	681b      	ldr	r3, [r3, #0]
  404c34:	7c98      	ldrb	r0, [r3, #18]
  404c36:	f107 010c 	add.w	r1, r7, #12
  404c3a:	2300      	movs	r3, #0
  404c3c:	9301      	str	r3, [sp, #4]
  404c3e:	2300      	movs	r3, #0
  404c40:	9300      	str	r3, [sp, #0]
  404c42:	2300      	movs	r3, #0
  404c44:	2200      	movs	r2, #0
  404c46:	4c09      	ldr	r4, [pc, #36]	; (404c6c <uhi_cdc_set_ctrl_line+0x78>)
  404c48:	47a0      	blx	r4
  404c4a:	4603      	mov	r3, r0
  404c4c:	f083 0301 	eor.w	r3, r3, #1
  404c50:	b2db      	uxtb	r3, r3
  404c52:	2b00      	cmp	r3, #0
  404c54:	d001      	beq.n	404c5a <uhi_cdc_set_ctrl_line+0x66>
			&req,
			NULL,
			0,
			NULL, NULL)) {
		return false;
  404c56:	2300      	movs	r3, #0
  404c58:	e000      	b.n	404c5c <uhi_cdc_set_ctrl_line+0x68>
	}
	return true;
  404c5a:	2301      	movs	r3, #1
}
  404c5c:	4618      	mov	r0, r3
  404c5e:	371c      	adds	r7, #28
  404c60:	46bd      	mov	sp, r7
  404c62:	bd90      	pop	{r4, r7, pc}
  404c64:	00404b29 	.word	0x00404b29
  404c68:	200195c4 	.word	0x200195c4
  404c6c:	0040871d 	.word	0x0040871d

00404c70 <uhi_cdc_rx_update>:

static bool uhi_cdc_rx_update(uhi_cdc_line_t *line)
{
  404c70:	b590      	push	{r4, r7, lr}
  404c72:	b08b      	sub	sp, #44	; 0x2c
  404c74:	af04      	add	r7, sp, #16
  404c76:	6078      	str	r0, [r7, #4]
	irqflags_t flags;
	uhi_cdc_buf_t *buf_nosel;
	uhi_cdc_buf_t *buf_sel;

	flags = cpu_irq_save();
  404c78:	4b43      	ldr	r3, [pc, #268]	; (404d88 <uhi_cdc_rx_update+0x118>)
  404c7a:	4798      	blx	r3
  404c7c:	6138      	str	r0, [r7, #16]
	// Check if transfer is already on-going
	if (line->b_trans_ongoing) {
  404c7e:	687b      	ldr	r3, [r7, #4]
  404c80:	785b      	ldrb	r3, [r3, #1]
  404c82:	2b00      	cmp	r3, #0
  404c84:	d004      	beq.n	404c90 <uhi_cdc_rx_update+0x20>
		cpu_irq_restore(flags);
  404c86:	6938      	ldr	r0, [r7, #16]
  404c88:	4b40      	ldr	r3, [pc, #256]	; (404d8c <uhi_cdc_rx_update+0x11c>)
  404c8a:	4798      	blx	r3
		return false;
  404c8c:	2300      	movs	r3, #0
  404c8e:	e077      	b.n	404d80 <uhi_cdc_rx_update+0x110>
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
  404c90:	687b      	ldr	r3, [r7, #4]
  404c92:	791b      	ldrb	r3, [r3, #4]
  404c94:	b2db      	uxtb	r3, r3
  404c96:	3301      	adds	r3, #1
  404c98:	00db      	lsls	r3, r3, #3
  404c9a:	687a      	ldr	r2, [r7, #4]
  404c9c:	4413      	add	r3, r2
  404c9e:	60fb      	str	r3, [r7, #12]
	buf_nosel = &line->buffer[(line->buf_sel == 0)? 1 : 0];
  404ca0:	687b      	ldr	r3, [r7, #4]
  404ca2:	791b      	ldrb	r3, [r3, #4]
  404ca4:	b2db      	uxtb	r3, r3
  404ca6:	2b00      	cmp	r3, #0
  404ca8:	bf0c      	ite	eq
  404caa:	2301      	moveq	r3, #1
  404cac:	2300      	movne	r3, #0
  404cae:	b2db      	uxtb	r3, r3
  404cb0:	3301      	adds	r3, #1
  404cb2:	00db      	lsls	r3, r3, #3
  404cb4:	687a      	ldr	r2, [r7, #4]
  404cb6:	4413      	add	r3, r2
  404cb8:	617b      	str	r3, [r7, #20]
	if (buf_sel->pos >= buf_sel->nb) {
  404cba:	68fb      	ldr	r3, [r7, #12]
  404cbc:	881a      	ldrh	r2, [r3, #0]
  404cbe:	68fb      	ldr	r3, [r7, #12]
  404cc0:	885b      	ldrh	r3, [r3, #2]
  404cc2:	429a      	cmp	r2, r3
  404cc4:	d305      	bcc.n	404cd2 <uhi_cdc_rx_update+0x62>
		// The current buffer has been read
		// then reset it
		buf_sel->pos = 0;
  404cc6:	68fb      	ldr	r3, [r7, #12]
  404cc8:	2200      	movs	r2, #0
  404cca:	801a      	strh	r2, [r3, #0]
		buf_sel->nb = 0;
  404ccc:	68fb      	ldr	r3, [r7, #12]
  404cce:	2200      	movs	r2, #0
  404cd0:	805a      	strh	r2, [r3, #2]
	}
	if (!buf_sel->nb && buf_nosel->nb) {
  404cd2:	68fb      	ldr	r3, [r7, #12]
  404cd4:	885b      	ldrh	r3, [r3, #2]
  404cd6:	2b00      	cmp	r3, #0
  404cd8:	d112      	bne.n	404d00 <uhi_cdc_rx_update+0x90>
  404cda:	697b      	ldr	r3, [r7, #20]
  404cdc:	885b      	ldrh	r3, [r3, #2]
  404cde:	2b00      	cmp	r3, #0
  404ce0:	d00e      	beq.n	404d00 <uhi_cdc_rx_update+0x90>
		// New data available then change current buffer
		line->buf_sel = (line->buf_sel == 0)? 1 : 0;
  404ce2:	687b      	ldr	r3, [r7, #4]
  404ce4:	791b      	ldrb	r3, [r3, #4]
  404ce6:	b2db      	uxtb	r3, r3
  404ce8:	2b00      	cmp	r3, #0
  404cea:	bf0c      	ite	eq
  404cec:	2301      	moveq	r3, #1
  404cee:	2300      	movne	r3, #0
  404cf0:	b2db      	uxtb	r3, r3
  404cf2:	461a      	mov	r2, r3
  404cf4:	687b      	ldr	r3, [r7, #4]
  404cf6:	711a      	strb	r2, [r3, #4]
		buf_nosel = buf_sel;
  404cf8:	68fb      	ldr	r3, [r7, #12]
  404cfa:	617b      	str	r3, [r7, #20]
		UHI_CDC_RX_NOTIFY();
  404cfc:	4b24      	ldr	r3, [pc, #144]	; (404d90 <uhi_cdc_rx_update+0x120>)
  404cfe:	4798      	blx	r3
	}

	if (buf_nosel->nb) {
  404d00:	697b      	ldr	r3, [r7, #20]
  404d02:	885b      	ldrh	r3, [r3, #2]
  404d04:	2b00      	cmp	r3, #0
  404d06:	d004      	beq.n	404d12 <uhi_cdc_rx_update+0xa2>
		// No empty buffer available to start a transfer
		cpu_irq_restore(flags);
  404d08:	6938      	ldr	r0, [r7, #16]
  404d0a:	4b20      	ldr	r3, [pc, #128]	; (404d8c <uhi_cdc_rx_update+0x11c>)
  404d0c:	4798      	blx	r3
		return false;
  404d0e:	2300      	movs	r3, #0
  404d10:	e036      	b.n	404d80 <uhi_cdc_rx_update+0x110>
	}

	// Check if transfer must be delayed after the next SOF
	if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  404d12:	4b20      	ldr	r3, [pc, #128]	; (404d94 <uhi_cdc_rx_update+0x124>)
  404d14:	681b      	ldr	r3, [r3, #0]
  404d16:	7cdb      	ldrb	r3, [r3, #19]
  404d18:	2b02      	cmp	r3, #2
  404d1a:	d10b      	bne.n	404d34 <uhi_cdc_rx_update+0xc4>
		if (line->sof == uhd_get_microframe_number()) {
  404d1c:	687b      	ldr	r3, [r7, #4]
  404d1e:	885c      	ldrh	r4, [r3, #2]
  404d20:	4b1d      	ldr	r3, [pc, #116]	; (404d98 <uhi_cdc_rx_update+0x128>)
  404d22:	4798      	blx	r3
  404d24:	4603      	mov	r3, r0
  404d26:	429c      	cmp	r4, r3
  404d28:	d110      	bne.n	404d4c <uhi_cdc_rx_update+0xdc>
			cpu_irq_restore(flags);
  404d2a:	6938      	ldr	r0, [r7, #16]
  404d2c:	4b17      	ldr	r3, [pc, #92]	; (404d8c <uhi_cdc_rx_update+0x11c>)
  404d2e:	4798      	blx	r3
			return false;
  404d30:	2300      	movs	r3, #0
  404d32:	e025      	b.n	404d80 <uhi_cdc_rx_update+0x110>
		}
	} else {
		if (line->sof == uhd_get_frame_number()) {
  404d34:	687b      	ldr	r3, [r7, #4]
  404d36:	885c      	ldrh	r4, [r3, #2]
  404d38:	4b18      	ldr	r3, [pc, #96]	; (404d9c <uhi_cdc_rx_update+0x12c>)
  404d3a:	4798      	blx	r3
  404d3c:	4603      	mov	r3, r0
  404d3e:	429c      	cmp	r4, r3
  404d40:	d104      	bne.n	404d4c <uhi_cdc_rx_update+0xdc>
			cpu_irq_restore(flags);
  404d42:	6938      	ldr	r0, [r7, #16]
  404d44:	4b11      	ldr	r3, [pc, #68]	; (404d8c <uhi_cdc_rx_update+0x11c>)
  404d46:	4798      	blx	r3
			return false;
  404d48:	2300      	movs	r3, #0
  404d4a:	e019      	b.n	404d80 <uhi_cdc_rx_update+0x110>
		}
	}

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
  404d4c:	687b      	ldr	r3, [r7, #4]
  404d4e:	2201      	movs	r2, #1
  404d50:	705a      	strb	r2, [r3, #1]
	cpu_irq_restore(flags);
  404d52:	6938      	ldr	r0, [r7, #16]
  404d54:	4b0d      	ldr	r3, [pc, #52]	; (404d8c <uhi_cdc_rx_update+0x11c>)
  404d56:	4798      	blx	r3

	return uhd_ep_run(
		uhi_cdc_dev.dev->address,
  404d58:	4b0e      	ldr	r3, [pc, #56]	; (404d94 <uhi_cdc_rx_update+0x124>)
  404d5a:	681b      	ldr	r3, [r3, #0]

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
	cpu_irq_restore(flags);

	return uhd_ep_run(
  404d5c:	7c98      	ldrb	r0, [r3, #18]
  404d5e:	687b      	ldr	r3, [r7, #4]
  404d60:	7819      	ldrb	r1, [r3, #0]
  404d62:	697b      	ldr	r3, [r7, #20]
  404d64:	685a      	ldr	r2, [r3, #4]
		uhi_cdc_dev.dev->address,
		line->ep_data,
		true,
		buf_nosel->ptr,
		line->buffer_size,
  404d66:	687b      	ldr	r3, [r7, #4]
  404d68:	88db      	ldrh	r3, [r3, #6]

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
	cpu_irq_restore(flags);

	return uhd_ep_run(
  404d6a:	461c      	mov	r4, r3
  404d6c:	4b0c      	ldr	r3, [pc, #48]	; (404da0 <uhi_cdc_rx_update+0x130>)
  404d6e:	9302      	str	r3, [sp, #8]
  404d70:	230a      	movs	r3, #10
  404d72:	9301      	str	r3, [sp, #4]
  404d74:	9400      	str	r4, [sp, #0]
  404d76:	4613      	mov	r3, r2
  404d78:	2201      	movs	r2, #1
  404d7a:	4c0a      	ldr	r4, [pc, #40]	; (404da4 <uhi_cdc_rx_update+0x134>)
  404d7c:	47a0      	blx	r4
  404d7e:	4603      	mov	r3, r0
		true,
		buf_nosel->ptr,
		line->buffer_size,
		10,
		uhi_cdc_rx_received);
}
  404d80:	4618      	mov	r0, r3
  404d82:	371c      	adds	r7, #28
  404d84:	46bd      	mov	sp, r7
  404d86:	bd90      	pop	{r4, r7, pc}
  404d88:	004044b9 	.word	0x004044b9
  404d8c:	00404511 	.word	0x00404511
  404d90:	00403b61 	.word	0x00403b61
  404d94:	200195c4 	.word	0x200195c4
  404d98:	00408535 	.word	0x00408535
  404d9c:	00408521 	.word	0x00408521
  404da0:	00404da9 	.word	0x00404da9
  404da4:	00408865 	.word	0x00408865

00404da8 <uhi_cdc_rx_received>:
static void uhi_cdc_rx_received(
		usb_add_t add,
		usb_ep_t ep,
		uhd_trans_status_t status,
		iram_size_t nb_transferred)
{
  404da8:	b580      	push	{r7, lr}
  404daa:	b086      	sub	sp, #24
  404dac:	af00      	add	r7, sp, #0
  404dae:	603b      	str	r3, [r7, #0]
  404db0:	4603      	mov	r3, r0
  404db2:	71fb      	strb	r3, [r7, #7]
  404db4:	460b      	mov	r3, r1
  404db6:	71bb      	strb	r3, [r7, #6]
  404db8:	4613      	mov	r3, r2
  404dba:	717b      	strb	r3, [r7, #5]
	uint8_t port = 0;
  404dbc:	2300      	movs	r3, #0
  404dbe:	75fb      	strb	r3, [r7, #23]
	uhi_cdc_buf_t *buf;
	UNUSED(add);

	// Search port corresponding at endpoint
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
  404dc0:	7dfb      	ldrb	r3, [r7, #23]
  404dc2:	1c5a      	adds	r2, r3, #1
  404dc4:	75fa      	strb	r2, [r7, #23]
  404dc6:	4618      	mov	r0, r3
  404dc8:	4b29      	ldr	r3, [pc, #164]	; (404e70 <uhi_cdc_rx_received+0xc8>)
  404dca:	4798      	blx	r3
  404dcc:	6138      	str	r0, [r7, #16]
		if (ptr_port == NULL) {
  404dce:	693b      	ldr	r3, [r7, #16]
  404dd0:	2b00      	cmp	r3, #0
  404dd2:	d049      	beq.n	404e68 <uhi_cdc_rx_received+0xc0>
			return;
		}
		line = &ptr_port->line_rx;
  404dd4:	693b      	ldr	r3, [r7, #16]
  404dd6:	330c      	adds	r3, #12
  404dd8:	60fb      	str	r3, [r7, #12]
		if (ep == line->ep_data) {
  404dda:	68fb      	ldr	r3, [r7, #12]
  404ddc:	781b      	ldrb	r3, [r3, #0]
  404dde:	79ba      	ldrb	r2, [r7, #6]
  404de0:	429a      	cmp	r2, r3
  404de2:	d000      	beq.n	404de6 <uhi_cdc_rx_received+0x3e>
			break; // Port found
		}
	}
  404de4:	e7ec      	b.n	404dc0 <uhi_cdc_rx_received+0x18>
		if (ptr_port == NULL) {
			return;
		}
		line = &ptr_port->line_rx;
		if (ep == line->ep_data) {
			break; // Port found
  404de6:	bf00      	nop
		}
	}

	if ((UHD_TRANS_TIMEOUT == status) && nb_transferred) {
  404de8:	797b      	ldrb	r3, [r7, #5]
  404dea:	2b07      	cmp	r3, #7
  404dec:	d102      	bne.n	404df4 <uhi_cdc_rx_received+0x4c>
  404dee:	683b      	ldr	r3, [r7, #0]
  404df0:	2b00      	cmp	r3, #0
  404df2:	d106      	bne.n	404e02 <uhi_cdc_rx_received+0x5a>
		// Save transfered
	}
	else if (UHD_TRANS_NOERROR != status) {
  404df4:	797b      	ldrb	r3, [r7, #5]
  404df6:	2b00      	cmp	r3, #0
  404df8:	d003      	beq.n	404e02 <uhi_cdc_rx_received+0x5a>
		// Abort transfer
		line->b_trans_ongoing  = false;
  404dfa:	68fb      	ldr	r3, [r7, #12]
  404dfc:	2200      	movs	r2, #0
  404dfe:	705a      	strb	r2, [r3, #1]
		return;
  404e00:	e033      	b.n	404e6a <uhi_cdc_rx_received+0xc2>
	}

	// Update SOF tag, if it is a short packet
	if (nb_transferred != line->buffer_size) {
  404e02:	68fb      	ldr	r3, [r7, #12]
  404e04:	88db      	ldrh	r3, [r3, #6]
  404e06:	461a      	mov	r2, r3
  404e08:	683b      	ldr	r3, [r7, #0]
  404e0a:	429a      	cmp	r2, r3
  404e0c:	d011      	beq.n	404e32 <uhi_cdc_rx_received+0x8a>
		if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  404e0e:	4b19      	ldr	r3, [pc, #100]	; (404e74 <uhi_cdc_rx_received+0xcc>)
  404e10:	681b      	ldr	r3, [r3, #0]
  404e12:	7cdb      	ldrb	r3, [r3, #19]
  404e14:	2b02      	cmp	r3, #2
  404e16:	d106      	bne.n	404e26 <uhi_cdc_rx_received+0x7e>
			line->sof = uhd_get_microframe_number();
  404e18:	4b17      	ldr	r3, [pc, #92]	; (404e78 <uhi_cdc_rx_received+0xd0>)
  404e1a:	4798      	blx	r3
  404e1c:	4603      	mov	r3, r0
  404e1e:	461a      	mov	r2, r3
  404e20:	68fb      	ldr	r3, [r7, #12]
  404e22:	805a      	strh	r2, [r3, #2]
  404e24:	e005      	b.n	404e32 <uhi_cdc_rx_received+0x8a>
		} else {
			line->sof = uhd_get_frame_number();
  404e26:	4b15      	ldr	r3, [pc, #84]	; (404e7c <uhi_cdc_rx_received+0xd4>)
  404e28:	4798      	blx	r3
  404e2a:	4603      	mov	r3, r0
  404e2c:	461a      	mov	r2, r3
  404e2e:	68fb      	ldr	r3, [r7, #12]
  404e30:	805a      	strh	r2, [r3, #2]
		}
	}

	// Update buffer structure
	buf = &line->buffer[(line->buf_sel == 0) ? 1 : 0];
  404e32:	68fb      	ldr	r3, [r7, #12]
  404e34:	791b      	ldrb	r3, [r3, #4]
  404e36:	b2db      	uxtb	r3, r3
  404e38:	2b00      	cmp	r3, #0
  404e3a:	bf0c      	ite	eq
  404e3c:	2301      	moveq	r3, #1
  404e3e:	2300      	movne	r3, #0
  404e40:	b2db      	uxtb	r3, r3
  404e42:	3301      	adds	r3, #1
  404e44:	00db      	lsls	r3, r3, #3
  404e46:	68fa      	ldr	r2, [r7, #12]
  404e48:	4413      	add	r3, r2
  404e4a:	60bb      	str	r3, [r7, #8]
	buf->pos = 0;
  404e4c:	68bb      	ldr	r3, [r7, #8]
  404e4e:	2200      	movs	r2, #0
  404e50:	801a      	strh	r2, [r3, #0]
	buf->nb = nb_transferred;
  404e52:	683b      	ldr	r3, [r7, #0]
  404e54:	b29a      	uxth	r2, r3
  404e56:	68bb      	ldr	r3, [r7, #8]
  404e58:	805a      	strh	r2, [r3, #2]
	line->b_trans_ongoing  = false;
  404e5a:	68fb      	ldr	r3, [r7, #12]
  404e5c:	2200      	movs	r2, #0
  404e5e:	705a      	strb	r2, [r3, #1]

	// Manage new transfer
	uhi_cdc_rx_update(line);
  404e60:	68f8      	ldr	r0, [r7, #12]
  404e62:	4b07      	ldr	r3, [pc, #28]	; (404e80 <uhi_cdc_rx_received+0xd8>)
  404e64:	4798      	blx	r3
  404e66:	e000      	b.n	404e6a <uhi_cdc_rx_received+0xc2>

	// Search port corresponding at endpoint
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
		if (ptr_port == NULL) {
			return;
  404e68:	bf00      	nop
	buf->nb = nb_transferred;
	line->b_trans_ongoing  = false;

	// Manage new transfer
	uhi_cdc_rx_update(line);
}
  404e6a:	3718      	adds	r7, #24
  404e6c:	46bd      	mov	sp, r7
  404e6e:	bd80      	pop	{r7, pc}
  404e70:	00404b29 	.word	0x00404b29
  404e74:	200195c4 	.word	0x200195c4
  404e78:	00408535 	.word	0x00408535
  404e7c:	00408521 	.word	0x00408521
  404e80:	00404c71 	.word	0x00404c71

00404e84 <uhi_cdc_tx_update>:


static bool uhi_cdc_tx_update(uhi_cdc_line_t *line)
{
  404e84:	b590      	push	{r4, r7, lr}
  404e86:	b089      	sub	sp, #36	; 0x24
  404e88:	af04      	add	r7, sp, #16
  404e8a:	6078      	str	r0, [r7, #4]
	irqflags_t flags;
	uhi_cdc_buf_t *buf;

	flags = cpu_irq_save();
  404e8c:	4b31      	ldr	r3, [pc, #196]	; (404f54 <uhi_cdc_tx_update+0xd0>)
  404e8e:	4798      	blx	r3
  404e90:	60f8      	str	r0, [r7, #12]
	// Check if transfer is already on-going
	if (line->b_trans_ongoing) {
  404e92:	687b      	ldr	r3, [r7, #4]
  404e94:	785b      	ldrb	r3, [r3, #1]
  404e96:	2b00      	cmp	r3, #0
  404e98:	d004      	beq.n	404ea4 <uhi_cdc_tx_update+0x20>
		cpu_irq_restore(flags);
  404e9a:	68f8      	ldr	r0, [r7, #12]
  404e9c:	4b2e      	ldr	r3, [pc, #184]	; (404f58 <uhi_cdc_tx_update+0xd4>)
  404e9e:	4798      	blx	r3
		return false;
  404ea0:	2300      	movs	r3, #0
  404ea2:	e053      	b.n	404f4c <uhi_cdc_tx_update+0xc8>
	}
	// Check if transfer must be delayed after the next SOF
	if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  404ea4:	4b2d      	ldr	r3, [pc, #180]	; (404f5c <uhi_cdc_tx_update+0xd8>)
  404ea6:	681b      	ldr	r3, [r3, #0]
  404ea8:	7cdb      	ldrb	r3, [r3, #19]
  404eaa:	2b02      	cmp	r3, #2
  404eac:	d10b      	bne.n	404ec6 <uhi_cdc_tx_update+0x42>
		if (line->sof == uhd_get_microframe_number()) {
  404eae:	687b      	ldr	r3, [r7, #4]
  404eb0:	885c      	ldrh	r4, [r3, #2]
  404eb2:	4b2b      	ldr	r3, [pc, #172]	; (404f60 <uhi_cdc_tx_update+0xdc>)
  404eb4:	4798      	blx	r3
  404eb6:	4603      	mov	r3, r0
  404eb8:	429c      	cmp	r4, r3
  404eba:	d110      	bne.n	404ede <uhi_cdc_tx_update+0x5a>
			cpu_irq_restore(flags);
  404ebc:	68f8      	ldr	r0, [r7, #12]
  404ebe:	4b26      	ldr	r3, [pc, #152]	; (404f58 <uhi_cdc_tx_update+0xd4>)
  404ec0:	4798      	blx	r3
			return false;
  404ec2:	2300      	movs	r3, #0
  404ec4:	e042      	b.n	404f4c <uhi_cdc_tx_update+0xc8>
		}
	} else {
		if (line->sof == uhd_get_frame_number()) {
  404ec6:	687b      	ldr	r3, [r7, #4]
  404ec8:	885c      	ldrh	r4, [r3, #2]
  404eca:	4b26      	ldr	r3, [pc, #152]	; (404f64 <uhi_cdc_tx_update+0xe0>)
  404ecc:	4798      	blx	r3
  404ece:	4603      	mov	r3, r0
  404ed0:	429c      	cmp	r4, r3
  404ed2:	d104      	bne.n	404ede <uhi_cdc_tx_update+0x5a>
			cpu_irq_restore(flags);
  404ed4:	68f8      	ldr	r0, [r7, #12]
  404ed6:	4b20      	ldr	r3, [pc, #128]	; (404f58 <uhi_cdc_tx_update+0xd4>)
  404ed8:	4798      	blx	r3
			return false;
  404eda:	2300      	movs	r3, #0
  404edc:	e036      	b.n	404f4c <uhi_cdc_tx_update+0xc8>
		}
	}

	// Send the current buffer if not empty
	buf = &line->buffer[line->buf_sel];
  404ede:	687b      	ldr	r3, [r7, #4]
  404ee0:	791b      	ldrb	r3, [r3, #4]
  404ee2:	b2db      	uxtb	r3, r3
  404ee4:	3301      	adds	r3, #1
  404ee6:	00db      	lsls	r3, r3, #3
  404ee8:	687a      	ldr	r2, [r7, #4]
  404eea:	4413      	add	r3, r2
  404eec:	60bb      	str	r3, [r7, #8]
	if (buf->nb == 0) {
  404eee:	68bb      	ldr	r3, [r7, #8]
  404ef0:	885b      	ldrh	r3, [r3, #2]
  404ef2:	2b00      	cmp	r3, #0
  404ef4:	d104      	bne.n	404f00 <uhi_cdc_tx_update+0x7c>
		cpu_irq_restore(flags);
  404ef6:	68f8      	ldr	r0, [r7, #12]
  404ef8:	4b17      	ldr	r3, [pc, #92]	; (404f58 <uhi_cdc_tx_update+0xd4>)
  404efa:	4798      	blx	r3
		return false;
  404efc:	2300      	movs	r3, #0
  404efe:	e025      	b.n	404f4c <uhi_cdc_tx_update+0xc8>
	}

	// Change current buffer to next buffer
	line->buf_sel = (line->buf_sel == 0)? 1 : 0;
  404f00:	687b      	ldr	r3, [r7, #4]
  404f02:	791b      	ldrb	r3, [r3, #4]
  404f04:	b2db      	uxtb	r3, r3
  404f06:	2b00      	cmp	r3, #0
  404f08:	bf0c      	ite	eq
  404f0a:	2301      	moveq	r3, #1
  404f0c:	2300      	movne	r3, #0
  404f0e:	b2db      	uxtb	r3, r3
  404f10:	461a      	mov	r2, r3
  404f12:	687b      	ldr	r3, [r7, #4]
  404f14:	711a      	strb	r2, [r3, #4]

	// Start transfer
	line->b_trans_ongoing = true;
  404f16:	687b      	ldr	r3, [r7, #4]
  404f18:	2201      	movs	r2, #1
  404f1a:	705a      	strb	r2, [r3, #1]
	cpu_irq_restore(flags);
  404f1c:	68f8      	ldr	r0, [r7, #12]
  404f1e:	4b0e      	ldr	r3, [pc, #56]	; (404f58 <uhi_cdc_tx_update+0xd4>)
  404f20:	4798      	blx	r3

	return uhd_ep_run(
		uhi_cdc_dev.dev->address,
  404f22:	4b0e      	ldr	r3, [pc, #56]	; (404f5c <uhi_cdc_tx_update+0xd8>)
  404f24:	681b      	ldr	r3, [r3, #0]

	// Start transfer
	line->b_trans_ongoing = true;
	cpu_irq_restore(flags);

	return uhd_ep_run(
  404f26:	7c98      	ldrb	r0, [r3, #18]
  404f28:	687b      	ldr	r3, [r7, #4]
  404f2a:	7819      	ldrb	r1, [r3, #0]
  404f2c:	68bb      	ldr	r3, [r7, #8]
  404f2e:	685a      	ldr	r2, [r3, #4]
		uhi_cdc_dev.dev->address,
		line->ep_data,
		true,
		buf->ptr,
		buf->nb,
  404f30:	68bb      	ldr	r3, [r7, #8]
  404f32:	885b      	ldrh	r3, [r3, #2]

	// Start transfer
	line->b_trans_ongoing = true;
	cpu_irq_restore(flags);

	return uhd_ep_run(
  404f34:	461c      	mov	r4, r3
  404f36:	4b0c      	ldr	r3, [pc, #48]	; (404f68 <uhi_cdc_tx_update+0xe4>)
  404f38:	9302      	str	r3, [sp, #8]
  404f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  404f3e:	9301      	str	r3, [sp, #4]
  404f40:	9400      	str	r4, [sp, #0]
  404f42:	4613      	mov	r3, r2
  404f44:	2201      	movs	r2, #1
  404f46:	4c09      	ldr	r4, [pc, #36]	; (404f6c <uhi_cdc_tx_update+0xe8>)
  404f48:	47a0      	blx	r4
  404f4a:	4603      	mov	r3, r0
		true,
		buf->ptr,
		buf->nb,
		1000,
		uhi_cdc_tx_send);
}
  404f4c:	4618      	mov	r0, r3
  404f4e:	3714      	adds	r7, #20
  404f50:	46bd      	mov	sp, r7
  404f52:	bd90      	pop	{r4, r7, pc}
  404f54:	004044b9 	.word	0x004044b9
  404f58:	00404511 	.word	0x00404511
  404f5c:	200195c4 	.word	0x200195c4
  404f60:	00408535 	.word	0x00408535
  404f64:	00408521 	.word	0x00408521
  404f68:	00404f71 	.word	0x00404f71
  404f6c:	00408865 	.word	0x00408865

00404f70 <uhi_cdc_tx_send>:
static void uhi_cdc_tx_send(
		usb_add_t add,
		usb_ep_t ep,
		uhd_trans_status_t status,
		iram_size_t nb_transferred)
{
  404f70:	b580      	push	{r7, lr}
  404f72:	b088      	sub	sp, #32
  404f74:	af00      	add	r7, sp, #0
  404f76:	603b      	str	r3, [r7, #0]
  404f78:	4603      	mov	r3, r0
  404f7a:	71fb      	strb	r3, [r7, #7]
  404f7c:	460b      	mov	r3, r1
  404f7e:	71bb      	strb	r3, [r7, #6]
  404f80:	4613      	mov	r3, r2
  404f82:	717b      	strb	r3, [r7, #5]
	uint8_t port = 0;
  404f84:	2300      	movs	r3, #0
  404f86:	77fb      	strb	r3, [r7, #31]
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *buf;
	irqflags_t flags;
	UNUSED(add);

	flags = cpu_irq_save();
  404f88:	4b2c      	ldr	r3, [pc, #176]	; (40503c <uhi_cdc_tx_send+0xcc>)
  404f8a:	4798      	blx	r3
  404f8c:	61b8      	str	r0, [r7, #24]

	// Search port corresponding at endpoint
	while (1) {
		ptr_port = uhi_cdc_get_port(port++);
  404f8e:	7ffb      	ldrb	r3, [r7, #31]
  404f90:	1c5a      	adds	r2, r3, #1
  404f92:	77fa      	strb	r2, [r7, #31]
  404f94:	4618      	mov	r0, r3
  404f96:	4b2a      	ldr	r3, [pc, #168]	; (405040 <uhi_cdc_tx_send+0xd0>)
  404f98:	4798      	blx	r3
  404f9a:	6178      	str	r0, [r7, #20]
		if (ptr_port == NULL) {
  404f9c:	697b      	ldr	r3, [r7, #20]
  404f9e:	2b00      	cmp	r3, #0
  404fa0:	d103      	bne.n	404faa <uhi_cdc_tx_send+0x3a>
			cpu_irq_restore(flags);
  404fa2:	69b8      	ldr	r0, [r7, #24]
  404fa4:	4b27      	ldr	r3, [pc, #156]	; (405044 <uhi_cdc_tx_send+0xd4>)
  404fa6:	4798      	blx	r3
			return;
  404fa8:	e044      	b.n	405034 <uhi_cdc_tx_send+0xc4>
		}
		line = &ptr_port->line_tx;
  404faa:	697b      	ldr	r3, [r7, #20]
  404fac:	3324      	adds	r3, #36	; 0x24
  404fae:	613b      	str	r3, [r7, #16]
		if (ep == line->ep_data) {
  404fb0:	693b      	ldr	r3, [r7, #16]
  404fb2:	781b      	ldrb	r3, [r3, #0]
  404fb4:	79ba      	ldrb	r2, [r7, #6]
  404fb6:	429a      	cmp	r2, r3
  404fb8:	d000      	beq.n	404fbc <uhi_cdc_tx_send+0x4c>
			break; // Port found
		}
	}
  404fba:	e7e8      	b.n	404f8e <uhi_cdc_tx_send+0x1e>
			cpu_irq_restore(flags);
			return;
		}
		line = &ptr_port->line_tx;
		if (ep == line->ep_data) {
			break; // Port found
  404fbc:	bf00      	nop
		}
	}

	if (UHD_TRANS_NOERROR != status) {
  404fbe:	797b      	ldrb	r3, [r7, #5]
  404fc0:	2b00      	cmp	r3, #0
  404fc2:	d006      	beq.n	404fd2 <uhi_cdc_tx_send+0x62>
		// Abort transfer
		line->b_trans_ongoing  = false;
  404fc4:	693b      	ldr	r3, [r7, #16]
  404fc6:	2200      	movs	r2, #0
  404fc8:	705a      	strb	r2, [r3, #1]
		cpu_irq_restore(flags);
  404fca:	69b8      	ldr	r0, [r7, #24]
  404fcc:	4b1d      	ldr	r3, [pc, #116]	; (405044 <uhi_cdc_tx_send+0xd4>)
  404fce:	4798      	blx	r3
		return;
  404fd0:	e030      	b.n	405034 <uhi_cdc_tx_send+0xc4>
	}

	// Update SOF tag, if it is a short packet
	if (nb_transferred != line->buffer_size) {
  404fd2:	693b      	ldr	r3, [r7, #16]
  404fd4:	88db      	ldrh	r3, [r3, #6]
  404fd6:	461a      	mov	r2, r3
  404fd8:	683b      	ldr	r3, [r7, #0]
  404fda:	429a      	cmp	r2, r3
  404fdc:	d011      	beq.n	405002 <uhi_cdc_tx_send+0x92>
		if (uhi_cdc_dev.dev->speed == UHD_SPEED_HIGH) {
  404fde:	4b1a      	ldr	r3, [pc, #104]	; (405048 <uhi_cdc_tx_send+0xd8>)
  404fe0:	681b      	ldr	r3, [r3, #0]
  404fe2:	7cdb      	ldrb	r3, [r3, #19]
  404fe4:	2b02      	cmp	r3, #2
  404fe6:	d106      	bne.n	404ff6 <uhi_cdc_tx_send+0x86>
			line->sof = uhd_get_microframe_number();
  404fe8:	4b18      	ldr	r3, [pc, #96]	; (40504c <uhi_cdc_tx_send+0xdc>)
  404fea:	4798      	blx	r3
  404fec:	4603      	mov	r3, r0
  404fee:	461a      	mov	r2, r3
  404ff0:	693b      	ldr	r3, [r7, #16]
  404ff2:	805a      	strh	r2, [r3, #2]
  404ff4:	e005      	b.n	405002 <uhi_cdc_tx_send+0x92>
		} else {
			line->sof = uhd_get_frame_number();
  404ff6:	4b16      	ldr	r3, [pc, #88]	; (405050 <uhi_cdc_tx_send+0xe0>)
  404ff8:	4798      	blx	r3
  404ffa:	4603      	mov	r3, r0
  404ffc:	461a      	mov	r2, r3
  404ffe:	693b      	ldr	r3, [r7, #16]
  405000:	805a      	strh	r2, [r3, #2]
		}
	}

	// Update buffer structure
	buf = &line->buffer[(line->buf_sel == 0) ? 1 : 0 ];
  405002:	693b      	ldr	r3, [r7, #16]
  405004:	791b      	ldrb	r3, [r3, #4]
  405006:	b2db      	uxtb	r3, r3
  405008:	2b00      	cmp	r3, #0
  40500a:	bf0c      	ite	eq
  40500c:	2301      	moveq	r3, #1
  40500e:	2300      	movne	r3, #0
  405010:	b2db      	uxtb	r3, r3
  405012:	3301      	adds	r3, #1
  405014:	00db      	lsls	r3, r3, #3
  405016:	693a      	ldr	r2, [r7, #16]
  405018:	4413      	add	r3, r2
  40501a:	60fb      	str	r3, [r7, #12]
	buf->nb = 0;
  40501c:	68fb      	ldr	r3, [r7, #12]
  40501e:	2200      	movs	r2, #0
  405020:	805a      	strh	r2, [r3, #2]
	line->b_trans_ongoing  = false;
  405022:	693b      	ldr	r3, [r7, #16]
  405024:	2200      	movs	r2, #0
  405026:	705a      	strb	r2, [r3, #1]
	cpu_irq_restore(flags);
  405028:	69b8      	ldr	r0, [r7, #24]
  40502a:	4b06      	ldr	r3, [pc, #24]	; (405044 <uhi_cdc_tx_send+0xd4>)
  40502c:	4798      	blx	r3

	// Manage new transfer
	uhi_cdc_tx_update(line);
  40502e:	6938      	ldr	r0, [r7, #16]
  405030:	4b08      	ldr	r3, [pc, #32]	; (405054 <uhi_cdc_tx_send+0xe4>)
  405032:	4798      	blx	r3
}
  405034:	3720      	adds	r7, #32
  405036:	46bd      	mov	sp, r7
  405038:	bd80      	pop	{r7, pc}
  40503a:	bf00      	nop
  40503c:	004044b9 	.word	0x004044b9
  405040:	00404b29 	.word	0x00404b29
  405044:	00404511 	.word	0x00404511
  405048:	200195c4 	.word	0x200195c4
  40504c:	00408535 	.word	0x00408535
  405050:	00408521 	.word	0x00408521
  405054:	00404e85 	.word	0x00404e85

00405058 <uhi_cdc_open>:
//@}


bool uhi_cdc_open(uint8_t port, usb_cdc_line_coding_t *configuration)
{
  405058:	b580      	push	{r7, lr}
  40505a:	b082      	sub	sp, #8
  40505c:	af00      	add	r7, sp, #0
  40505e:	4603      	mov	r3, r0
  405060:	6039      	str	r1, [r7, #0]
  405062:	71fb      	strb	r3, [r7, #7]
	// Send configuration
	if (!uhi_cdc_set_conf(port, configuration)) {
  405064:	79fb      	ldrb	r3, [r7, #7]
  405066:	6839      	ldr	r1, [r7, #0]
  405068:	4618      	mov	r0, r3
  40506a:	4b0e      	ldr	r3, [pc, #56]	; (4050a4 <uhi_cdc_open+0x4c>)
  40506c:	4798      	blx	r3
  40506e:	4603      	mov	r3, r0
  405070:	f083 0301 	eor.w	r3, r3, #1
  405074:	b2db      	uxtb	r3, r3
  405076:	2b00      	cmp	r3, #0
  405078:	d001      	beq.n	40507e <uhi_cdc_open+0x26>
		return false;
  40507a:	2300      	movs	r3, #0
  40507c:	e00d      	b.n	40509a <uhi_cdc_open+0x42>
	}
	// Send DTR
	
	if (!uhi_cdc_set_ctrl_line(port, CDC_CTRL_SIGNAL_DTE_PRESENT)) {
  40507e:	79fb      	ldrb	r3, [r7, #7]
  405080:	2101      	movs	r1, #1
  405082:	4618      	mov	r0, r3
  405084:	4b08      	ldr	r3, [pc, #32]	; (4050a8 <uhi_cdc_open+0x50>)
  405086:	4798      	blx	r3
  405088:	4603      	mov	r3, r0
  40508a:	f083 0301 	eor.w	r3, r3, #1
  40508e:	b2db      	uxtb	r3, r3
  405090:	2b00      	cmp	r3, #0
  405092:	d001      	beq.n	405098 <uhi_cdc_open+0x40>
		return false;
  405094:	2300      	movs	r3, #0
  405096:	e000      	b.n	40509a <uhi_cdc_open+0x42>
	}
	return true;
  405098:	2301      	movs	r3, #1
}
  40509a:	4618      	mov	r0, r3
  40509c:	3708      	adds	r7, #8
  40509e:	46bd      	mov	sp, r7
  4050a0:	bd80      	pop	{r7, pc}
  4050a2:	bf00      	nop
  4050a4:	00404b6d 	.word	0x00404b6d
  4050a8:	00404bf5 	.word	0x00404bf5

004050ac <uhi_cdc_is_rx_ready>:
	// Clear DTR
	uhi_cdc_set_ctrl_line(port, 0);
}

bool uhi_cdc_is_rx_ready(uint8_t port)
{
  4050ac:	b580      	push	{r7, lr}
  4050ae:	b082      	sub	sp, #8
  4050b0:	af00      	add	r7, sp, #0
  4050b2:	4603      	mov	r3, r0
  4050b4:	71fb      	strb	r3, [r7, #7]
	return (0 != uhi_cdc_get_nb_received(port));
  4050b6:	79fb      	ldrb	r3, [r7, #7]
  4050b8:	4618      	mov	r0, r3
  4050ba:	4b06      	ldr	r3, [pc, #24]	; (4050d4 <uhi_cdc_is_rx_ready+0x28>)
  4050bc:	4798      	blx	r3
  4050be:	4603      	mov	r3, r0
  4050c0:	2b00      	cmp	r3, #0
  4050c2:	bf14      	ite	ne
  4050c4:	2301      	movne	r3, #1
  4050c6:	2300      	moveq	r3, #0
  4050c8:	b2db      	uxtb	r3, r3
}
  4050ca:	4618      	mov	r0, r3
  4050cc:	3708      	adds	r7, #8
  4050ce:	46bd      	mov	sp, r7
  4050d0:	bd80      	pop	{r7, pc}
  4050d2:	bf00      	nop
  4050d4:	004050d9 	.word	0x004050d9

004050d8 <uhi_cdc_get_nb_received>:

iram_size_t uhi_cdc_get_nb_received(uint8_t port)
{
  4050d8:	b580      	push	{r7, lr}
  4050da:	b084      	sub	sp, #16
  4050dc:	af00      	add	r7, sp, #0
  4050de:	4603      	mov	r3, r0
  4050e0:	71fb      	strb	r3, [r7, #7]
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_buf_t *buf;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  4050e2:	79fb      	ldrb	r3, [r7, #7]
  4050e4:	4618      	mov	r0, r3
  4050e6:	4b0d      	ldr	r3, [pc, #52]	; (40511c <uhi_cdc_get_nb_received+0x44>)
  4050e8:	4798      	blx	r3
  4050ea:	60f8      	str	r0, [r7, #12]
	if (ptr_port == NULL) {
  4050ec:	68fb      	ldr	r3, [r7, #12]
  4050ee:	2b00      	cmp	r3, #0
  4050f0:	d101      	bne.n	4050f6 <uhi_cdc_get_nb_received+0x1e>
		return false;
  4050f2:	2300      	movs	r3, #0
  4050f4:	e00e      	b.n	405114 <uhi_cdc_get_nb_received+0x3c>
	}

	// Check available data
	buf = &ptr_port->line_rx.buffer[ ptr_port->line_rx.buf_sel ];
  4050f6:	68fb      	ldr	r3, [r7, #12]
  4050f8:	7c1b      	ldrb	r3, [r3, #16]
  4050fa:	b2db      	uxtb	r3, r3
  4050fc:	3302      	adds	r3, #2
  4050fe:	00db      	lsls	r3, r3, #3
  405100:	68fa      	ldr	r2, [r7, #12]
  405102:	4413      	add	r3, r2
  405104:	3304      	adds	r3, #4
  405106:	60bb      	str	r3, [r7, #8]
	return (buf->nb - buf->pos);
  405108:	68bb      	ldr	r3, [r7, #8]
  40510a:	885b      	ldrh	r3, [r3, #2]
  40510c:	461a      	mov	r2, r3
  40510e:	68bb      	ldr	r3, [r7, #8]
  405110:	881b      	ldrh	r3, [r3, #0]
  405112:	1ad3      	subs	r3, r2, r3
}
  405114:	4618      	mov	r0, r3
  405116:	3710      	adds	r7, #16
  405118:	46bd      	mov	sp, r7
  40511a:	bd80      	pop	{r7, pc}
  40511c:	00404b29 	.word	0x00404b29

00405120 <uhi_cdc_getc>:

int uhi_cdc_getc(uint8_t port)
{
  405120:	b580      	push	{r7, lr}
  405122:	b088      	sub	sp, #32
  405124:	af00      	add	r7, sp, #0
  405126:	4603      	mov	r3, r0
  405128:	71fb      	strb	r3, [r7, #7]
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *buf;
	int rx_data = 0;
  40512a:	2300      	movs	r3, #0
  40512c:	61fb      	str	r3, [r7, #28]
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  40512e:	79fb      	ldrb	r3, [r7, #7]
  405130:	4618      	mov	r0, r3
  405132:	4b27      	ldr	r3, [pc, #156]	; (4051d0 <uhi_cdc_getc+0xb0>)
  405134:	4798      	blx	r3
  405136:	6178      	str	r0, [r7, #20]
	if (ptr_port == NULL) {
  405138:	697b      	ldr	r3, [r7, #20]
  40513a:	2b00      	cmp	r3, #0
  40513c:	d101      	bne.n	405142 <uhi_cdc_getc+0x22>
		return false;
  40513e:	2300      	movs	r3, #0
  405140:	e042      	b.n	4051c8 <uhi_cdc_getc+0xa8>
	}
	line = &ptr_port->line_rx;
  405142:	697b      	ldr	r3, [r7, #20]
  405144:	330c      	adds	r3, #12
  405146:	613b      	str	r3, [r7, #16]

	b_databit_9 = (9 == ptr_port->conf.bDataBits);
  405148:	697b      	ldr	r3, [r7, #20]
  40514a:	799b      	ldrb	r3, [r3, #6]
  40514c:	2b09      	cmp	r3, #9
  40514e:	bf0c      	ite	eq
  405150:	2301      	moveq	r3, #1
  405152:	2300      	movne	r3, #0
  405154:	76fb      	strb	r3, [r7, #27]

uhi_cdc_getc_process_one_byte:
	// Check available data
	buf = &line->buffer[line->buf_sel];
  405156:	693b      	ldr	r3, [r7, #16]
  405158:	791b      	ldrb	r3, [r3, #4]
  40515a:	b2db      	uxtb	r3, r3
  40515c:	3301      	adds	r3, #1
  40515e:	00db      	lsls	r3, r3, #3
  405160:	693a      	ldr	r2, [r7, #16]
  405162:	4413      	add	r3, r2
  405164:	60fb      	str	r3, [r7, #12]
	while (buf->pos >= buf->nb) {
  405166:	bf00      	nop
  405168:	68fb      	ldr	r3, [r7, #12]
  40516a:	881a      	ldrh	r2, [r3, #0]
  40516c:	68fb      	ldr	r3, [r7, #12]
  40516e:	885b      	ldrh	r3, [r3, #2]
  405170:	429a      	cmp	r2, r3
  405172:	d30c      	bcc.n	40518e <uhi_cdc_getc+0x6e>
		if (NULL == uhi_cdc_get_port(port)) {
  405174:	79fb      	ldrb	r3, [r7, #7]
  405176:	4618      	mov	r0, r3
  405178:	4b15      	ldr	r3, [pc, #84]	; (4051d0 <uhi_cdc_getc+0xb0>)
  40517a:	4798      	blx	r3
  40517c:	4603      	mov	r3, r0
  40517e:	2b00      	cmp	r3, #0
  405180:	d101      	bne.n	405186 <uhi_cdc_getc+0x66>
			return 0;
  405182:	2300      	movs	r3, #0
  405184:	e020      	b.n	4051c8 <uhi_cdc_getc+0xa8>
		}
		uhi_cdc_rx_update(line);
  405186:	6938      	ldr	r0, [r7, #16]
  405188:	4b12      	ldr	r3, [pc, #72]	; (4051d4 <uhi_cdc_getc+0xb4>)
  40518a:	4798      	blx	r3
		goto uhi_cdc_getc_process_one_byte;
  40518c:	e7e3      	b.n	405156 <uhi_cdc_getc+0x36>
	}

	// Read data
	rx_data |= buf->ptr[buf->pos];
  40518e:	68fb      	ldr	r3, [r7, #12]
  405190:	685b      	ldr	r3, [r3, #4]
  405192:	68fa      	ldr	r2, [r7, #12]
  405194:	8812      	ldrh	r2, [r2, #0]
  405196:	4413      	add	r3, r2
  405198:	781b      	ldrb	r3, [r3, #0]
  40519a:	461a      	mov	r2, r3
  40519c:	69fb      	ldr	r3, [r7, #28]
  40519e:	4313      	orrs	r3, r2
  4051a0:	61fb      	str	r3, [r7, #28]
	buf->pos++;
  4051a2:	68fb      	ldr	r3, [r7, #12]
  4051a4:	881b      	ldrh	r3, [r3, #0]
  4051a6:	3301      	adds	r3, #1
  4051a8:	b29a      	uxth	r2, r3
  4051aa:	68fb      	ldr	r3, [r7, #12]
  4051ac:	801a      	strh	r2, [r3, #0]

	uhi_cdc_rx_update(line);
  4051ae:	6938      	ldr	r0, [r7, #16]
  4051b0:	4b08      	ldr	r3, [pc, #32]	; (4051d4 <uhi_cdc_getc+0xb4>)
  4051b2:	4798      	blx	r3

	if (b_databit_9) {
  4051b4:	7efb      	ldrb	r3, [r7, #27]
  4051b6:	2b00      	cmp	r3, #0
  4051b8:	d005      	beq.n	4051c6 <uhi_cdc_getc+0xa6>
		// Receive MSB
		b_databit_9 = false;
  4051ba:	2300      	movs	r3, #0
  4051bc:	76fb      	strb	r3, [r7, #27]
		rx_data = rx_data << 8;
  4051be:	69fb      	ldr	r3, [r7, #28]
  4051c0:	021b      	lsls	r3, r3, #8
  4051c2:	61fb      	str	r3, [r7, #28]
		goto uhi_cdc_getc_process_one_byte;
  4051c4:	e7c7      	b.n	405156 <uhi_cdc_getc+0x36>
	}
	return rx_data;
  4051c6:	69fb      	ldr	r3, [r7, #28]
}
  4051c8:	4618      	mov	r0, r3
  4051ca:	3720      	adds	r7, #32
  4051cc:	46bd      	mov	sp, r7
  4051ce:	bd80      	pop	{r7, pc}
  4051d0:	00404b29 	.word	0x00404b29
  4051d4:	00404c71 	.word	0x00404c71

004051d8 <uhi_cdc_read_buf>:

iram_size_t uhi_cdc_read_buf(uint8_t port, void* buf, iram_size_t size)
{
  4051d8:	b580      	push	{r7, lr}
  4051da:	b088      	sub	sp, #32
  4051dc:	af00      	add	r7, sp, #0
  4051de:	4603      	mov	r3, r0
  4051e0:	60b9      	str	r1, [r7, #8]
  4051e2:	607a      	str	r2, [r7, #4]
  4051e4:	73fb      	strb	r3, [r7, #15]
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *cdc_buf;
	iram_size_t copy_nb;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  4051e6:	7bfb      	ldrb	r3, [r7, #15]
  4051e8:	4618      	mov	r0, r3
  4051ea:	4b2d      	ldr	r3, [pc, #180]	; (4052a0 <uhi_cdc_read_buf+0xc8>)
  4051ec:	4798      	blx	r3
  4051ee:	61b8      	str	r0, [r7, #24]
	if (ptr_port == NULL) {
  4051f0:	69bb      	ldr	r3, [r7, #24]
  4051f2:	2b00      	cmp	r3, #0
  4051f4:	d101      	bne.n	4051fa <uhi_cdc_read_buf+0x22>
		return false;
  4051f6:	2300      	movs	r3, #0
  4051f8:	e04d      	b.n	405296 <uhi_cdc_read_buf+0xbe>
	}
	line = &ptr_port->line_rx;
  4051fa:	69bb      	ldr	r3, [r7, #24]
  4051fc:	330c      	adds	r3, #12
  4051fe:	617b      	str	r3, [r7, #20]


uhi_cdc_read_buf_loop_wait:
	// Check available data
	cdc_buf = &line->buffer[line->buf_sel];
  405200:	697b      	ldr	r3, [r7, #20]
  405202:	791b      	ldrb	r3, [r3, #4]
  405204:	b2db      	uxtb	r3, r3
  405206:	3301      	adds	r3, #1
  405208:	00db      	lsls	r3, r3, #3
  40520a:	697a      	ldr	r2, [r7, #20]
  40520c:	4413      	add	r3, r2
  40520e:	613b      	str	r3, [r7, #16]
	while (cdc_buf->pos >= cdc_buf->nb) {
  405210:	bf00      	nop
  405212:	693b      	ldr	r3, [r7, #16]
  405214:	881a      	ldrh	r2, [r3, #0]
  405216:	693b      	ldr	r3, [r7, #16]
  405218:	885b      	ldrh	r3, [r3, #2]
  40521a:	429a      	cmp	r2, r3
  40521c:	d30c      	bcc.n	405238 <uhi_cdc_read_buf+0x60>
		if (NULL == uhi_cdc_get_port(port)) {
  40521e:	7bfb      	ldrb	r3, [r7, #15]
  405220:	4618      	mov	r0, r3
  405222:	4b1f      	ldr	r3, [pc, #124]	; (4052a0 <uhi_cdc_read_buf+0xc8>)
  405224:	4798      	blx	r3
  405226:	4603      	mov	r3, r0
  405228:	2b00      	cmp	r3, #0
  40522a:	d101      	bne.n	405230 <uhi_cdc_read_buf+0x58>
			return 0;
  40522c:	2300      	movs	r3, #0
  40522e:	e032      	b.n	405296 <uhi_cdc_read_buf+0xbe>
		}
		uhi_cdc_rx_update(line);
  405230:	6978      	ldr	r0, [r7, #20]
  405232:	4b1c      	ldr	r3, [pc, #112]	; (4052a4 <uhi_cdc_read_buf+0xcc>)
  405234:	4798      	blx	r3
		goto uhi_cdc_read_buf_loop_wait;
  405236:	e7e3      	b.n	405200 <uhi_cdc_read_buf+0x28>
	}

	// Read data
	copy_nb = cdc_buf->nb - cdc_buf->pos;
  405238:	693b      	ldr	r3, [r7, #16]
  40523a:	885b      	ldrh	r3, [r3, #2]
  40523c:	461a      	mov	r2, r3
  40523e:	693b      	ldr	r3, [r7, #16]
  405240:	881b      	ldrh	r3, [r3, #0]
  405242:	1ad3      	subs	r3, r2, r3
  405244:	61fb      	str	r3, [r7, #28]
	if (copy_nb > size) {
  405246:	69fa      	ldr	r2, [r7, #28]
  405248:	687b      	ldr	r3, [r7, #4]
  40524a:	429a      	cmp	r2, r3
  40524c:	d901      	bls.n	405252 <uhi_cdc_read_buf+0x7a>
		copy_nb = size;
  40524e:	687b      	ldr	r3, [r7, #4]
  405250:	61fb      	str	r3, [r7, #28]
	}
	memcpy(buf, &cdc_buf->ptr[cdc_buf->pos], copy_nb);
  405252:	693b      	ldr	r3, [r7, #16]
  405254:	685b      	ldr	r3, [r3, #4]
  405256:	693a      	ldr	r2, [r7, #16]
  405258:	8812      	ldrh	r2, [r2, #0]
  40525a:	4413      	add	r3, r2
  40525c:	69fa      	ldr	r2, [r7, #28]
  40525e:	4619      	mov	r1, r3
  405260:	68b8      	ldr	r0, [r7, #8]
  405262:	4b11      	ldr	r3, [pc, #68]	; (4052a8 <uhi_cdc_read_buf+0xd0>)
  405264:	4798      	blx	r3
	cdc_buf->pos += copy_nb;
  405266:	693b      	ldr	r3, [r7, #16]
  405268:	881a      	ldrh	r2, [r3, #0]
  40526a:	69fb      	ldr	r3, [r7, #28]
  40526c:	b29b      	uxth	r3, r3
  40526e:	4413      	add	r3, r2
  405270:	b29a      	uxth	r2, r3
  405272:	693b      	ldr	r3, [r7, #16]
  405274:	801a      	strh	r2, [r3, #0]
	buf = (uint8_t*)buf + copy_nb;
  405276:	68ba      	ldr	r2, [r7, #8]
  405278:	69fb      	ldr	r3, [r7, #28]
  40527a:	4413      	add	r3, r2
  40527c:	60bb      	str	r3, [r7, #8]
	size -= copy_nb;
  40527e:	687a      	ldr	r2, [r7, #4]
  405280:	69fb      	ldr	r3, [r7, #28]
  405282:	1ad3      	subs	r3, r2, r3
  405284:	607b      	str	r3, [r7, #4]

	uhi_cdc_rx_update(line);
  405286:	6978      	ldr	r0, [r7, #20]
  405288:	4b06      	ldr	r3, [pc, #24]	; (4052a4 <uhi_cdc_read_buf+0xcc>)
  40528a:	4798      	blx	r3

	if (size) {
  40528c:	687b      	ldr	r3, [r7, #4]
  40528e:	2b00      	cmp	r3, #0
  405290:	d000      	beq.n	405294 <uhi_cdc_read_buf+0xbc>
		goto uhi_cdc_read_buf_loop_wait;
  405292:	e7b5      	b.n	405200 <uhi_cdc_read_buf+0x28>
	}
	return 0;
  405294:	2300      	movs	r3, #0
}
  405296:	4618      	mov	r0, r3
  405298:	3720      	adds	r7, #32
  40529a:	46bd      	mov	sp, r7
  40529c:	bd80      	pop	{r7, pc}
  40529e:	bf00      	nop
  4052a0:	00404b29 	.word	0x00404b29
  4052a4:	00404c71 	.word	0x00404c71
  4052a8:	0040ac8d 	.word	0x0040ac8d

004052ac <uhi_cdc_is_tx_ready>:


bool uhi_cdc_is_tx_ready(uint8_t port)
{
  4052ac:	b580      	push	{r7, lr}
  4052ae:	b084      	sub	sp, #16
  4052b0:	af00      	add	r7, sp, #0
  4052b2:	4603      	mov	r3, r0
  4052b4:	71fb      	strb	r3, [r7, #7]
	uhi_cdc_port_t *ptr_port;
	uhi_cdc_line_t *line;

	ptr_port = uhi_cdc_get_port(port);
  4052b6:	79fb      	ldrb	r3, [r7, #7]
  4052b8:	4618      	mov	r0, r3
  4052ba:	4b0f      	ldr	r3, [pc, #60]	; (4052f8 <uhi_cdc_is_tx_ready+0x4c>)
  4052bc:	4798      	blx	r3
  4052be:	60f8      	str	r0, [r7, #12]
	if (ptr_port == NULL) {
  4052c0:	68fb      	ldr	r3, [r7, #12]
  4052c2:	2b00      	cmp	r3, #0
  4052c4:	d101      	bne.n	4052ca <uhi_cdc_is_tx_ready+0x1e>
		return false;
  4052c6:	2300      	movs	r3, #0
  4052c8:	e011      	b.n	4052ee <uhi_cdc_is_tx_ready+0x42>
	}
	line = &ptr_port->line_tx;
  4052ca:	68fb      	ldr	r3, [r7, #12]
  4052cc:	3324      	adds	r3, #36	; 0x24
  4052ce:	60bb      	str	r3, [r7, #8]

	return (line->buffer_size != line->buffer[line->buf_sel].nb);
  4052d0:	68bb      	ldr	r3, [r7, #8]
  4052d2:	88da      	ldrh	r2, [r3, #6]
  4052d4:	68bb      	ldr	r3, [r7, #8]
  4052d6:	791b      	ldrb	r3, [r3, #4]
  4052d8:	b2db      	uxtb	r3, r3
  4052da:	68b9      	ldr	r1, [r7, #8]
  4052dc:	3301      	adds	r3, #1
  4052de:	00db      	lsls	r3, r3, #3
  4052e0:	440b      	add	r3, r1
  4052e2:	885b      	ldrh	r3, [r3, #2]
  4052e4:	429a      	cmp	r2, r3
  4052e6:	bf14      	ite	ne
  4052e8:	2301      	movne	r3, #1
  4052ea:	2300      	moveq	r3, #0
  4052ec:	b2db      	uxtb	r3, r3
}
  4052ee:	4618      	mov	r0, r3
  4052f0:	3710      	adds	r7, #16
  4052f2:	46bd      	mov	sp, r7
  4052f4:	bd80      	pop	{r7, pc}
  4052f6:	bf00      	nop
  4052f8:	00404b29 	.word	0x00404b29

004052fc <uhi_cdc_putc>:


int uhi_cdc_putc(uint8_t port, int value)
{
  4052fc:	b580      	push	{r7, lr}
  4052fe:	b088      	sub	sp, #32
  405300:	af00      	add	r7, sp, #0
  405302:	4603      	mov	r3, r0
  405304:	6039      	str	r1, [r7, #0]
  405306:	71fb      	strb	r3, [r7, #7]
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *buf;
	bool b_databit_9;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  405308:	79fb      	ldrb	r3, [r7, #7]
  40530a:	4618      	mov	r0, r3
  40530c:	4b28      	ldr	r3, [pc, #160]	; (4053b0 <uhi_cdc_putc+0xb4>)
  40530e:	4798      	blx	r3
  405310:	61b8      	str	r0, [r7, #24]
	if (ptr_port == NULL) {
  405312:	69bb      	ldr	r3, [r7, #24]
  405314:	2b00      	cmp	r3, #0
  405316:	d101      	bne.n	40531c <uhi_cdc_putc+0x20>
		return false;
  405318:	2300      	movs	r3, #0
  40531a:	e045      	b.n	4053a8 <uhi_cdc_putc+0xac>
	}
	line = &ptr_port->line_tx;
  40531c:	69bb      	ldr	r3, [r7, #24]
  40531e:	3324      	adds	r3, #36	; 0x24
  405320:	617b      	str	r3, [r7, #20]

	b_databit_9 = (9 == ptr_port->conf.bDataBits);
  405322:	69bb      	ldr	r3, [r7, #24]
  405324:	799b      	ldrb	r3, [r3, #6]
  405326:	2b09      	cmp	r3, #9
  405328:	bf0c      	ite	eq
  40532a:	2301      	moveq	r3, #1
  40532c:	2300      	movne	r3, #0
  40532e:	77fb      	strb	r3, [r7, #31]

uhi_cdc_putc_process_one_byte:
	// Check available space
	buf = &line->buffer[line->buf_sel];
  405330:	697b      	ldr	r3, [r7, #20]
  405332:	791b      	ldrb	r3, [r3, #4]
  405334:	b2db      	uxtb	r3, r3
  405336:	3301      	adds	r3, #1
  405338:	00db      	lsls	r3, r3, #3
  40533a:	697a      	ldr	r2, [r7, #20]
  40533c:	4413      	add	r3, r2
  40533e:	613b      	str	r3, [r7, #16]
	while (line->buffer_size == buf->nb) {
  405340:	bf00      	nop
  405342:	697b      	ldr	r3, [r7, #20]
  405344:	88da      	ldrh	r2, [r3, #6]
  405346:	693b      	ldr	r3, [r7, #16]
  405348:	885b      	ldrh	r3, [r3, #2]
  40534a:	429a      	cmp	r2, r3
  40534c:	d108      	bne.n	405360 <uhi_cdc_putc+0x64>
		if (NULL == uhi_cdc_get_port(port)) {
  40534e:	79fb      	ldrb	r3, [r7, #7]
  405350:	4618      	mov	r0, r3
  405352:	4b17      	ldr	r3, [pc, #92]	; (4053b0 <uhi_cdc_putc+0xb4>)
  405354:	4798      	blx	r3
  405356:	4603      	mov	r3, r0
  405358:	2b00      	cmp	r3, #0
  40535a:	d1e9      	bne.n	405330 <uhi_cdc_putc+0x34>
			return false;
  40535c:	2300      	movs	r3, #0
  40535e:	e023      	b.n	4053a8 <uhi_cdc_putc+0xac>
		}
		goto uhi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
  405360:	4b14      	ldr	r3, [pc, #80]	; (4053b4 <uhi_cdc_putc+0xb8>)
  405362:	4798      	blx	r3
  405364:	60f8      	str	r0, [r7, #12]
	buf = &line->buffer[line->buf_sel];
  405366:	697b      	ldr	r3, [r7, #20]
  405368:	791b      	ldrb	r3, [r3, #4]
  40536a:	b2db      	uxtb	r3, r3
  40536c:	3301      	adds	r3, #1
  40536e:	00db      	lsls	r3, r3, #3
  405370:	697a      	ldr	r2, [r7, #20]
  405372:	4413      	add	r3, r2
  405374:	613b      	str	r3, [r7, #16]
	buf->ptr[buf->nb++] = value;
  405376:	693b      	ldr	r3, [r7, #16]
  405378:	685a      	ldr	r2, [r3, #4]
  40537a:	693b      	ldr	r3, [r7, #16]
  40537c:	885b      	ldrh	r3, [r3, #2]
  40537e:	1c59      	adds	r1, r3, #1
  405380:	b288      	uxth	r0, r1
  405382:	6939      	ldr	r1, [r7, #16]
  405384:	8048      	strh	r0, [r1, #2]
  405386:	4413      	add	r3, r2
  405388:	683a      	ldr	r2, [r7, #0]
  40538a:	b2d2      	uxtb	r2, r2
  40538c:	701a      	strb	r2, [r3, #0]
	cpu_irq_restore(flags);
  40538e:	68f8      	ldr	r0, [r7, #12]
  405390:	4b09      	ldr	r3, [pc, #36]	; (4053b8 <uhi_cdc_putc+0xbc>)
  405392:	4798      	blx	r3

	if (b_databit_9) {
  405394:	7ffb      	ldrb	r3, [r7, #31]
  405396:	2b00      	cmp	r3, #0
  405398:	d005      	beq.n	4053a6 <uhi_cdc_putc+0xaa>
		// Send MSB
		b_databit_9 = false;
  40539a:	2300      	movs	r3, #0
  40539c:	77fb      	strb	r3, [r7, #31]
		value = value >> 8;
  40539e:	683b      	ldr	r3, [r7, #0]
  4053a0:	121b      	asrs	r3, r3, #8
  4053a2:	603b      	str	r3, [r7, #0]
		goto uhi_cdc_putc_process_one_byte;
  4053a4:	e7c4      	b.n	405330 <uhi_cdc_putc+0x34>
	}
	return true;
  4053a6:	2301      	movs	r3, #1
}
  4053a8:	4618      	mov	r0, r3
  4053aa:	3720      	adds	r7, #32
  4053ac:	46bd      	mov	sp, r7
  4053ae:	bd80      	pop	{r7, pc}
  4053b0:	00404b29 	.word	0x00404b29
  4053b4:	004044b9 	.word	0x004044b9
  4053b8:	00404511 	.word	0x00404511

004053bc <uhi_cdc_write_buf>:

iram_size_t uhi_cdc_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
  4053bc:	b580      	push	{r7, lr}
  4053be:	b08a      	sub	sp, #40	; 0x28
  4053c0:	af00      	add	r7, sp, #0
  4053c2:	4603      	mov	r3, r0
  4053c4:	60b9      	str	r1, [r7, #8]
  4053c6:	607a      	str	r2, [r7, #4]
  4053c8:	73fb      	strb	r3, [r7, #15]
	uhi_cdc_line_t *line;
	uhi_cdc_buf_t *cdc_buf;
	iram_size_t copy_nb;

	// Select port
	ptr_port = uhi_cdc_get_port(port);
  4053ca:	7bfb      	ldrb	r3, [r7, #15]
  4053cc:	4618      	mov	r0, r3
  4053ce:	4b34      	ldr	r3, [pc, #208]	; (4054a0 <uhi_cdc_write_buf+0xe4>)
  4053d0:	4798      	blx	r3
  4053d2:	6238      	str	r0, [r7, #32]
	if (ptr_port == NULL) {
  4053d4:	6a3b      	ldr	r3, [r7, #32]
  4053d6:	2b00      	cmp	r3, #0
  4053d8:	d101      	bne.n	4053de <uhi_cdc_write_buf+0x22>
		return false;
  4053da:	2300      	movs	r3, #0
  4053dc:	e05b      	b.n	405496 <uhi_cdc_write_buf+0xda>
	}
	line = &ptr_port->line_tx;
  4053de:	6a3b      	ldr	r3, [r7, #32]
  4053e0:	3324      	adds	r3, #36	; 0x24
  4053e2:	61fb      	str	r3, [r7, #28]

	if (9 == ptr_port->conf.bDataBits) {
  4053e4:	6a3b      	ldr	r3, [r7, #32]
  4053e6:	799b      	ldrb	r3, [r3, #6]
  4053e8:	2b09      	cmp	r3, #9
  4053ea:	d102      	bne.n	4053f2 <uhi_cdc_write_buf+0x36>
		size *=2;
  4053ec:	687b      	ldr	r3, [r7, #4]
  4053ee:	005b      	lsls	r3, r3, #1
  4053f0:	607b      	str	r3, [r7, #4]
	}

uhi_cdc_write_buf_loop_wait:
	// Check available space
	cdc_buf = &line->buffer[line->buf_sel];
  4053f2:	69fb      	ldr	r3, [r7, #28]
  4053f4:	791b      	ldrb	r3, [r3, #4]
  4053f6:	b2db      	uxtb	r3, r3
  4053f8:	3301      	adds	r3, #1
  4053fa:	00db      	lsls	r3, r3, #3
  4053fc:	69fa      	ldr	r2, [r7, #28]
  4053fe:	4413      	add	r3, r2
  405400:	61bb      	str	r3, [r7, #24]
	while (line->buffer_size == cdc_buf->nb) {
  405402:	bf00      	nop
  405404:	69fb      	ldr	r3, [r7, #28]
  405406:	88da      	ldrh	r2, [r3, #6]
  405408:	69bb      	ldr	r3, [r7, #24]
  40540a:	885b      	ldrh	r3, [r3, #2]
  40540c:	429a      	cmp	r2, r3
  40540e:	d108      	bne.n	405422 <uhi_cdc_write_buf+0x66>
		if (NULL == uhi_cdc_get_port(port)) {
  405410:	7bfb      	ldrb	r3, [r7, #15]
  405412:	4618      	mov	r0, r3
  405414:	4b22      	ldr	r3, [pc, #136]	; (4054a0 <uhi_cdc_write_buf+0xe4>)
  405416:	4798      	blx	r3
  405418:	4603      	mov	r3, r0
  40541a:	2b00      	cmp	r3, #0
  40541c:	d1e9      	bne.n	4053f2 <uhi_cdc_write_buf+0x36>
			return 0;
  40541e:	2300      	movs	r3, #0
  405420:	e039      	b.n	405496 <uhi_cdc_write_buf+0xda>
		}
		goto uhi_cdc_write_buf_loop_wait;
	}

	// Write value
	flags = cpu_irq_save();
  405422:	4b20      	ldr	r3, [pc, #128]	; (4054a4 <uhi_cdc_write_buf+0xe8>)
  405424:	4798      	blx	r3
  405426:	6178      	str	r0, [r7, #20]
	cdc_buf = &line->buffer[line->buf_sel];
  405428:	69fb      	ldr	r3, [r7, #28]
  40542a:	791b      	ldrb	r3, [r3, #4]
  40542c:	b2db      	uxtb	r3, r3
  40542e:	3301      	adds	r3, #1
  405430:	00db      	lsls	r3, r3, #3
  405432:	69fa      	ldr	r2, [r7, #28]
  405434:	4413      	add	r3, r2
  405436:	61bb      	str	r3, [r7, #24]
	copy_nb = line->buffer_size - cdc_buf->nb;
  405438:	69fb      	ldr	r3, [r7, #28]
  40543a:	88db      	ldrh	r3, [r3, #6]
  40543c:	461a      	mov	r2, r3
  40543e:	69bb      	ldr	r3, [r7, #24]
  405440:	885b      	ldrh	r3, [r3, #2]
  405442:	1ad3      	subs	r3, r2, r3
  405444:	627b      	str	r3, [r7, #36]	; 0x24
	if (copy_nb>size) {
  405446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  405448:	687b      	ldr	r3, [r7, #4]
  40544a:	429a      	cmp	r2, r3
  40544c:	d901      	bls.n	405452 <uhi_cdc_write_buf+0x96>
		copy_nb = size;
  40544e:	687b      	ldr	r3, [r7, #4]
  405450:	627b      	str	r3, [r7, #36]	; 0x24
	}
	memcpy(&cdc_buf->ptr[cdc_buf->nb], buf, copy_nb);
  405452:	69bb      	ldr	r3, [r7, #24]
  405454:	685b      	ldr	r3, [r3, #4]
  405456:	69ba      	ldr	r2, [r7, #24]
  405458:	8852      	ldrh	r2, [r2, #2]
  40545a:	4413      	add	r3, r2
  40545c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40545e:	68b9      	ldr	r1, [r7, #8]
  405460:	4618      	mov	r0, r3
  405462:	4b11      	ldr	r3, [pc, #68]	; (4054a8 <uhi_cdc_write_buf+0xec>)
  405464:	4798      	blx	r3
	cdc_buf->nb += copy_nb;
  405466:	69bb      	ldr	r3, [r7, #24]
  405468:	885a      	ldrh	r2, [r3, #2]
  40546a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40546c:	b29b      	uxth	r3, r3
  40546e:	4413      	add	r3, r2
  405470:	b29a      	uxth	r2, r3
  405472:	69bb      	ldr	r3, [r7, #24]
  405474:	805a      	strh	r2, [r3, #2]
	cpu_irq_restore(flags);
  405476:	6978      	ldr	r0, [r7, #20]
  405478:	4b0c      	ldr	r3, [pc, #48]	; (4054ac <uhi_cdc_write_buf+0xf0>)
  40547a:	4798      	blx	r3

	// Update buffer pointer
	buf = (uint8_t*)buf + copy_nb;
  40547c:	68ba      	ldr	r2, [r7, #8]
  40547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405480:	4413      	add	r3, r2
  405482:	60bb      	str	r3, [r7, #8]
	size -= copy_nb;
  405484:	687a      	ldr	r2, [r7, #4]
  405486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405488:	1ad3      	subs	r3, r2, r3
  40548a:	607b      	str	r3, [r7, #4]

	if (size) {
  40548c:	687b      	ldr	r3, [r7, #4]
  40548e:	2b00      	cmp	r3, #0
  405490:	d000      	beq.n	405494 <uhi_cdc_write_buf+0xd8>
		goto uhi_cdc_write_buf_loop_wait;
  405492:	e7ae      	b.n	4053f2 <uhi_cdc_write_buf+0x36>
	}

	return 0;
  405494:	2300      	movs	r3, #0
}
  405496:	4618      	mov	r0, r3
  405498:	3728      	adds	r7, #40	; 0x28
  40549a:	46bd      	mov	sp, r7
  40549c:	bd80      	pop	{r7, pc}
  40549e:	bf00      	nop
  4054a0:	00404b29 	.word	0x00404b29
  4054a4:	004044b9 	.word	0x004044b9
  4054a8:	0040ac8d 	.word	0x0040ac8d
  4054ac:	00404511 	.word	0x00404511

004054b0 <uhc_enable_timeout_callback>:
 * \param timeout  value of timeout (ms)
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
  4054b0:	b480      	push	{r7}
  4054b2:	b083      	sub	sp, #12
  4054b4:	af00      	add	r7, sp, #0
  4054b6:	4603      	mov	r3, r0
  4054b8:	6039      	str	r1, [r7, #0]
  4054ba:	71fb      	strb	r3, [r7, #7]
	uhc_sof_timeout_callback = callback;
  4054bc:	4a05      	ldr	r2, [pc, #20]	; (4054d4 <uhc_enable_timeout_callback+0x24>)
  4054be:	683b      	ldr	r3, [r7, #0]
  4054c0:	6013      	str	r3, [r2, #0]
	uhc_sof_timeout = timeout;
  4054c2:	4a05      	ldr	r2, [pc, #20]	; (4054d8 <uhc_enable_timeout_callback+0x28>)
  4054c4:	79fb      	ldrb	r3, [r7, #7]
  4054c6:	7013      	strb	r3, [r2, #0]
}
  4054c8:	bf00      	nop
  4054ca:	370c      	adds	r7, #12
  4054cc:	46bd      	mov	sp, r7
  4054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054d2:	4770      	bx	lr
  4054d4:	200195f0 	.word	0x200195f0
  4054d8:	2001c53a 	.word	0x2001c53a

004054dc <uhc_enumeration_suspend>:
/**
 * \brief Enters a specific device in USB suspend mode
 * Suspend the USB line or a port on USB hub.
 */
static void uhc_enumeration_suspend(void)
{
  4054dc:	b580      	push	{r7, lr}
  4054de:	af00      	add	r7, sp, #0
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
  4054e0:	4b01      	ldr	r3, [pc, #4]	; (4054e8 <uhc_enumeration_suspend+0xc>)
  4054e2:	4798      	blx	r3
	}
}
  4054e4:	bf00      	nop
  4054e6:	bd80      	pop	{r7, pc}
  4054e8:	00408569 	.word	0x00408569

004054ec <uhc_enumeration_reset>:
 * \brief Sends the USB Reset signal on the USB line of a device
 *
 * \param callback Callback to call at the end of Reset signal
 */
static void uhc_enumeration_reset(uhd_callback_reset_t callback)
{
  4054ec:	b580      	push	{r7, lr}
  4054ee:	b082      	sub	sp, #8
  4054f0:	af00      	add	r7, sp, #0
  4054f2:	6078      	str	r0, [r7, #4]
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
  4054f4:	6878      	ldr	r0, [r7, #4]
  4054f6:	4b03      	ldr	r3, [pc, #12]	; (405504 <uhc_enumeration_reset+0x18>)
  4054f8:	4798      	blx	r3
	}
}
  4054fa:	bf00      	nop
  4054fc:	3708      	adds	r7, #8
  4054fe:	46bd      	mov	sp, r7
  405500:	bd80      	pop	{r7, pc}
  405502:	bf00      	nop
  405504:	00408545 	.word	0x00408545

00405508 <uhc_connection_tree>:
 *
 * \param b_plug   true, if it is a device connection
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
  405508:	b580      	push	{r7, lr}
  40550a:	b084      	sub	sp, #16
  40550c:	af00      	add	r7, sp, #0
  40550e:	4603      	mov	r3, r0
  405510:	6039      	str	r1, [r7, #0]
  405512:	71fb      	strb	r3, [r7, #7]
	if (b_plug) {
  405514:	79fb      	ldrb	r3, [r7, #7]
  405516:	2b00      	cmp	r3, #0
  405518:	d00f      	beq.n	40553a <uhc_connection_tree+0x32>
		uhc_enum_try = 1;
  40551a:	4b21      	ldr	r3, [pc, #132]	; (4055a0 <uhc_connection_tree+0x98>)
  40551c:	2201      	movs	r2, #1
  40551e:	701a      	strb	r2, [r3, #0]
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
  405520:	4b20      	ldr	r3, [pc, #128]	; (4055a4 <uhc_connection_tree+0x9c>)
  405522:	2200      	movs	r2, #0
  405524:	615a      	str	r2, [r3, #20]
		uhc_dev_enum->address = 0;
  405526:	4b1f      	ldr	r3, [pc, #124]	; (4055a4 <uhc_connection_tree+0x9c>)
  405528:	2200      	movs	r2, #0
  40552a:	749a      	strb	r2, [r3, #18]
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
  40552c:	2101      	movs	r1, #1
  40552e:	481d      	ldr	r0, [pc, #116]	; (4055a4 <uhc_connection_tree+0x9c>)
  405530:	4b1d      	ldr	r3, [pc, #116]	; (4055a8 <uhc_connection_tree+0xa0>)
  405532:	4798      	blx	r3
		uhc_enumeration_step1();
  405534:	4b1d      	ldr	r3, [pc, #116]	; (4055ac <uhc_connection_tree+0xa4>)
  405536:	4798      	blx	r3
			dev->next->prev = dev->prev;
			free(dev);
		}
#endif
	}
}
  405538:	e02d      	b.n	405596 <uhc_connection_tree+0x8e>
		uhc_dev_enum->conf_desc = NULL;
		uhc_dev_enum->address = 0;
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
		uhc_enumeration_step1();
	} else {
		if (uhc_dev_enum == dev) {
  40553a:	683b      	ldr	r3, [r7, #0]
  40553c:	4a19      	ldr	r2, [pc, #100]	; (4055a4 <uhc_connection_tree+0x9c>)
  40553e:	4293      	cmp	r3, r2
  405540:	d102      	bne.n	405548 <uhc_connection_tree+0x40>
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
  405542:	4b1b      	ldr	r3, [pc, #108]	; (4055b0 <uhc_connection_tree+0xa8>)
  405544:	2200      	movs	r2, #0
  405546:	701a      	strb	r2, [r3, #0]
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
  405548:	683b      	ldr	r3, [r7, #0]
  40554a:	7c9b      	ldrb	r3, [r3, #18]
  40554c:	21ff      	movs	r1, #255	; 0xff
  40554e:	4618      	mov	r0, r3
  405550:	4b18      	ldr	r3, [pc, #96]	; (4055b4 <uhc_connection_tree+0xac>)
  405552:	4798      	blx	r3

		// Disable all USB interfaces (this includes HUB interface)
		for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405554:	2300      	movs	r3, #0
  405556:	73fb      	strb	r3, [r7, #15]
  405558:	e00a      	b.n	405570 <uhc_connection_tree+0x68>
			uhc_uhis[i].uninstall(dev);
  40555a:	7bfb      	ldrb	r3, [r7, #15]
  40555c:	4a16      	ldr	r2, [pc, #88]	; (4055b8 <uhc_connection_tree+0xb0>)
  40555e:	011b      	lsls	r3, r3, #4
  405560:	4413      	add	r3, r2
  405562:	3308      	adds	r3, #8
  405564:	681b      	ldr	r3, [r3, #0]
  405566:	6838      	ldr	r0, [r7, #0]
  405568:	4798      	blx	r3
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);

		// Disable all USB interfaces (this includes HUB interface)
		for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  40556a:	7bfb      	ldrb	r3, [r7, #15]
  40556c:	3301      	adds	r3, #1
  40556e:	73fb      	strb	r3, [r7, #15]
  405570:	7bfb      	ldrb	r3, [r7, #15]
  405572:	2b00      	cmp	r3, #0
  405574:	d0f1      	beq.n	40555a <uhc_connection_tree+0x52>
			uhc_uhis[i].uninstall(dev);
		}

		UHC_CONNECTION_EVENT(dev, false);
  405576:	2100      	movs	r1, #0
  405578:	6838      	ldr	r0, [r7, #0]
  40557a:	4b0b      	ldr	r3, [pc, #44]	; (4055a8 <uhc_connection_tree+0xa0>)
  40557c:	4798      	blx	r3
		dev->address = UHC_USB_ADD_NOT_VALID;
  40557e:	683b      	ldr	r3, [r7, #0]
  405580:	22ff      	movs	r2, #255	; 0xff
  405582:	749a      	strb	r2, [r3, #18]
		// Free USB configuration descriptor buffer
		if (dev->conf_desc != NULL) {
  405584:	683b      	ldr	r3, [r7, #0]
  405586:	695b      	ldr	r3, [r3, #20]
  405588:	2b00      	cmp	r3, #0
  40558a:	d004      	beq.n	405596 <uhc_connection_tree+0x8e>
			free(dev->conf_desc);
  40558c:	683b      	ldr	r3, [r7, #0]
  40558e:	695b      	ldr	r3, [r3, #20]
  405590:	4618      	mov	r0, r3
  405592:	4b0a      	ldr	r3, [pc, #40]	; (4055bc <uhc_connection_tree+0xb4>)
  405594:	4798      	blx	r3
			dev->next->prev = dev->prev;
			free(dev);
		}
#endif
	}
}
  405596:	bf00      	nop
  405598:	3710      	adds	r7, #16
  40559a:	46bd      	mov	sp, r7
  40559c:	bd80      	pop	{r7, pc}
  40559e:	bf00      	nop
  4055a0:	200195ec 	.word	0x200195ec
  4055a4:	200195d4 	.word	0x200195d4
  4055a8:	00403eb1 	.word	0x00403eb1
  4055ac:	004055c1 	.word	0x004055c1
  4055b0:	2001c53a 	.word	0x2001c53a
  4055b4:	004086f9 	.word	0x004086f9
  4055b8:	20000120 	.word	0x20000120
  4055bc:	0040a6a9 	.word	0x0040a6a9

004055c0 <uhc_enumeration_step1>:
/**
 * \brief Device enumeration step 1
 * Reset USB line.
 */
static void uhc_enumeration_step1(void)
{
  4055c0:	b580      	push	{r7, lr}
  4055c2:	af00      	add	r7, sp, #0
	uhc_enumeration_reset(uhc_enumeration_step2);
  4055c4:	4802      	ldr	r0, [pc, #8]	; (4055d0 <uhc_enumeration_step1+0x10>)
  4055c6:	4b03      	ldr	r3, [pc, #12]	; (4055d4 <uhc_enumeration_step1+0x14>)
  4055c8:	4798      	blx	r3
}
  4055ca:	bf00      	nop
  4055cc:	bd80      	pop	{r7, pc}
  4055ce:	bf00      	nop
  4055d0:	004055d9 	.word	0x004055d9
  4055d4:	004054ed 	.word	0x004054ed

004055d8 <uhc_enumeration_step2>:
/**
 * \brief Device enumeration step 2
 * Lets USB line in IDLE state during 20ms.
 */
static void uhc_enumeration_step2(void)
{
  4055d8:	b580      	push	{r7, lr}
  4055da:	af00      	add	r7, sp, #0
	uhc_enable_timeout_callback(20, uhc_enumeration_step3);
  4055dc:	4902      	ldr	r1, [pc, #8]	; (4055e8 <uhc_enumeration_step2+0x10>)
  4055de:	2014      	movs	r0, #20
  4055e0:	4b02      	ldr	r3, [pc, #8]	; (4055ec <uhc_enumeration_step2+0x14>)
  4055e2:	4798      	blx	r3
}
  4055e4:	bf00      	nop
  4055e6:	bd80      	pop	{r7, pc}
  4055e8:	004055f1 	.word	0x004055f1
  4055ec:	004054b1 	.word	0x004054b1

004055f0 <uhc_enumeration_step3>:
/**
 * \brief Device enumeration step 3
 * Reset USB line.
 */
static void uhc_enumeration_step3(void)
{
  4055f0:	b580      	push	{r7, lr}
  4055f2:	af00      	add	r7, sp, #0
	uhc_enumeration_reset(uhc_enumeration_step4);
  4055f4:	4802      	ldr	r0, [pc, #8]	; (405600 <uhc_enumeration_step3+0x10>)
  4055f6:	4b03      	ldr	r3, [pc, #12]	; (405604 <uhc_enumeration_step3+0x14>)
  4055f8:	4798      	blx	r3
}
  4055fa:	bf00      	nop
  4055fc:	bd80      	pop	{r7, pc}
  4055fe:	bf00      	nop
  405600:	00405609 	.word	0x00405609
  405604:	004054ed 	.word	0x004054ed

00405608 <uhc_enumeration_step4>:
/**
 * \brief Device enumeration step 4
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step4(void)
{
  405608:	b580      	push	{r7, lr}
  40560a:	af00      	add	r7, sp, #0
	uhc_dev_enum->speed = uhd_get_speed();
  40560c:	4b05      	ldr	r3, [pc, #20]	; (405624 <uhc_enumeration_step4+0x1c>)
  40560e:	4798      	blx	r3
  405610:	4603      	mov	r3, r0
  405612:	461a      	mov	r2, r3
  405614:	4b04      	ldr	r3, [pc, #16]	; (405628 <uhc_enumeration_step4+0x20>)
  405616:	74da      	strb	r2, [r3, #19]
	uhc_enable_timeout_callback(100, uhc_enumeration_step5);
  405618:	4904      	ldr	r1, [pc, #16]	; (40562c <uhc_enumeration_step4+0x24>)
  40561a:	2064      	movs	r0, #100	; 0x64
  40561c:	4b04      	ldr	r3, [pc, #16]	; (405630 <uhc_enumeration_step4+0x28>)
  40561e:	4798      	blx	r3
}
  405620:	bf00      	nop
  405622:	bd80      	pop	{r7, pc}
  405624:	004084f9 	.word	0x004084f9
  405628:	200195d4 	.word	0x200195d4
  40562c:	00405635 	.word	0x00405635
  405630:	004054b1 	.word	0x004054b1

00405634 <uhc_enumeration_step5>:
 * Requests the USB device descriptor.
 * This setup request can be aborted
 * because the control endpoint size is unknown.
 */
static void uhc_enumeration_step5(void)
{
  405634:	b590      	push	{r4, r7, lr}
  405636:	b085      	sub	sp, #20
  405638:	af02      	add	r7, sp, #8
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
  40563a:	2380      	movs	r3, #128	; 0x80
  40563c:	703b      	strb	r3, [r7, #0]
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
  40563e:	2306      	movs	r3, #6
  405640:	707b      	strb	r3, [r7, #1]
	req.wValue = (USB_DT_DEVICE << 8);
  405642:	f44f 7380 	mov.w	r3, #256	; 0x100
  405646:	807b      	strh	r3, [r7, #2]
	req.wIndex = 0;
  405648:	2300      	movs	r3, #0
  40564a:	80bb      	strh	r3, [r7, #4]
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
  40564c:	2308      	movs	r3, #8
  40564e:	80fb      	strh	r3, [r7, #6]
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
  405650:	2100      	movs	r1, #0
  405652:	2000      	movs	r0, #0
  405654:	4b13      	ldr	r3, [pc, #76]	; (4056a4 <uhc_enumeration_step5+0x70>)
  405656:	4798      	blx	r3
	if (!uhd_ep0_alloc(0, 64)) {
  405658:	2140      	movs	r1, #64	; 0x40
  40565a:	2000      	movs	r0, #0
  40565c:	4b12      	ldr	r3, [pc, #72]	; (4056a8 <uhc_enumeration_step5+0x74>)
  40565e:	4798      	blx	r3
  405660:	4603      	mov	r3, r0
  405662:	f083 0301 	eor.w	r3, r3, #1
  405666:	b2db      	uxtb	r3, r3
  405668:	2b00      	cmp	r3, #0
  40566a:	d003      	beq.n	405674 <uhc_enumeration_step5+0x40>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
  40566c:	2004      	movs	r0, #4
  40566e:	4b0f      	ldr	r3, [pc, #60]	; (4056ac <uhc_enumeration_step5+0x78>)
  405670:	4798      	blx	r3
		return;
  405672:	e013      	b.n	40569c <uhc_enumeration_step5+0x68>
	}
	if (!uhd_setup_request(0,
  405674:	4639      	mov	r1, r7
  405676:	4b0e      	ldr	r3, [pc, #56]	; (4056b0 <uhc_enumeration_step5+0x7c>)
  405678:	9301      	str	r3, [sp, #4]
  40567a:	2300      	movs	r3, #0
  40567c:	9300      	str	r3, [sp, #0]
  40567e:	2312      	movs	r3, #18
  405680:	4a0c      	ldr	r2, [pc, #48]	; (4056b4 <uhc_enumeration_step5+0x80>)
  405682:	2000      	movs	r0, #0
  405684:	4c0c      	ldr	r4, [pc, #48]	; (4056b8 <uhc_enumeration_step5+0x84>)
  405686:	47a0      	blx	r4
  405688:	4603      	mov	r3, r0
  40568a:	f083 0301 	eor.w	r3, r3, #1
  40568e:	b2db      	uxtb	r3, r3
  405690:	2b00      	cmp	r3, #0
  405692:	d003      	beq.n	40569c <uhc_enumeration_step5+0x68>
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step6)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  405694:	2006      	movs	r0, #6
  405696:	4b05      	ldr	r3, [pc, #20]	; (4056ac <uhc_enumeration_step5+0x78>)
  405698:	4798      	blx	r3
		return;
  40569a:	bf00      	nop
	}
}
  40569c:	370c      	adds	r7, #12
  40569e:	46bd      	mov	sp, r7
  4056a0:	bd90      	pop	{r4, r7, pc}
  4056a2:	bf00      	nop
  4056a4:	004086f9 	.word	0x004086f9
  4056a8:	00408581 	.word	0x00408581
  4056ac:	00405c61 	.word	0x00405c61
  4056b0:	004056bd 	.word	0x004056bd
  4056b4:	200195d4 	.word	0x200195d4
  4056b8:	0040871d 	.word	0x0040871d

004056bc <uhc_enumeration_step6>:
 */
static void uhc_enumeration_step6(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  4056bc:	b580      	push	{r7, lr}
  4056be:	b082      	sub	sp, #8
  4056c0:	af00      	add	r7, sp, #0
  4056c2:	4603      	mov	r3, r0
  4056c4:	71fb      	strb	r3, [r7, #7]
  4056c6:	460b      	mov	r3, r1
  4056c8:	71bb      	strb	r3, [r7, #6]
  4056ca:	4613      	mov	r3, r2
  4056cc:	80bb      	strh	r3, [r7, #4]
	UNUSED(add);
	if ((status != UHD_TRANS_NOERROR) || (payload_trans < 8)
  4056ce:	79bb      	ldrb	r3, [r7, #6]
  4056d0:	2b00      	cmp	r3, #0
  4056d2:	d106      	bne.n	4056e2 <uhc_enumeration_step6+0x26>
  4056d4:	88bb      	ldrh	r3, [r7, #4]
  4056d6:	2b07      	cmp	r3, #7
  4056d8:	d903      	bls.n	4056e2 <uhc_enumeration_step6+0x26>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
  4056da:	4b0a      	ldr	r3, [pc, #40]	; (405704 <uhc_enumeration_step6+0x48>)
  4056dc:	785b      	ldrb	r3, [r3, #1]
  4056de:	2b01      	cmp	r3, #1
  4056e0:	d009      	beq.n	4056f6 <uhc_enumeration_step6+0x3a>
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
  4056e2:	79bb      	ldrb	r3, [r7, #6]
  4056e4:	2b01      	cmp	r3, #1
  4056e6:	d101      	bne.n	4056ec <uhc_enumeration_step6+0x30>
  4056e8:	2307      	movs	r3, #7
  4056ea:	e000      	b.n	4056ee <uhc_enumeration_step6+0x32>
  4056ec:	2303      	movs	r3, #3
  4056ee:	4618      	mov	r0, r3
  4056f0:	4b05      	ldr	r3, [pc, #20]	; (405708 <uhc_enumeration_step6+0x4c>)
  4056f2:	4798      	blx	r3
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
  4056f4:	e003      	b.n	4056fe <uhc_enumeration_step6+0x42>
	}
	// Wait 20ms
	uhc_enable_timeout_callback(20, uhc_enumeration_step7);
  4056f6:	4905      	ldr	r1, [pc, #20]	; (40570c <uhc_enumeration_step6+0x50>)
  4056f8:	2014      	movs	r0, #20
  4056fa:	4b05      	ldr	r3, [pc, #20]	; (405710 <uhc_enumeration_step6+0x54>)
  4056fc:	4798      	blx	r3
}
  4056fe:	3708      	adds	r7, #8
  405700:	46bd      	mov	sp, r7
  405702:	bd80      	pop	{r7, pc}
  405704:	200195d4 	.word	0x200195d4
  405708:	00405c61 	.word	0x00405c61
  40570c:	00405715 	.word	0x00405715
  405710:	004054b1 	.word	0x004054b1

00405714 <uhc_enumeration_step7>:
/**
 * \brief Device enumeration step 7
 * Reset USB line.
 */
static void uhc_enumeration_step7(void)
{
  405714:	b580      	push	{r7, lr}
  405716:	af00      	add	r7, sp, #0
	uhc_enumeration_reset(uhc_enumeration_step8);
  405718:	4802      	ldr	r0, [pc, #8]	; (405724 <uhc_enumeration_step7+0x10>)
  40571a:	4b03      	ldr	r3, [pc, #12]	; (405728 <uhc_enumeration_step7+0x14>)
  40571c:	4798      	blx	r3
}
  40571e:	bf00      	nop
  405720:	bd80      	pop	{r7, pc}
  405722:	bf00      	nop
  405724:	0040572d 	.word	0x0040572d
  405728:	004054ed 	.word	0x004054ed

0040572c <uhc_enumeration_step8>:
/**
 * \brief Device enumeration step 8
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step8(void)
{
  40572c:	b580      	push	{r7, lr}
  40572e:	af00      	add	r7, sp, #0
	// Wait 100ms
	uhc_enable_timeout_callback(100, uhc_enumeration_step9);
  405730:	4902      	ldr	r1, [pc, #8]	; (40573c <uhc_enumeration_step8+0x10>)
  405732:	2064      	movs	r0, #100	; 0x64
  405734:	4b02      	ldr	r3, [pc, #8]	; (405740 <uhc_enumeration_step8+0x14>)
  405736:	4798      	blx	r3
}
  405738:	bf00      	nop
  40573a:	bd80      	pop	{r7, pc}
  40573c:	00405745 	.word	0x00405745
  405740:	004054b1 	.word	0x004054b1

00405744 <uhc_enumeration_step9>:
/**
 * \brief Device enumeration step 9
 * Send a Set address setup request.
 */
static void uhc_enumeration_step9(void)
{
  405744:	b590      	push	{r4, r7, lr}
  405746:	b085      	sub	sp, #20
  405748:	af02      	add	r7, sp, #8
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
  40574a:	2300      	movs	r3, #0
  40574c:	703b      	strb	r3, [r7, #0]
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
  40574e:	2305      	movs	r3, #5
  405750:	707b      	strb	r3, [r7, #1]
		break;
	}
	req.wValue = usb_addr_free;
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
  405752:	2301      	movs	r3, #1
  405754:	807b      	strh	r3, [r7, #2]
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
  405756:	4b19      	ldr	r3, [pc, #100]	; (4057bc <uhc_enumeration_step9+0x78>)
  405758:	2201      	movs	r2, #1
  40575a:	749a      	strb	r2, [r3, #18]
#endif
	req.wIndex = 0;
  40575c:	2300      	movs	r3, #0
  40575e:	80bb      	strh	r3, [r7, #4]
	req.wLength = 0;
  405760:	2300      	movs	r3, #0
  405762:	80fb      	strh	r3, [r7, #6]

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
  405764:	2100      	movs	r1, #0
  405766:	2000      	movs	r0, #0
  405768:	4b15      	ldr	r3, [pc, #84]	; (4057c0 <uhc_enumeration_step9+0x7c>)
  40576a:	4798      	blx	r3
	if (!uhd_ep0_alloc(0, uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
  40576c:	4b13      	ldr	r3, [pc, #76]	; (4057bc <uhc_enumeration_step9+0x78>)
  40576e:	79db      	ldrb	r3, [r3, #7]
  405770:	4619      	mov	r1, r3
  405772:	2000      	movs	r0, #0
  405774:	4b13      	ldr	r3, [pc, #76]	; (4057c4 <uhc_enumeration_step9+0x80>)
  405776:	4798      	blx	r3
  405778:	4603      	mov	r3, r0
  40577a:	f083 0301 	eor.w	r3, r3, #1
  40577e:	b2db      	uxtb	r3, r3
  405780:	2b00      	cmp	r3, #0
  405782:	d003      	beq.n	40578c <uhc_enumeration_step9+0x48>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
  405784:	2004      	movs	r0, #4
  405786:	4b10      	ldr	r3, [pc, #64]	; (4057c8 <uhc_enumeration_step9+0x84>)
  405788:	4798      	blx	r3
		return;
  40578a:	e013      	b.n	4057b4 <uhc_enumeration_step9+0x70>
	}

	if (!uhd_setup_request(0,
  40578c:	4639      	mov	r1, r7
  40578e:	4b0f      	ldr	r3, [pc, #60]	; (4057cc <uhc_enumeration_step9+0x88>)
  405790:	9301      	str	r3, [sp, #4]
  405792:	2300      	movs	r3, #0
  405794:	9300      	str	r3, [sp, #0]
  405796:	2312      	movs	r3, #18
  405798:	4a08      	ldr	r2, [pc, #32]	; (4057bc <uhc_enumeration_step9+0x78>)
  40579a:	2000      	movs	r0, #0
  40579c:	4c0c      	ldr	r4, [pc, #48]	; (4057d0 <uhc_enumeration_step9+0x8c>)
  40579e:	47a0      	blx	r4
  4057a0:	4603      	mov	r3, r0
  4057a2:	f083 0301 	eor.w	r3, r3, #1
  4057a6:	b2db      	uxtb	r3, r3
  4057a8:	2b00      	cmp	r3, #0
  4057aa:	d003      	beq.n	4057b4 <uhc_enumeration_step9+0x70>
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step10)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  4057ac:	2006      	movs	r0, #6
  4057ae:	4b06      	ldr	r3, [pc, #24]	; (4057c8 <uhc_enumeration_step9+0x84>)
  4057b0:	4798      	blx	r3
		return;
  4057b2:	bf00      	nop
	}
}
  4057b4:	370c      	adds	r7, #12
  4057b6:	46bd      	mov	sp, r7
  4057b8:	bd90      	pop	{r4, r7, pc}
  4057ba:	bf00      	nop
  4057bc:	200195d4 	.word	0x200195d4
  4057c0:	004086f9 	.word	0x004086f9
  4057c4:	00408581 	.word	0x00408581
  4057c8:	00405c61 	.word	0x00405c61
  4057cc:	004057d5 	.word	0x004057d5
  4057d0:	0040871d 	.word	0x0040871d

004057d4 <uhc_enumeration_step10>:
 */
static void uhc_enumeration_step10(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  4057d4:	b580      	push	{r7, lr}
  4057d6:	b082      	sub	sp, #8
  4057d8:	af00      	add	r7, sp, #0
  4057da:	4603      	mov	r3, r0
  4057dc:	71fb      	strb	r3, [r7, #7]
  4057de:	460b      	mov	r3, r1
  4057e0:	71bb      	strb	r3, [r7, #6]
  4057e2:	4613      	mov	r3, r2
  4057e4:	80bb      	strh	r3, [r7, #4]
	UNUSED(add);
	UNUSED(payload_trans);
	if (status != UHD_TRANS_NOERROR) {
  4057e6:	79bb      	ldrb	r3, [r7, #6]
  4057e8:	2b00      	cmp	r3, #0
  4057ea:	d009      	beq.n	405800 <uhc_enumeration_step10+0x2c>
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT) ?
  4057ec:	79bb      	ldrb	r3, [r7, #6]
  4057ee:	2b01      	cmp	r3, #1
  4057f0:	d101      	bne.n	4057f6 <uhc_enumeration_step10+0x22>
  4057f2:	2307      	movs	r3, #7
  4057f4:	e000      	b.n	4057f8 <uhc_enumeration_step10+0x24>
  4057f6:	2303      	movs	r3, #3
  4057f8:	4618      	mov	r0, r3
  4057fa:	4b05      	ldr	r3, [pc, #20]	; (405810 <uhc_enumeration_step10+0x3c>)
  4057fc:	4798      	blx	r3
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
  4057fe:	e003      	b.n	405808 <uhc_enumeration_step10+0x34>
	}
	// Wait 20ms
	uhc_enable_timeout_callback(20, uhc_enumeration_step11);
  405800:	4904      	ldr	r1, [pc, #16]	; (405814 <uhc_enumeration_step10+0x40>)
  405802:	2014      	movs	r0, #20
  405804:	4b04      	ldr	r3, [pc, #16]	; (405818 <uhc_enumeration_step10+0x44>)
  405806:	4798      	blx	r3
}
  405808:	3708      	adds	r7, #8
  40580a:	46bd      	mov	sp, r7
  40580c:	bd80      	pop	{r7, pc}
  40580e:	bf00      	nop
  405810:	00405c61 	.word	0x00405c61
  405814:	0040581d 	.word	0x0040581d
  405818:	004054b1 	.word	0x004054b1

0040581c <uhc_enumeration_step11>:
 * \brief Device enumeration step 11
 * Updates USB host pipe with the new USB address.
 * Requests a complete USB device descriptor.
 */
static void uhc_enumeration_step11(void)
{
  40581c:	b590      	push	{r4, r7, lr}
  40581e:	b085      	sub	sp, #20
  405820:	af02      	add	r7, sp, #8
	usb_setup_req_t req;

	// Free address 0 used to start enumeration
	uhd_ep_free(0, 0);
  405822:	2100      	movs	r1, #0
  405824:	2000      	movs	r0, #0
  405826:	4b1a      	ldr	r3, [pc, #104]	; (405890 <uhc_enumeration_step11+0x74>)
  405828:	4798      	blx	r3

	// Alloc control endpoint with the new USB address
	if (!uhd_ep0_alloc(UHC_DEVICE_ENUM_ADD,
  40582a:	4b1a      	ldr	r3, [pc, #104]	; (405894 <uhc_enumeration_step11+0x78>)
  40582c:	79db      	ldrb	r3, [r3, #7]
  40582e:	4619      	mov	r1, r3
  405830:	2001      	movs	r0, #1
  405832:	4b19      	ldr	r3, [pc, #100]	; (405898 <uhc_enumeration_step11+0x7c>)
  405834:	4798      	blx	r3
  405836:	4603      	mov	r3, r0
  405838:	f083 0301 	eor.w	r3, r3, #1
  40583c:	b2db      	uxtb	r3, r3
  40583e:	2b00      	cmp	r3, #0
  405840:	d003      	beq.n	40584a <uhc_enumeration_step11+0x2e>
			uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
  405842:	2004      	movs	r0, #4
  405844:	4b15      	ldr	r3, [pc, #84]	; (40589c <uhc_enumeration_step11+0x80>)
  405846:	4798      	blx	r3
		return;
  405848:	e01e      	b.n	405888 <uhc_enumeration_step11+0x6c>
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
  40584a:	2380      	movs	r3, #128	; 0x80
  40584c:	703b      	strb	r3, [r7, #0]
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
  40584e:	2306      	movs	r3, #6
  405850:	707b      	strb	r3, [r7, #1]
	req.wValue = (USB_DT_DEVICE << 8);
  405852:	f44f 7380 	mov.w	r3, #256	; 0x100
  405856:	807b      	strh	r3, [r7, #2]
	req.wIndex = 0;
  405858:	2300      	movs	r3, #0
  40585a:	80bb      	strh	r3, [r7, #4]
	req.wLength = sizeof(usb_dev_desc_t);
  40585c:	2312      	movs	r3, #18
  40585e:	80fb      	strh	r3, [r7, #6]
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
  405860:	4639      	mov	r1, r7
  405862:	4b0f      	ldr	r3, [pc, #60]	; (4058a0 <uhc_enumeration_step11+0x84>)
  405864:	9301      	str	r3, [sp, #4]
  405866:	2300      	movs	r3, #0
  405868:	9300      	str	r3, [sp, #0]
  40586a:	2312      	movs	r3, #18
  40586c:	4a09      	ldr	r2, [pc, #36]	; (405894 <uhc_enumeration_step11+0x78>)
  40586e:	2001      	movs	r0, #1
  405870:	4c0c      	ldr	r4, [pc, #48]	; (4058a4 <uhc_enumeration_step11+0x88>)
  405872:	47a0      	blx	r4
  405874:	4603      	mov	r3, r0
  405876:	f083 0301 	eor.w	r3, r3, #1
  40587a:	b2db      	uxtb	r3, r3
  40587c:	2b00      	cmp	r3, #0
  40587e:	d003      	beq.n	405888 <uhc_enumeration_step11+0x6c>
			&req,
			(uint8_t *) & uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL, uhc_enumeration_step12)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  405880:	2006      	movs	r0, #6
  405882:	4b06      	ldr	r3, [pc, #24]	; (40589c <uhc_enumeration_step11+0x80>)
  405884:	4798      	blx	r3
		return;
  405886:	bf00      	nop
	}
}
  405888:	370c      	adds	r7, #12
  40588a:	46bd      	mov	sp, r7
  40588c:	bd90      	pop	{r4, r7, pc}
  40588e:	bf00      	nop
  405890:	004086f9 	.word	0x004086f9
  405894:	200195d4 	.word	0x200195d4
  405898:	00408581 	.word	0x00408581
  40589c:	00405c61 	.word	0x00405c61
  4058a0:	004058a9 	.word	0x004058a9
  4058a4:	0040871d 	.word	0x0040871d

004058a8 <uhc_enumeration_step12>:
 */
static void uhc_enumeration_step12(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  4058a8:	b590      	push	{r4, r7, lr}
  4058aa:	b089      	sub	sp, #36	; 0x24
  4058ac:	af02      	add	r7, sp, #8
  4058ae:	4603      	mov	r3, r0
  4058b0:	71fb      	strb	r3, [r7, #7]
  4058b2:	460b      	mov	r3, r1
  4058b4:	71bb      	strb	r3, [r7, #6]
  4058b6:	4613      	mov	r3, r2
  4058b8:	80bb      	strh	r3, [r7, #4]
	usb_setup_req_t req;
	uint8_t conf_num;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_dev_desc_t))
  4058ba:	79bb      	ldrb	r3, [r7, #6]
  4058bc:	2b00      	cmp	r3, #0
  4058be:	d106      	bne.n	4058ce <uhc_enumeration_step12+0x26>
  4058c0:	88bb      	ldrh	r3, [r7, #4]
  4058c2:	2b12      	cmp	r3, #18
  4058c4:	d103      	bne.n	4058ce <uhc_enumeration_step12+0x26>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
  4058c6:	4b28      	ldr	r3, [pc, #160]	; (405968 <uhc_enumeration_step12+0xc0>)
  4058c8:	785b      	ldrb	r3, [r3, #1]
  4058ca:	2b01      	cmp	r3, #1
  4058cc:	d009      	beq.n	4058e2 <uhc_enumeration_step12+0x3a>
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
  4058ce:	79bb      	ldrb	r3, [r7, #6]
  4058d0:	2b01      	cmp	r3, #1
  4058d2:	d101      	bne.n	4058d8 <uhc_enumeration_step12+0x30>
  4058d4:	2307      	movs	r3, #7
  4058d6:	e000      	b.n	4058da <uhc_enumeration_step12+0x32>
  4058d8:	2303      	movs	r3, #3
  4058da:	4618      	mov	r0, r3
  4058dc:	4b23      	ldr	r3, [pc, #140]	; (40596c <uhc_enumeration_step12+0xc4>)
  4058de:	4798      	blx	r3
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
  4058e0:	e03f      	b.n	405962 <uhc_enumeration_step12+0xba>
	}
	// Choose USB device configuration
	if (uhc_dev_enum->dev_desc.bNumConfigurations > 1) {
  4058e2:	4b21      	ldr	r3, [pc, #132]	; (405968 <uhc_enumeration_step12+0xc0>)
  4058e4:	7c5b      	ldrb	r3, [r3, #17]
  4058e6:	2b01      	cmp	r3, #1
  4058e8:	d902      	bls.n	4058f0 <uhc_enumeration_step12+0x48>
		conf_num = UHC_DEVICE_CONF(uhc_dev_enum);
  4058ea:	2301      	movs	r3, #1
  4058ec:	75fb      	strb	r3, [r7, #23]
  4058ee:	e001      	b.n	4058f4 <uhc_enumeration_step12+0x4c>
	} else {
		conf_num = 1;
  4058f0:	2301      	movs	r3, #1
  4058f2:	75fb      	strb	r3, [r7, #23]
	}

	uhc_dev_enum->conf_desc = malloc(sizeof(usb_conf_desc_t));
  4058f4:	2009      	movs	r0, #9
  4058f6:	4b1e      	ldr	r3, [pc, #120]	; (405970 <uhc_enumeration_step12+0xc8>)
  4058f8:	4798      	blx	r3
  4058fa:	4603      	mov	r3, r0
  4058fc:	461a      	mov	r2, r3
  4058fe:	4b1a      	ldr	r3, [pc, #104]	; (405968 <uhc_enumeration_step12+0xc0>)
  405900:	615a      	str	r2, [r3, #20]
	if (uhc_dev_enum->conf_desc == NULL) {
  405902:	4b19      	ldr	r3, [pc, #100]	; (405968 <uhc_enumeration_step12+0xc0>)
  405904:	695b      	ldr	r3, [r3, #20]
  405906:	2b00      	cmp	r3, #0
  405908:	d103      	bne.n	405912 <uhc_enumeration_step12+0x6a>
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  40590a:	2006      	movs	r0, #6
  40590c:	4b17      	ldr	r3, [pc, #92]	; (40596c <uhc_enumeration_step12+0xc4>)
  40590e:	4798      	blx	r3
		return;
  405910:	e027      	b.n	405962 <uhc_enumeration_step12+0xba>
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
  405912:	2380      	movs	r3, #128	; 0x80
  405914:	733b      	strb	r3, [r7, #12]
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
  405916:	2306      	movs	r3, #6
  405918:	737b      	strb	r3, [r7, #13]
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
  40591a:	7dfb      	ldrb	r3, [r7, #23]
  40591c:	b29b      	uxth	r3, r3
  40591e:	3b01      	subs	r3, #1
  405920:	b29b      	uxth	r3, r3
  405922:	b21b      	sxth	r3, r3
  405924:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  405928:	b21b      	sxth	r3, r3
  40592a:	b29b      	uxth	r3, r3
  40592c:	81fb      	strh	r3, [r7, #14]
	req.wIndex = 0;
  40592e:	2300      	movs	r3, #0
  405930:	823b      	strh	r3, [r7, #16]
	req.wLength = sizeof(usb_conf_desc_t);
  405932:	2309      	movs	r3, #9
  405934:	827b      	strh	r3, [r7, #18]
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
  405936:	4b0c      	ldr	r3, [pc, #48]	; (405968 <uhc_enumeration_step12+0xc0>)
  405938:	695a      	ldr	r2, [r3, #20]
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
	req.wLength = sizeof(usb_conf_desc_t);
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
  40593a:	f107 010c 	add.w	r1, r7, #12
  40593e:	4b0d      	ldr	r3, [pc, #52]	; (405974 <uhc_enumeration_step12+0xcc>)
  405940:	9301      	str	r3, [sp, #4]
  405942:	2300      	movs	r3, #0
  405944:	9300      	str	r3, [sp, #0]
  405946:	2309      	movs	r3, #9
  405948:	2001      	movs	r0, #1
  40594a:	4c0b      	ldr	r4, [pc, #44]	; (405978 <uhc_enumeration_step12+0xd0>)
  40594c:	47a0      	blx	r4
  40594e:	4603      	mov	r3, r0
  405950:	f083 0301 	eor.w	r3, r3, #1
  405954:	b2db      	uxtb	r3, r3
  405956:	2b00      	cmp	r3, #0
  405958:	d003      	beq.n	405962 <uhc_enumeration_step12+0xba>
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			sizeof(usb_conf_desc_t),
			NULL, uhc_enumeration_step13)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  40595a:	2006      	movs	r0, #6
  40595c:	4b03      	ldr	r3, [pc, #12]	; (40596c <uhc_enumeration_step12+0xc4>)
  40595e:	4798      	blx	r3
		return;
  405960:	bf00      	nop
	}
}
  405962:	371c      	adds	r7, #28
  405964:	46bd      	mov	sp, r7
  405966:	bd90      	pop	{r4, r7, pc}
  405968:	200195d4 	.word	0x200195d4
  40596c:	00405c61 	.word	0x00405c61
  405970:	0040a699 	.word	0x0040a699
  405974:	0040597d 	.word	0x0040597d
  405978:	0040871d 	.word	0x0040871d

0040597c <uhc_enumeration_step13>:
 */
static void uhc_enumeration_step13(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  40597c:	b590      	push	{r4, r7, lr}
  40597e:	b089      	sub	sp, #36	; 0x24
  405980:	af02      	add	r7, sp, #8
  405982:	4603      	mov	r3, r0
  405984:	71fb      	strb	r3, [r7, #7]
  405986:	460b      	mov	r3, r1
  405988:	71bb      	strb	r3, [r7, #6]
  40598a:	4613      	mov	r3, r2
  40598c:	80bb      	strh	r3, [r7, #4]
	uint8_t conf_num;
	uint16_t conf_size;
	uint16_t bus_power = 0;
  40598e:	2300      	movs	r3, #0
  405990:	82fb      	strh	r3, [r7, #22]
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
  405992:	79bb      	ldrb	r3, [r7, #6]
  405994:	2b00      	cmp	r3, #0
  405996:	d107      	bne.n	4059a8 <uhc_enumeration_step13+0x2c>
  405998:	88bb      	ldrh	r3, [r7, #4]
  40599a:	2b09      	cmp	r3, #9
  40599c:	d104      	bne.n	4059a8 <uhc_enumeration_step13+0x2c>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
  40599e:	4b39      	ldr	r3, [pc, #228]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059a0:	695b      	ldr	r3, [r3, #20]
  4059a2:	785b      	ldrb	r3, [r3, #1]
  4059a4:	2b02      	cmp	r3, #2
  4059a6:	d009      	beq.n	4059bc <uhc_enumeration_step13+0x40>
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
  4059a8:	79bb      	ldrb	r3, [r7, #6]
  4059aa:	2b01      	cmp	r3, #1
  4059ac:	d101      	bne.n	4059b2 <uhc_enumeration_step13+0x36>
  4059ae:	2307      	movs	r3, #7
  4059b0:	e000      	b.n	4059b4 <uhc_enumeration_step13+0x38>
  4059b2:	2303      	movs	r3, #3
  4059b4:	4618      	mov	r0, r3
  4059b6:	4b34      	ldr	r3, [pc, #208]	; (405a88 <uhc_enumeration_step13+0x10c>)
  4059b8:	4798      	blx	r3
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
  4059ba:	e060      	b.n	405a7e <uhc_enumeration_step13+0x102>
		}
		// Go to USB HUB parent
		dev = dev->hub;
	}
#else
	if (!(uhc_dev_enum->conf_desc->bmAttributes
  4059bc:	4b31      	ldr	r3, [pc, #196]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059be:	695b      	ldr	r3, [r3, #20]
  4059c0:	79db      	ldrb	r3, [r3, #7]
			&USB_CONFIG_ATTR_SELF_POWERED)) {
  4059c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
		}
		// Go to USB HUB parent
		dev = dev->hub;
	}
#else
	if (!(uhc_dev_enum->conf_desc->bmAttributes
  4059c6:	2b00      	cmp	r3, #0
  4059c8:	d105      	bne.n	4059d6 <uhc_enumeration_step13+0x5a>
			&USB_CONFIG_ATTR_SELF_POWERED)) {
		bus_power = uhc_dev_enum->conf_desc->bMaxPower * 2;
  4059ca:	4b2e      	ldr	r3, [pc, #184]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059cc:	695b      	ldr	r3, [r3, #20]
  4059ce:	7a1b      	ldrb	r3, [r3, #8]
  4059d0:	b29b      	uxth	r3, r3
  4059d2:	005b      	lsls	r3, r3, #1
  4059d4:	82fb      	strh	r3, [r7, #22]
	}
#endif
	if ((bus_power + uhc_power_running) > USB_HOST_POWER_MAX) {
  4059d6:	8afb      	ldrh	r3, [r7, #22]
  4059d8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  4059dc:	dd06      	ble.n	4059ec <uhc_enumeration_step13+0x70>
		// USB interfaces consumption too high
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_OVERCURRENT);
  4059de:	2102      	movs	r1, #2
  4059e0:	4828      	ldr	r0, [pc, #160]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059e2:	4b2a      	ldr	r3, [pc, #168]	; (405a8c <uhc_enumeration_step13+0x110>)
  4059e4:	4798      	blx	r3

		// Abort enumeration, set line in suspend mode
		uhc_enumeration_suspend();
  4059e6:	4b2a      	ldr	r3, [pc, #168]	; (405a90 <uhc_enumeration_step13+0x114>)
  4059e8:	4798      	blx	r3
		return;
  4059ea:	e048      	b.n	405a7e <uhc_enumeration_step13+0x102>
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
  4059ec:	4b25      	ldr	r3, [pc, #148]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059ee:	695b      	ldr	r3, [r3, #20]
  4059f0:	789a      	ldrb	r2, [r3, #2]
  4059f2:	78db      	ldrb	r3, [r3, #3]
  4059f4:	021b      	lsls	r3, r3, #8
  4059f6:	4313      	orrs	r3, r2
  4059f8:	82bb      	strh	r3, [r7, #20]
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
  4059fa:	4b22      	ldr	r3, [pc, #136]	; (405a84 <uhc_enumeration_step13+0x108>)
  4059fc:	695b      	ldr	r3, [r3, #20]
  4059fe:	795b      	ldrb	r3, [r3, #5]
  405a00:	74fb      	strb	r3, [r7, #19]
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
  405a02:	4b20      	ldr	r3, [pc, #128]	; (405a84 <uhc_enumeration_step13+0x108>)
  405a04:	695b      	ldr	r3, [r3, #20]
  405a06:	4618      	mov	r0, r3
  405a08:	4b22      	ldr	r3, [pc, #136]	; (405a94 <uhc_enumeration_step13+0x118>)
  405a0a:	4798      	blx	r3
	uhc_dev_enum->conf_desc = malloc(conf_size);
  405a0c:	8abb      	ldrh	r3, [r7, #20]
  405a0e:	4618      	mov	r0, r3
  405a10:	4b21      	ldr	r3, [pc, #132]	; (405a98 <uhc_enumeration_step13+0x11c>)
  405a12:	4798      	blx	r3
  405a14:	4603      	mov	r3, r0
  405a16:	461a      	mov	r2, r3
  405a18:	4b1a      	ldr	r3, [pc, #104]	; (405a84 <uhc_enumeration_step13+0x108>)
  405a1a:	615a      	str	r2, [r3, #20]
	if (uhc_dev_enum->conf_desc == NULL) {
  405a1c:	4b19      	ldr	r3, [pc, #100]	; (405a84 <uhc_enumeration_step13+0x108>)
  405a1e:	695b      	ldr	r3, [r3, #20]
  405a20:	2b00      	cmp	r3, #0
  405a22:	d103      	bne.n	405a2c <uhc_enumeration_step13+0xb0>
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  405a24:	2006      	movs	r0, #6
  405a26:	4b18      	ldr	r3, [pc, #96]	; (405a88 <uhc_enumeration_step13+0x10c>)
  405a28:	4798      	blx	r3
		return;
  405a2a:	e028      	b.n	405a7e <uhc_enumeration_step13+0x102>
	}
	// Send USB device descriptor request
	req.bmRequestType =
  405a2c:	2380      	movs	r3, #128	; 0x80
  405a2e:	723b      	strb	r3, [r7, #8]
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
  405a30:	2306      	movs	r3, #6
  405a32:	727b      	strb	r3, [r7, #9]
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
  405a34:	7cfb      	ldrb	r3, [r7, #19]
  405a36:	b29b      	uxth	r3, r3
  405a38:	3b01      	subs	r3, #1
  405a3a:	b29b      	uxth	r3, r3
  405a3c:	b21b      	sxth	r3, r3
  405a3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  405a42:	b21b      	sxth	r3, r3
  405a44:	b29b      	uxth	r3, r3
  405a46:	817b      	strh	r3, [r7, #10]
	req.wIndex = 0;
  405a48:	2300      	movs	r3, #0
  405a4a:	81bb      	strh	r3, [r7, #12]
	req.wLength = conf_size;
  405a4c:	8abb      	ldrh	r3, [r7, #20]
  405a4e:	81fb      	strh	r3, [r7, #14]
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
  405a50:	4b0c      	ldr	r3, [pc, #48]	; (405a84 <uhc_enumeration_step13+0x108>)
  405a52:	695a      	ldr	r2, [r3, #20]
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
	req.wIndex = 0;
	req.wLength = conf_size;
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
  405a54:	8ab8      	ldrh	r0, [r7, #20]
  405a56:	f107 0108 	add.w	r1, r7, #8
  405a5a:	4b10      	ldr	r3, [pc, #64]	; (405a9c <uhc_enumeration_step13+0x120>)
  405a5c:	9301      	str	r3, [sp, #4]
  405a5e:	2300      	movs	r3, #0
  405a60:	9300      	str	r3, [sp, #0]
  405a62:	4603      	mov	r3, r0
  405a64:	2001      	movs	r0, #1
  405a66:	4c0e      	ldr	r4, [pc, #56]	; (405aa0 <uhc_enumeration_step13+0x124>)
  405a68:	47a0      	blx	r4
  405a6a:	4603      	mov	r3, r0
  405a6c:	f083 0301 	eor.w	r3, r3, #1
  405a70:	b2db      	uxtb	r3, r3
  405a72:	2b00      	cmp	r3, #0
  405a74:	d003      	beq.n	405a7e <uhc_enumeration_step13+0x102>
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			conf_size,
			NULL, uhc_enumeration_step14)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  405a76:	2006      	movs	r0, #6
  405a78:	4b03      	ldr	r3, [pc, #12]	; (405a88 <uhc_enumeration_step13+0x10c>)
  405a7a:	4798      	blx	r3
		return;
  405a7c:	bf00      	nop
	}
}
  405a7e:	371c      	adds	r7, #28
  405a80:	46bd      	mov	sp, r7
  405a82:	bd90      	pop	{r4, r7, pc}
  405a84:	200195d4 	.word	0x200195d4
  405a88:	00405c61 	.word	0x00405c61
  405a8c:	00403ee9 	.word	0x00403ee9
  405a90:	004054dd 	.word	0x004054dd
  405a94:	0040a6a9 	.word	0x0040a6a9
  405a98:	0040a699 	.word	0x0040a699
  405a9c:	00405aa5 	.word	0x00405aa5
  405aa0:	0040871d 	.word	0x0040871d

00405aa4 <uhc_enumeration_step14>:
 */
static void uhc_enumeration_step14(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  405aa4:	b590      	push	{r4, r7, lr}
  405aa6:	b089      	sub	sp, #36	; 0x24
  405aa8:	af02      	add	r7, sp, #8
  405aaa:	4603      	mov	r3, r0
  405aac:	71fb      	strb	r3, [r7, #7]
  405aae:	460b      	mov	r3, r1
  405ab0:	71bb      	strb	r3, [r7, #6]
  405ab2:	4613      	mov	r3, r2
  405ab4:	80bb      	strh	r3, [r7, #4]
	usb_setup_req_t req;
	bool b_conf_supported = false;
  405ab6:	2300      	movs	r3, #0
  405ab8:	75fb      	strb	r3, [r7, #23]
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
  405aba:	79bb      	ldrb	r3, [r7, #6]
  405abc:	2b00      	cmp	r3, #0
  405abe:	d10e      	bne.n	405ade <uhc_enumeration_step14+0x3a>
			|| (payload_trans < sizeof(usb_conf_desc_t))
  405ac0:	88bb      	ldrh	r3, [r7, #4]
  405ac2:	2b08      	cmp	r3, #8
  405ac4:	d90b      	bls.n	405ade <uhc_enumeration_step14+0x3a>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
  405ac6:	4b36      	ldr	r3, [pc, #216]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405ac8:	695b      	ldr	r3, [r3, #20]
  405aca:	785b      	ldrb	r3, [r3, #1]
  405acc:	2b02      	cmp	r3, #2
  405ace:	d106      	bne.n	405ade <uhc_enumeration_step14+0x3a>
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
  405ad0:	4b33      	ldr	r3, [pc, #204]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405ad2:	695b      	ldr	r3, [r3, #20]
  405ad4:	885b      	ldrh	r3, [r3, #2]
  405ad6:	b29b      	uxth	r3, r3
  405ad8:	88ba      	ldrh	r2, [r7, #4]
  405ada:	429a      	cmp	r2, r3
  405adc:	d009      	beq.n	405af2 <uhc_enumeration_step14+0x4e>
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
  405ade:	79bb      	ldrb	r3, [r7, #6]
  405ae0:	2b01      	cmp	r3, #1
  405ae2:	d101      	bne.n	405ae8 <uhc_enumeration_step14+0x44>
  405ae4:	2307      	movs	r3, #7
  405ae6:	e000      	b.n	405aea <uhc_enumeration_step14+0x46>
  405ae8:	2303      	movs	r3, #3
  405aea:	4618      	mov	r0, r3
  405aec:	4b2d      	ldr	r3, [pc, #180]	; (405ba4 <uhc_enumeration_step14+0x100>)
  405aee:	4798      	blx	r3
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
  405af0:	e053      	b.n	405b9a <uhc_enumeration_step14+0xf6>
	}
	// Check if unless one USB interface is supported by UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405af2:	2300      	movs	r3, #0
  405af4:	75bb      	strb	r3, [r7, #22]
  405af6:	e01e      	b.n	405b36 <uhc_enumeration_step14+0x92>
		switch (uhc_uhis[i].install(uhc_dev_enum)) {
  405af8:	7dbb      	ldrb	r3, [r7, #22]
  405afa:	4a2b      	ldr	r2, [pc, #172]	; (405ba8 <uhc_enumeration_step14+0x104>)
  405afc:	011b      	lsls	r3, r3, #4
  405afe:	4413      	add	r3, r2
  405b00:	681b      	ldr	r3, [r3, #0]
  405b02:	4827      	ldr	r0, [pc, #156]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405b04:	4798      	blx	r3
  405b06:	4603      	mov	r3, r0
  405b08:	2b00      	cmp	r3, #0
  405b0a:	d002      	beq.n	405b12 <uhc_enumeration_step14+0x6e>
  405b0c:	2b01      	cmp	r3, #1
  405b0e:	d00e      	beq.n	405b2e <uhc_enumeration_step14+0x8a>
  405b10:	e002      	b.n	405b18 <uhc_enumeration_step14+0x74>
		case UHC_ENUM_SUCCESS:
			b_conf_supported = true;
  405b12:	2301      	movs	r3, #1
  405b14:	75fb      	strb	r3, [r7, #23]
			break;
  405b16:	e00b      	b.n	405b30 <uhc_enumeration_step14+0x8c>
			break;

		default:
			// USB host hardware limitation
			// Free all endpoints
			uhd_ep_free(UHC_DEVICE_ENUM_ADD,0xFF);
  405b18:	21ff      	movs	r1, #255	; 0xff
  405b1a:	2001      	movs	r0, #1
  405b1c:	4b23      	ldr	r3, [pc, #140]	; (405bac <uhc_enumeration_step14+0x108>)
  405b1e:	4798      	blx	r3
			UHC_ENUM_EVENT(uhc_dev_enum,UHC_ENUM_HARDWARE_LIMIT);
  405b20:	2104      	movs	r1, #4
  405b22:	481f      	ldr	r0, [pc, #124]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405b24:	4b22      	ldr	r3, [pc, #136]	; (405bb0 <uhc_enumeration_step14+0x10c>)
  405b26:	4798      	blx	r3

			// Abort enumeration, set line in suspend mode
			uhc_enumeration_suspend();
  405b28:	4b22      	ldr	r3, [pc, #136]	; (405bb4 <uhc_enumeration_step14+0x110>)
  405b2a:	4798      	blx	r3
			return;
  405b2c:	e035      	b.n	405b9a <uhc_enumeration_step14+0xf6>
		case UHC_ENUM_SUCCESS:
			b_conf_supported = true;
			break;

		case UHC_ENUM_UNSUPPORTED:
			break;
  405b2e:	bf00      	nop
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
	}
	// Check if unless one USB interface is supported by UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405b30:	7dbb      	ldrb	r3, [r7, #22]
  405b32:	3301      	adds	r3, #1
  405b34:	75bb      	strb	r3, [r7, #22]
  405b36:	7dbb      	ldrb	r3, [r7, #22]
  405b38:	2b00      	cmp	r3, #0
  405b3a:	d0dd      	beq.n	405af8 <uhc_enumeration_step14+0x54>
			// Abort enumeration, set line in suspend mode
			uhc_enumeration_suspend();
			return;
		}
	}
	if (!b_conf_supported) {
  405b3c:	7dfb      	ldrb	r3, [r7, #23]
  405b3e:	f083 0301 	eor.w	r3, r3, #1
  405b42:	b2db      	uxtb	r3, r3
  405b44:	2b00      	cmp	r3, #0
  405b46:	d006      	beq.n	405b56 <uhc_enumeration_step14+0xb2>
		// No USB interface supported
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_UNSUPPORTED);
  405b48:	2101      	movs	r1, #1
  405b4a:	4815      	ldr	r0, [pc, #84]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405b4c:	4b18      	ldr	r3, [pc, #96]	; (405bb0 <uhc_enumeration_step14+0x10c>)
  405b4e:	4798      	blx	r3

		// Abort enumeration, set line in suspend mode
		uhc_enumeration_suspend();
  405b50:	4b18      	ldr	r3, [pc, #96]	; (405bb4 <uhc_enumeration_step14+0x110>)
  405b52:	4798      	blx	r3
		return;
  405b54:	e021      	b.n	405b9a <uhc_enumeration_step14+0xf6>
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
  405b56:	2300      	movs	r3, #0
  405b58:	733b      	strb	r3, [r7, #12]
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
  405b5a:	2309      	movs	r3, #9
  405b5c:	737b      	strb	r3, [r7, #13]
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
  405b5e:	4b10      	ldr	r3, [pc, #64]	; (405ba0 <uhc_enumeration_step14+0xfc>)
  405b60:	695b      	ldr	r3, [r3, #20]
  405b62:	795b      	ldrb	r3, [r3, #5]
  405b64:	b29b      	uxth	r3, r3
  405b66:	81fb      	strh	r3, [r7, #14]
	req.wIndex = 0;
  405b68:	2300      	movs	r3, #0
  405b6a:	823b      	strh	r3, [r7, #16]
	req.wLength = 0;
  405b6c:	2300      	movs	r3, #0
  405b6e:	827b      	strh	r3, [r7, #18]
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
  405b70:	f107 010c 	add.w	r1, r7, #12
  405b74:	4b10      	ldr	r3, [pc, #64]	; (405bb8 <uhc_enumeration_step14+0x114>)
  405b76:	9301      	str	r3, [sp, #4]
  405b78:	2300      	movs	r3, #0
  405b7a:	9300      	str	r3, [sp, #0]
  405b7c:	2300      	movs	r3, #0
  405b7e:	2200      	movs	r2, #0
  405b80:	2001      	movs	r0, #1
  405b82:	4c0e      	ldr	r4, [pc, #56]	; (405bbc <uhc_enumeration_step14+0x118>)
  405b84:	47a0      	blx	r4
  405b86:	4603      	mov	r3, r0
  405b88:	f083 0301 	eor.w	r3, r3, #1
  405b8c:	b2db      	uxtb	r3, r3
  405b8e:	2b00      	cmp	r3, #0
  405b90:	d003      	beq.n	405b9a <uhc_enumeration_step14+0xf6>
			&req,
			NULL,
			0,
			NULL, uhc_enumeration_step15)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
  405b92:	2006      	movs	r0, #6
  405b94:	4b03      	ldr	r3, [pc, #12]	; (405ba4 <uhc_enumeration_step14+0x100>)
  405b96:	4798      	blx	r3
		return;
  405b98:	bf00      	nop
	}
}
  405b9a:	371c      	adds	r7, #28
  405b9c:	46bd      	mov	sp, r7
  405b9e:	bd90      	pop	{r4, r7, pc}
  405ba0:	200195d4 	.word	0x200195d4
  405ba4:	00405c61 	.word	0x00405c61
  405ba8:	20000120 	.word	0x20000120
  405bac:	004086f9 	.word	0x004086f9
  405bb0:	00403ee9 	.word	0x00403ee9
  405bb4:	004054dd 	.word	0x004054dd
  405bb8:	00405bc1 	.word	0x00405bc1
  405bbc:	0040871d 	.word	0x0040871d

00405bc0 <uhc_enumeration_step15>:
 */
static void uhc_enumeration_step15(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
  405bc0:	b580      	push	{r7, lr}
  405bc2:	b084      	sub	sp, #16
  405bc4:	af00      	add	r7, sp, #0
  405bc6:	4603      	mov	r3, r0
  405bc8:	71fb      	strb	r3, [r7, #7]
  405bca:	460b      	mov	r3, r1
  405bcc:	71bb      	strb	r3, [r7, #6]
  405bce:	4613      	mov	r3, r2
  405bd0:	80bb      	strh	r3, [r7, #4]
	UNUSED(add);
	if ((status!=UHD_TRANS_NOERROR) || (payload_trans!=0)) {
  405bd2:	79bb      	ldrb	r3, [r7, #6]
  405bd4:	2b00      	cmp	r3, #0
  405bd6:	d102      	bne.n	405bde <uhc_enumeration_step15+0x1e>
  405bd8:	88bb      	ldrh	r3, [r7, #4]
  405bda:	2b00      	cmp	r3, #0
  405bdc:	d01a      	beq.n	405c14 <uhc_enumeration_step15+0x54>
		for(uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405bde:	2300      	movs	r3, #0
  405be0:	73fb      	strb	r3, [r7, #15]
  405be2:	e00a      	b.n	405bfa <uhc_enumeration_step15+0x3a>
			uhc_uhis[i].uninstall(uhc_dev_enum);
  405be4:	7bfb      	ldrb	r3, [r7, #15]
  405be6:	4a19      	ldr	r2, [pc, #100]	; (405c4c <uhc_enumeration_step15+0x8c>)
  405be8:	011b      	lsls	r3, r3, #4
  405bea:	4413      	add	r3, r2
  405bec:	3308      	adds	r3, #8
  405bee:	681b      	ldr	r3, [r3, #0]
  405bf0:	4817      	ldr	r0, [pc, #92]	; (405c50 <uhc_enumeration_step15+0x90>)
  405bf2:	4798      	blx	r3
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
	UNUSED(add);
	if ((status!=UHD_TRANS_NOERROR) || (payload_trans!=0)) {
		for(uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405bf4:	7bfb      	ldrb	r3, [r7, #15]
  405bf6:	3301      	adds	r3, #1
  405bf8:	73fb      	strb	r3, [r7, #15]
  405bfa:	7bfb      	ldrb	r3, [r7, #15]
  405bfc:	2b00      	cmp	r3, #0
  405bfe:	d0f1      	beq.n	405be4 <uhc_enumeration_step15+0x24>
			uhc_uhis[i].uninstall(uhc_dev_enum);
		}
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
  405c00:	79bb      	ldrb	r3, [r7, #6]
  405c02:	2b01      	cmp	r3, #1
  405c04:	d101      	bne.n	405c0a <uhc_enumeration_step15+0x4a>
  405c06:	2307      	movs	r3, #7
  405c08:	e000      	b.n	405c0c <uhc_enumeration_step15+0x4c>
  405c0a:	2303      	movs	r3, #3
  405c0c:	4618      	mov	r0, r3
  405c0e:	4b11      	ldr	r3, [pc, #68]	; (405c54 <uhc_enumeration_step15+0x94>)
  405c10:	4798      	blx	r3
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
  405c12:	e017      	b.n	405c44 <uhc_enumeration_step15+0x84>
	}

	// Enable all UHIs supported
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405c14:	2300      	movs	r3, #0
  405c16:	73bb      	strb	r3, [r7, #14]
  405c18:	e00a      	b.n	405c30 <uhc_enumeration_step15+0x70>
		uhc_uhis[i].enable(uhc_dev_enum);
  405c1a:	7bbb      	ldrb	r3, [r7, #14]
  405c1c:	4a0b      	ldr	r2, [pc, #44]	; (405c4c <uhc_enumeration_step15+0x8c>)
  405c1e:	011b      	lsls	r3, r3, #4
  405c20:	4413      	add	r3, r2
  405c22:	3304      	adds	r3, #4
  405c24:	681b      	ldr	r3, [r3, #0]
  405c26:	480a      	ldr	r0, [pc, #40]	; (405c50 <uhc_enumeration_step15+0x90>)
  405c28:	4798      	blx	r3
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
	}

	// Enable all UHIs supported
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405c2a:	7bbb      	ldrb	r3, [r7, #14]
  405c2c:	3301      	adds	r3, #1
  405c2e:	73bb      	strb	r3, [r7, #14]
  405c30:	7bbb      	ldrb	r3, [r7, #14]
  405c32:	2b00      	cmp	r3, #0
  405c34:	d0f1      	beq.n	405c1a <uhc_enumeration_step15+0x5a>
		return;
	}
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;
  405c36:	4b08      	ldr	r3, [pc, #32]	; (405c58 <uhc_enumeration_step15+0x98>)
  405c38:	2200      	movs	r2, #0
  405c3a:	701a      	strb	r2, [r3, #0]

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
  405c3c:	2100      	movs	r1, #0
  405c3e:	4804      	ldr	r0, [pc, #16]	; (405c50 <uhc_enumeration_step15+0x90>)
  405c40:	4b06      	ldr	r3, [pc, #24]	; (405c5c <uhc_enumeration_step15+0x9c>)
  405c42:	4798      	blx	r3
}
  405c44:	3710      	adds	r7, #16
  405c46:	46bd      	mov	sp, r7
  405c48:	bd80      	pop	{r7, pc}
  405c4a:	bf00      	nop
  405c4c:	20000120 	.word	0x20000120
  405c50:	200195d4 	.word	0x200195d4
  405c54:	00405c61 	.word	0x00405c61
  405c58:	200195ec 	.word	0x200195ec
  405c5c:	00403ee9 	.word	0x00403ee9

00405c60 <uhc_enumeration_error>:
 * \brief Manage error during device enumeration
 *
 * \param status        Enumeration error occurred
 */
static void uhc_enumeration_error(uhc_enum_status_t status)
{
  405c60:	b580      	push	{r7, lr}
  405c62:	b082      	sub	sp, #8
  405c64:	af00      	add	r7, sp, #0
  405c66:	4603      	mov	r3, r0
  405c68:	71fb      	strb	r3, [r7, #7]
	if (status == UHC_ENUM_DISCONNECT) {
  405c6a:	79fb      	ldrb	r3, [r7, #7]
  405c6c:	2b07      	cmp	r3, #7
  405c6e:	d103      	bne.n	405c78 <uhc_enumeration_error+0x18>
		uhc_enum_try = 0;
  405c70:	4b18      	ldr	r3, [pc, #96]	; (405cd4 <uhc_enumeration_error+0x74>)
  405c72:	2200      	movs	r2, #0
  405c74:	701a      	strb	r2, [r3, #0]
		return; // Abort enumeration process
  405c76:	e029      	b.n	405ccc <uhc_enumeration_error+0x6c>
	}
	uhd_ep_free(uhc_dev_enum->address, 0xFF);
  405c78:	4b17      	ldr	r3, [pc, #92]	; (405cd8 <uhc_enumeration_error+0x78>)
  405c7a:	7c9b      	ldrb	r3, [r3, #18]
  405c7c:	21ff      	movs	r1, #255	; 0xff
  405c7e:	4618      	mov	r0, r3
  405c80:	4b16      	ldr	r3, [pc, #88]	; (405cdc <uhc_enumeration_error+0x7c>)
  405c82:	4798      	blx	r3

	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
  405c84:	4b14      	ldr	r3, [pc, #80]	; (405cd8 <uhc_enumeration_error+0x78>)
  405c86:	695b      	ldr	r3, [r3, #20]
  405c88:	2b00      	cmp	r3, #0
  405c8a:	d007      	beq.n	405c9c <uhc_enumeration_error+0x3c>
		free(uhc_dev_enum->conf_desc);
  405c8c:	4b12      	ldr	r3, [pc, #72]	; (405cd8 <uhc_enumeration_error+0x78>)
  405c8e:	695b      	ldr	r3, [r3, #20]
  405c90:	4618      	mov	r0, r3
  405c92:	4b13      	ldr	r3, [pc, #76]	; (405ce0 <uhc_enumeration_error+0x80>)
  405c94:	4798      	blx	r3
		uhc_dev_enum->conf_desc = NULL;
  405c96:	4b10      	ldr	r3, [pc, #64]	; (405cd8 <uhc_enumeration_error+0x78>)
  405c98:	2200      	movs	r2, #0
  405c9a:	615a      	str	r2, [r3, #20]
	}
	uhc_dev_enum->address = 0;
  405c9c:	4b0e      	ldr	r3, [pc, #56]	; (405cd8 <uhc_enumeration_error+0x78>)
  405c9e:	2200      	movs	r2, #0
  405ca0:	749a      	strb	r2, [r3, #18]
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
  405ca2:	4b0c      	ldr	r3, [pc, #48]	; (405cd4 <uhc_enumeration_error+0x74>)
  405ca4:	781b      	ldrb	r3, [r3, #0]
  405ca6:	1c5a      	adds	r2, r3, #1
  405ca8:	b2d1      	uxtb	r1, r2
  405caa:	4a0a      	ldr	r2, [pc, #40]	; (405cd4 <uhc_enumeration_error+0x74>)
  405cac:	7011      	strb	r1, [r2, #0]
  405cae:	2b03      	cmp	r3, #3
  405cb0:	d802      	bhi.n	405cb8 <uhc_enumeration_error+0x58>
		// Restart enumeration at beginning
		uhc_enumeration_step1();
  405cb2:	4b0c      	ldr	r3, [pc, #48]	; (405ce4 <uhc_enumeration_error+0x84>)
  405cb4:	4798      	blx	r3
		return;
  405cb6:	e009      	b.n	405ccc <uhc_enumeration_error+0x6c>
	}
	// Abort enumeration, set line in suspend mode
	uhc_enumeration_suspend();
  405cb8:	4b0b      	ldr	r3, [pc, #44]	; (405ce8 <uhc_enumeration_error+0x88>)
  405cba:	4798      	blx	r3
	UHC_ENUM_EVENT(uhc_dev_enum, status);
  405cbc:	79fb      	ldrb	r3, [r7, #7]
  405cbe:	4619      	mov	r1, r3
  405cc0:	4805      	ldr	r0, [pc, #20]	; (405cd8 <uhc_enumeration_error+0x78>)
  405cc2:	4b0a      	ldr	r3, [pc, #40]	; (405cec <uhc_enumeration_error+0x8c>)
  405cc4:	4798      	blx	r3
	uhc_enum_try = 0;
  405cc6:	4b03      	ldr	r3, [pc, #12]	; (405cd4 <uhc_enumeration_error+0x74>)
  405cc8:	2200      	movs	r2, #0
  405cca:	701a      	strb	r2, [r3, #0]
}
  405ccc:	3708      	adds	r7, #8
  405cce:	46bd      	mov	sp, r7
  405cd0:	bd80      	pop	{r7, pc}
  405cd2:	bf00      	nop
  405cd4:	200195ec 	.word	0x200195ec
  405cd8:	200195d4 	.word	0x200195d4
  405cdc:	004086f9 	.word	0x004086f9
  405ce0:	0040a6a9 	.word	0x0040a6a9
  405ce4:	004055c1 	.word	0x004055c1
  405ce8:	004054dd 	.word	0x004054dd
  405cec:	00403ee9 	.word	0x00403ee9

00405cf0 <uhc_remotewakeup>:
 * of all devices connected
 *
 * \param b_enable   true to enable remote wakeup feature, else disable.
 */
static void uhc_remotewakeup(bool b_enable)
{
  405cf0:	b590      	push	{r4, r7, lr}
  405cf2:	b089      	sub	sp, #36	; 0x24
  405cf4:	af02      	add	r7, sp, #8
  405cf6:	4603      	mov	r3, r0
  405cf8:	71fb      	strb	r3, [r7, #7]
	usb_setup_req_t req;
	uhc_device_t *dev;

	dev = &g_uhc_device_root;
  405cfa:	4b15      	ldr	r3, [pc, #84]	; (405d50 <uhc_remotewakeup+0x60>)
  405cfc:	617b      	str	r3, [r7, #20]
	while(1) {
		if (dev->conf_desc->bmAttributes & USB_CONFIG_ATTR_REMOTE_WAKEUP) {
  405cfe:	697b      	ldr	r3, [r7, #20]
  405d00:	695b      	ldr	r3, [r3, #20]
  405d02:	79db      	ldrb	r3, [r3, #7]
  405d04:	f003 0320 	and.w	r3, r3, #32
  405d08:	2b00      	cmp	r3, #0
  405d0a:	d01b      	beq.n	405d44 <uhc_remotewakeup+0x54>
			if (b_enable) {
  405d0c:	79fb      	ldrb	r3, [r7, #7]
  405d0e:	2b00      	cmp	r3, #0
  405d10:	d002      	beq.n	405d18 <uhc_remotewakeup+0x28>
				req.bRequest = USB_REQ_SET_FEATURE;
  405d12:	2303      	movs	r3, #3
  405d14:	737b      	strb	r3, [r7, #13]
  405d16:	e001      	b.n	405d1c <uhc_remotewakeup+0x2c>
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
  405d18:	2301      	movs	r3, #1
  405d1a:	737b      	strb	r3, [r7, #13]
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
  405d1c:	2300      	movs	r3, #0
  405d1e:	733b      	strb	r3, [r7, #12]
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
  405d20:	2301      	movs	r3, #1
  405d22:	81fb      	strh	r3, [r7, #14]
			req.wIndex = 0;
  405d24:	2300      	movs	r3, #0
  405d26:	823b      	strh	r3, [r7, #16]
			req.wLength = 0;
  405d28:	2300      	movs	r3, #0
  405d2a:	827b      	strh	r3, [r7, #18]
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
  405d2c:	697b      	ldr	r3, [r7, #20]
  405d2e:	7c98      	ldrb	r0, [r3, #18]
  405d30:	f107 010c 	add.w	r1, r7, #12
  405d34:	2300      	movs	r3, #0
  405d36:	9301      	str	r3, [sp, #4]
  405d38:	2300      	movs	r3, #0
  405d3a:	9300      	str	r3, [sp, #0]
  405d3c:	2300      	movs	r3, #0
  405d3e:	2200      	movs	r2, #0
  405d40:	4c04      	ldr	r4, [pc, #16]	; (405d54 <uhc_remotewakeup+0x64>)
  405d42:	47a0      	blx	r4
		if (dev->next == NULL) {
			break;
		}
		dev = dev->next;
#else
		break;
  405d44:	bf00      	nop
#endif
	}
}
  405d46:	bf00      	nop
  405d48:	371c      	adds	r7, #28
  405d4a:	46bd      	mov	sp, r7
  405d4c:	bd90      	pop	{r4, r7, pc}
  405d4e:	bf00      	nop
  405d50:	200195d4 	.word	0x200195d4
  405d54:	0040871d 	.word	0x0040871d

00405d58 <uhc_notify_connection>:
/**
 * \name Callbacks used by USB Host Driver (UHD) to notify events
 * @{
 */
void uhc_notify_connection(bool b_plug)
{
  405d58:	b580      	push	{r7, lr}
  405d5a:	b082      	sub	sp, #8
  405d5c:	af00      	add	r7, sp, #0
  405d5e:	4603      	mov	r3, r0
  405d60:	71fb      	strb	r3, [r7, #7]
	if (b_plug) {
  405d62:	79fb      	ldrb	r3, [r7, #7]
  405d64:	2b00      	cmp	r3, #0
  405d66:	d103      	bne.n	405d70 <uhc_notify_connection+0x18>

#ifdef USB_HOST_HUB_SUPPORT
		uhc_power_running = 0;
#endif
	} else {
		if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
  405d68:	4b06      	ldr	r3, [pc, #24]	; (405d84 <uhc_notify_connection+0x2c>)
  405d6a:	7c9b      	ldrb	r3, [r3, #18]
  405d6c:	2bff      	cmp	r3, #255	; 0xff
  405d6e:	d005      	beq.n	405d7c <uhc_notify_connection+0x24>
			// Ignore the noise from host stop process
			return;
		}
	}
	// Device connection on root
	uhc_connection_tree(b_plug, &g_uhc_device_root);
  405d70:	79fb      	ldrb	r3, [r7, #7]
  405d72:	4904      	ldr	r1, [pc, #16]	; (405d84 <uhc_notify_connection+0x2c>)
  405d74:	4618      	mov	r0, r3
  405d76:	4b04      	ldr	r3, [pc, #16]	; (405d88 <uhc_notify_connection+0x30>)
  405d78:	4798      	blx	r3
  405d7a:	e000      	b.n	405d7e <uhc_notify_connection+0x26>
#endif
	} else {
		if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
			// Already disconnected
			// Ignore the noise from host stop process
			return;
  405d7c:	bf00      	nop
		}
	}
	// Device connection on root
	uhc_connection_tree(b_plug, &g_uhc_device_root);
}
  405d7e:	3708      	adds	r7, #8
  405d80:	46bd      	mov	sp, r7
  405d82:	bd80      	pop	{r7, pc}
  405d84:	200195d4 	.word	0x200195d4
  405d88:	00405509 	.word	0x00405509

00405d8c <uhc_notify_sof>:

void uhc_notify_sof(bool b_micro)
{
  405d8c:	b580      	push	{r7, lr}
  405d8e:	b084      	sub	sp, #16
  405d90:	af00      	add	r7, sp, #0
  405d92:	4603      	mov	r3, r0
  405d94:	71fb      	strb	r3, [r7, #7]
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405d96:	2300      	movs	r3, #0
  405d98:	73fb      	strb	r3, [r7, #15]
  405d9a:	e013      	b.n	405dc4 <uhc_notify_sof+0x38>
		if (uhc_uhis[i].sof_notify != NULL) {
  405d9c:	7bfb      	ldrb	r3, [r7, #15]
  405d9e:	4a18      	ldr	r2, [pc, #96]	; (405e00 <uhc_notify_sof+0x74>)
  405da0:	011b      	lsls	r3, r3, #4
  405da2:	4413      	add	r3, r2
  405da4:	330c      	adds	r3, #12
  405da6:	681b      	ldr	r3, [r3, #0]
  405da8:	2b00      	cmp	r3, #0
  405daa:	d008      	beq.n	405dbe <uhc_notify_sof+0x32>
			uhc_uhis[i].sof_notify(b_micro);
  405dac:	7bfb      	ldrb	r3, [r7, #15]
  405dae:	4a14      	ldr	r2, [pc, #80]	; (405e00 <uhc_notify_sof+0x74>)
  405db0:	011b      	lsls	r3, r3, #4
  405db2:	4413      	add	r3, r2
  405db4:	330c      	adds	r3, #12
  405db6:	681b      	ldr	r3, [r3, #0]
  405db8:	79fa      	ldrb	r2, [r7, #7]
  405dba:	4610      	mov	r0, r2
  405dbc:	4798      	blx	r3
}

void uhc_notify_sof(bool b_micro)
{
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
  405dbe:	7bfb      	ldrb	r3, [r7, #15]
  405dc0:	3301      	adds	r3, #1
  405dc2:	73fb      	strb	r3, [r7, #15]
  405dc4:	7bfb      	ldrb	r3, [r7, #15]
  405dc6:	2b00      	cmp	r3, #0
  405dc8:	d0e8      	beq.n	405d9c <uhc_notify_sof+0x10>
		if (uhc_uhis[i].sof_notify != NULL) {
			uhc_uhis[i].sof_notify(b_micro);
		}
	}

	if (!b_micro) {
  405dca:	79fb      	ldrb	r3, [r7, #7]
  405dcc:	f083 0301 	eor.w	r3, r3, #1
  405dd0:	b2db      	uxtb	r3, r3
  405dd2:	2b00      	cmp	r3, #0
  405dd4:	d010      	beq.n	405df8 <uhc_notify_sof+0x6c>
		// Manage SOF timeout
		if (uhc_sof_timeout) {
  405dd6:	4b0b      	ldr	r3, [pc, #44]	; (405e04 <uhc_notify_sof+0x78>)
  405dd8:	781b      	ldrb	r3, [r3, #0]
  405dda:	2b00      	cmp	r3, #0
  405ddc:	d00c      	beq.n	405df8 <uhc_notify_sof+0x6c>
			if (--uhc_sof_timeout == 0) {
  405dde:	4b09      	ldr	r3, [pc, #36]	; (405e04 <uhc_notify_sof+0x78>)
  405de0:	781b      	ldrb	r3, [r3, #0]
  405de2:	3b01      	subs	r3, #1
  405de4:	b2da      	uxtb	r2, r3
  405de6:	4b07      	ldr	r3, [pc, #28]	; (405e04 <uhc_notify_sof+0x78>)
  405de8:	701a      	strb	r2, [r3, #0]
  405dea:	4b06      	ldr	r3, [pc, #24]	; (405e04 <uhc_notify_sof+0x78>)
  405dec:	781b      	ldrb	r3, [r3, #0]
  405dee:	2b00      	cmp	r3, #0
  405df0:	d102      	bne.n	405df8 <uhc_notify_sof+0x6c>
				uhc_sof_timeout_callback();
  405df2:	4b05      	ldr	r3, [pc, #20]	; (405e08 <uhc_notify_sof+0x7c>)
  405df4:	681b      	ldr	r3, [r3, #0]
  405df6:	4798      	blx	r3
			}
		}
	}
}
  405df8:	bf00      	nop
  405dfa:	3710      	adds	r7, #16
  405dfc:	46bd      	mov	sp, r7
  405dfe:	bd80      	pop	{r7, pc}
  405e00:	20000120 	.word	0x20000120
  405e04:	2001c53a 	.word	0x2001c53a
  405e08:	200195f0 	.word	0x200195f0

00405e0c <uhc_notify_resume>:

void uhc_notify_resume(void)
{
  405e0c:	b580      	push	{r7, lr}
  405e0e:	af00      	add	r7, sp, #0
	uhc_remotewakeup(false);
  405e10:	2000      	movs	r0, #0
  405e12:	4b03      	ldr	r3, [pc, #12]	; (405e20 <uhc_notify_resume+0x14>)
  405e14:	4798      	blx	r3
	UHC_WAKEUP_EVENT();
  405e16:	4b03      	ldr	r3, [pc, #12]	; (405e24 <uhc_notify_resume+0x18>)
  405e18:	4798      	blx	r3
}
  405e1a:	bf00      	nop
  405e1c:	bd80      	pop	{r7, pc}
  405e1e:	bf00      	nop
  405e20:	00405cf1 	.word	0x00405cf1
  405e24:	00403f99 	.word	0x00403f99

00405e28 <uhc_start>:
 * \name Functions to control the USB host stack
 *
 * @{
 */
void uhc_start(void)
{
  405e28:	b580      	push	{r7, lr}
  405e2a:	af00      	add	r7, sp, #0
	g_uhc_device_root.address = UHC_USB_ADD_NOT_VALID;
  405e2c:	4b04      	ldr	r3, [pc, #16]	; (405e40 <uhc_start+0x18>)
  405e2e:	22ff      	movs	r2, #255	; 0xff
  405e30:	749a      	strb	r2, [r3, #18]
	uhc_sof_timeout = 0; // No callback registered on a SOF timeout
  405e32:	4b04      	ldr	r3, [pc, #16]	; (405e44 <uhc_start+0x1c>)
  405e34:	2200      	movs	r2, #0
  405e36:	701a      	strb	r2, [r3, #0]
	uhd_enable();
  405e38:	4b03      	ldr	r3, [pc, #12]	; (405e48 <uhc_start+0x20>)
  405e3a:	4798      	blx	r3
}
  405e3c:	bf00      	nop
  405e3e:	bd80      	pop	{r7, pc}
  405e40:	200195d4 	.word	0x200195d4
  405e44:	2001c53a 	.word	0x2001c53a
  405e48:	0040844d 	.word	0x0040844d

00405e4c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  405e4c:	b480      	push	{r7}
  405e4e:	b083      	sub	sp, #12
  405e50:	af00      	add	r7, sp, #0
  405e52:	4603      	mov	r3, r0
  405e54:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405e56:	4909      	ldr	r1, [pc, #36]	; (405e7c <NVIC_EnableIRQ+0x30>)
  405e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
  405e5c:	095b      	lsrs	r3, r3, #5
  405e5e:	79fa      	ldrb	r2, [r7, #7]
  405e60:	f002 021f 	and.w	r2, r2, #31
  405e64:	2001      	movs	r0, #1
  405e66:	fa00 f202 	lsl.w	r2, r0, r2
  405e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  405e6e:	bf00      	nop
  405e70:	370c      	adds	r7, #12
  405e72:	46bd      	mov	sp, r7
  405e74:	f85d 7b04 	ldr.w	r7, [sp], #4
  405e78:	4770      	bx	lr
  405e7a:	bf00      	nop
  405e7c:	e000e100 	.word	0xe000e100

00405e80 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  405e80:	b580      	push	{r7, lr}
  405e82:	b082      	sub	sp, #8
  405e84:	af00      	add	r7, sp, #0
  405e86:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405e88:	6878      	ldr	r0, [r7, #4]
  405e8a:	4b03      	ldr	r3, [pc, #12]	; (405e98 <sysclk_enable_peripheral_clock+0x18>)
  405e8c:	4798      	blx	r3
}
  405e8e:	bf00      	nop
  405e90:	3708      	adds	r7, #8
  405e92:	46bd      	mov	sp, r7
  405e94:	bd80      	pop	{r7, pc}
  405e96:	bf00      	nop
  405e98:	00406ad1 	.word	0x00406ad1

00405e9c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  405e9c:	b580      	push	{r7, lr}
  405e9e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  405ea0:	200b      	movs	r0, #11
  405ea2:	4b03      	ldr	r3, [pc, #12]	; (405eb0 <ioport_init+0x14>)
  405ea4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  405ea6:	200c      	movs	r0, #12
  405ea8:	4b01      	ldr	r3, [pc, #4]	; (405eb0 <ioport_init+0x14>)
  405eaa:	4798      	blx	r3
	arch_ioport_init();
}
  405eac:	bf00      	nop
  405eae:	bd80      	pop	{r7, pc}
  405eb0:	00405e81 	.word	0x00405e81

00405eb4 <ioport_disable_port>:
 * \param port IOPORT port to disable
 * \param mask Pin mask of pins to disable
 */
static inline void ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
  405eb4:	b480      	push	{r7}
  405eb6:	b087      	sub	sp, #28
  405eb8:	af00      	add	r7, sp, #0
  405eba:	6078      	str	r0, [r7, #4]
  405ebc:	6039      	str	r1, [r7, #0]
  405ebe:	687b      	ldr	r3, [r7, #4]
  405ec0:	617b      	str	r3, [r7, #20]
  405ec2:	683b      	ldr	r3, [r7, #0]
  405ec4:	613b      	str	r3, [r7, #16]
  405ec6:	697b      	ldr	r3, [r7, #20]
  405ec8:	60fb      	str	r3, [r7, #12]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  405eca:	68fb      	ldr	r3, [r7, #12]
  405ecc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405ed0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405ed4:	025b      	lsls	r3, r3, #9
  405ed6:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  405ed8:	693b      	ldr	r3, [r7, #16]
  405eda:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_port(port, mask);
}
  405edc:	bf00      	nop
  405ede:	371c      	adds	r7, #28
  405ee0:	46bd      	mov	sp, r7
  405ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ee6:	4770      	bx	lr

00405ee8 <ioport_set_port_mode>:
 * \param mode Mode masks to configure for the specified pins (\ref
 * ioport_modes)
 */
static inline void ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
  405ee8:	b480      	push	{r7}
  405eea:	b08b      	sub	sp, #44	; 0x2c
  405eec:	af00      	add	r7, sp, #0
  405eee:	60f8      	str	r0, [r7, #12]
  405ef0:	60b9      	str	r1, [r7, #8]
  405ef2:	607a      	str	r2, [r7, #4]
  405ef4:	68fb      	ldr	r3, [r7, #12]
  405ef6:	627b      	str	r3, [r7, #36]	; 0x24
  405ef8:	68bb      	ldr	r3, [r7, #8]
  405efa:	623b      	str	r3, [r7, #32]
  405efc:	687b      	ldr	r3, [r7, #4]
  405efe:	61fb      	str	r3, [r7, #28]
  405f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405f02:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  405f04:	69bb      	ldr	r3, [r7, #24]
  405f06:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405f0a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405f0e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  405f10:	617b      	str	r3, [r7, #20]

	if (mode & IOPORT_MODE_PULLUP) {
  405f12:	69fb      	ldr	r3, [r7, #28]
  405f14:	f003 0308 	and.w	r3, r3, #8
  405f18:	2b00      	cmp	r3, #0
  405f1a:	d003      	beq.n	405f24 <ioport_set_port_mode+0x3c>
		base->PIO_PUER = mask;
  405f1c:	697b      	ldr	r3, [r7, #20]
  405f1e:	6a3a      	ldr	r2, [r7, #32]
  405f20:	665a      	str	r2, [r3, #100]	; 0x64
  405f22:	e002      	b.n	405f2a <ioport_set_port_mode+0x42>
	} else {
		base->PIO_PUDR = mask;
  405f24:	697b      	ldr	r3, [r7, #20]
  405f26:	6a3a      	ldr	r2, [r7, #32]
  405f28:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  405f2a:	69fb      	ldr	r3, [r7, #28]
  405f2c:	f003 0310 	and.w	r3, r3, #16
  405f30:	2b00      	cmp	r3, #0
  405f32:	d004      	beq.n	405f3e <ioport_set_port_mode+0x56>
		base->PIO_PPDER = mask;
  405f34:	697b      	ldr	r3, [r7, #20]
  405f36:	6a3a      	ldr	r2, [r7, #32]
  405f38:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  405f3c:	e003      	b.n	405f46 <ioport_set_port_mode+0x5e>
	} else {
		base->PIO_PPDDR = mask;
  405f3e:	697b      	ldr	r3, [r7, #20]
  405f40:	6a3a      	ldr	r2, [r7, #32]
  405f42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  405f46:	69fb      	ldr	r3, [r7, #28]
  405f48:	f003 0320 	and.w	r3, r3, #32
  405f4c:	2b00      	cmp	r3, #0
  405f4e:	d003      	beq.n	405f58 <ioport_set_port_mode+0x70>
		base->PIO_MDER = mask;
  405f50:	697b      	ldr	r3, [r7, #20]
  405f52:	6a3a      	ldr	r2, [r7, #32]
  405f54:	651a      	str	r2, [r3, #80]	; 0x50
  405f56:	e002      	b.n	405f5e <ioport_set_port_mode+0x76>
	} else {
		base->PIO_MDDR = mask;
  405f58:	697b      	ldr	r3, [r7, #20]
  405f5a:	6a3a      	ldr	r2, [r7, #32]
  405f5c:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  405f5e:	69fb      	ldr	r3, [r7, #28]
  405f60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  405f64:	2b00      	cmp	r3, #0
  405f66:	d003      	beq.n	405f70 <ioport_set_port_mode+0x88>
		base->PIO_IFER = mask;
  405f68:	697b      	ldr	r3, [r7, #20]
  405f6a:	6a3a      	ldr	r2, [r7, #32]
  405f6c:	621a      	str	r2, [r3, #32]
  405f6e:	e002      	b.n	405f76 <ioport_set_port_mode+0x8e>
	} else {
		base->PIO_IFDR = mask;
  405f70:	697b      	ldr	r3, [r7, #20]
  405f72:	6a3a      	ldr	r2, [r7, #32]
  405f74:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  405f76:	69fb      	ldr	r3, [r7, #28]
  405f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405f7c:	2b00      	cmp	r3, #0
  405f7e:	d004      	beq.n	405f8a <ioport_set_port_mode+0xa2>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  405f80:	697b      	ldr	r3, [r7, #20]
  405f82:	6a3a      	ldr	r2, [r7, #32]
  405f84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  405f88:	e003      	b.n	405f92 <ioport_set_port_mode+0xaa>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  405f8a:	697b      	ldr	r3, [r7, #20]
  405f8c:	6a3a      	ldr	r2, [r7, #32]
  405f8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  405f92:	69fb      	ldr	r3, [r7, #28]
  405f94:	f003 0301 	and.w	r3, r3, #1
  405f98:	2b00      	cmp	r3, #0
  405f9a:	d006      	beq.n	405faa <ioport_set_port_mode+0xc2>
		base->PIO_ABCDSR[0] |= mask;
  405f9c:	697b      	ldr	r3, [r7, #20]
  405f9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  405fa0:	6a3b      	ldr	r3, [r7, #32]
  405fa2:	431a      	orrs	r2, r3
  405fa4:	697b      	ldr	r3, [r7, #20]
  405fa6:	671a      	str	r2, [r3, #112]	; 0x70
  405fa8:	e006      	b.n	405fb8 <ioport_set_port_mode+0xd0>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  405faa:	697b      	ldr	r3, [r7, #20]
  405fac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  405fae:	6a3b      	ldr	r3, [r7, #32]
  405fb0:	43db      	mvns	r3, r3
  405fb2:	401a      	ands	r2, r3
  405fb4:	697b      	ldr	r3, [r7, #20]
  405fb6:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  405fb8:	69fb      	ldr	r3, [r7, #28]
  405fba:	f003 0302 	and.w	r3, r3, #2
  405fbe:	2b00      	cmp	r3, #0
  405fc0:	d006      	beq.n	405fd0 <ioport_set_port_mode+0xe8>
		base->PIO_ABCDSR[1] |= mask;
  405fc2:	697b      	ldr	r3, [r7, #20]
  405fc4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  405fc6:	6a3b      	ldr	r3, [r7, #32]
  405fc8:	431a      	orrs	r2, r3
  405fca:	697b      	ldr	r3, [r7, #20]
  405fcc:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_port_mode(port, mask, mode);
}
  405fce:	e006      	b.n	405fde <ioport_set_port_mode+0xf6>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  405fd0:	697b      	ldr	r3, [r7, #20]
  405fd2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  405fd4:	6a3b      	ldr	r3, [r7, #32]
  405fd6:	43db      	mvns	r3, r3
  405fd8:	401a      	ands	r2, r3
  405fda:	697b      	ldr	r3, [r7, #20]
  405fdc:	675a      	str	r2, [r3, #116]	; 0x74
  405fde:	bf00      	nop
  405fe0:	372c      	adds	r7, #44	; 0x2c
  405fe2:	46bd      	mov	sp, r7
  405fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405fe8:	4770      	bx	lr
  405fea:	bf00      	nop

00405fec <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  405fec:	b480      	push	{r7}
  405fee:	b08d      	sub	sp, #52	; 0x34
  405ff0:	af00      	add	r7, sp, #0
  405ff2:	6078      	str	r0, [r7, #4]
  405ff4:	460b      	mov	r3, r1
  405ff6:	70fb      	strb	r3, [r7, #3]
  405ff8:	687b      	ldr	r3, [r7, #4]
  405ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  405ffc:	78fb      	ldrb	r3, [r7, #3]
  405ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  406002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  406004:	627b      	str	r3, [r7, #36]	; 0x24
  406006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  406008:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40600a:	6a3b      	ldr	r3, [r7, #32]
  40600c:	095b      	lsrs	r3, r3, #5
  40600e:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  406010:	69fb      	ldr	r3, [r7, #28]
  406012:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  406016:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40601a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40601c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40601e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  406022:	2b01      	cmp	r3, #1
  406024:	d109      	bne.n	40603a <ioport_set_pin_dir+0x4e>
  406026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  406028:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40602a:	697b      	ldr	r3, [r7, #20]
  40602c:	f003 031f 	and.w	r3, r3, #31
  406030:	2201      	movs	r2, #1
  406032:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  406034:	69bb      	ldr	r3, [r7, #24]
  406036:	611a      	str	r2, [r3, #16]
  406038:	e00c      	b.n	406054 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  40603a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40603e:	2b00      	cmp	r3, #0
  406040:	d108      	bne.n	406054 <ioport_set_pin_dir+0x68>
  406042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  406044:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  406046:	693b      	ldr	r3, [r7, #16]
  406048:	f003 031f 	and.w	r3, r3, #31
  40604c:	2201      	movs	r2, #1
  40604e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  406050:	69bb      	ldr	r3, [r7, #24]
  406052:	615a      	str	r2, [r3, #20]
  406054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  406056:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  406058:	68fb      	ldr	r3, [r7, #12]
  40605a:	f003 031f 	and.w	r3, r3, #31
  40605e:	2201      	movs	r2, #1
  406060:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  406062:	69bb      	ldr	r3, [r7, #24]
  406064:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  406068:	bf00      	nop
  40606a:	3734      	adds	r7, #52	; 0x34
  40606c:	46bd      	mov	sp, r7
  40606e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406072:	4770      	bx	lr

00406074 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  406074:	b480      	push	{r7}
  406076:	b08b      	sub	sp, #44	; 0x2c
  406078:	af00      	add	r7, sp, #0
  40607a:	6078      	str	r0, [r7, #4]
  40607c:	460b      	mov	r3, r1
  40607e:	70fb      	strb	r3, [r7, #3]
  406080:	687b      	ldr	r3, [r7, #4]
  406082:	627b      	str	r3, [r7, #36]	; 0x24
  406084:	78fb      	ldrb	r3, [r7, #3]
  406086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40608a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40608c:	61fb      	str	r3, [r7, #28]
  40608e:	69fb      	ldr	r3, [r7, #28]
  406090:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  406092:	69bb      	ldr	r3, [r7, #24]
  406094:	095b      	lsrs	r3, r3, #5
  406096:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  406098:	697b      	ldr	r3, [r7, #20]
  40609a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40609e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4060a2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4060a4:	613b      	str	r3, [r7, #16]

	if (level) {
  4060a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4060aa:	2b00      	cmp	r3, #0
  4060ac:	d009      	beq.n	4060c2 <ioport_set_pin_level+0x4e>
  4060ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4060b0:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4060b2:	68fb      	ldr	r3, [r7, #12]
  4060b4:	f003 031f 	and.w	r3, r3, #31
  4060b8:	2201      	movs	r2, #1
  4060ba:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4060bc:	693b      	ldr	r3, [r7, #16]
  4060be:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4060c0:	e008      	b.n	4060d4 <ioport_set_pin_level+0x60>
  4060c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4060c4:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4060c6:	68bb      	ldr	r3, [r7, #8]
  4060c8:	f003 031f 	and.w	r3, r3, #31
  4060cc:	2201      	movs	r2, #1
  4060ce:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4060d0:	693b      	ldr	r3, [r7, #16]
  4060d2:	635a      	str	r2, [r3, #52]	; 0x34
  4060d4:	bf00      	nop
  4060d6:	372c      	adds	r7, #44	; 0x2c
  4060d8:	46bd      	mov	sp, r7
  4060da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4060de:	4770      	bx	lr

004060e0 <system_board_init>:
#endif

static void Button1_Handler(uint32_t id, uint32_t mask);

void system_board_init(void)
{
  4060e0:	b590      	push	{r4, r7, lr}
  4060e2:	b083      	sub	sp, #12
  4060e4:	af02      	add	r7, sp, #8

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  4060e6:	4b2d      	ldr	r3, [pc, #180]	; (40619c <system_board_init+0xbc>)
  4060e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4060ec:	605a      	str	r2, [r3, #4]
#endif
	ioport_init();
  4060ee:	4b2c      	ldr	r3, [pc, #176]	; (4061a0 <system_board_init+0xc0>)
  4060f0:	4798      	blx	r3

	/* Initialize LED0, turned off */
	ioport_set_pin_dir(LED_0_PIN, IOPORT_DIR_OUTPUT);
  4060f2:	2101      	movs	r1, #1
  4060f4:	201e      	movs	r0, #30
  4060f6:	4b2b      	ldr	r3, [pc, #172]	; (4061a4 <system_board_init+0xc4>)
  4060f8:	4798      	blx	r3
	ioport_set_pin_level(LED_0_PIN, IOPORT_PIN_LEVEL_LOW);
  4060fa:	2100      	movs	r1, #0
  4060fc:	201e      	movs	r0, #30
  4060fe:	4b2a      	ldr	r3, [pc, #168]	; (4061a8 <system_board_init+0xc8>)
  406100:	4798      	blx	r3
	
	/* Initialize LED0, turned off */
	ioport_set_pin_dir(LED_1_PIN, IOPORT_DIR_OUTPUT);
  406102:	2101      	movs	r1, #1
  406104:	2010      	movs	r0, #16
  406106:	4b27      	ldr	r3, [pc, #156]	; (4061a4 <system_board_init+0xc4>)
  406108:	4798      	blx	r3
	ioport_set_pin_level(LED_1_PIN, IOPORT_PIN_LEVEL_LOW);
  40610a:	2100      	movs	r1, #0
  40610c:	2010      	movs	r0, #16
  40610e:	4b26      	ldr	r3, [pc, #152]	; (4061a8 <system_board_init+0xc8>)
  406110:	4798      	blx	r3
	
		
	ioport_set_pin_dir(ESP_PIN_RESET, IOPORT_DIR_OUTPUT);
  406112:	2101      	movs	r1, #1
  406114:	2021      	movs	r0, #33	; 0x21
  406116:	4b23      	ldr	r3, [pc, #140]	; (4061a4 <system_board_init+0xc4>)
  406118:	4798      	blx	r3
	ioport_set_pin_level(ESP_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
  40611a:	2101      	movs	r1, #1
  40611c:	2021      	movs	r0, #33	; 0x21
  40611e:	4b22      	ldr	r3, [pc, #136]	; (4061a8 <system_board_init+0xc8>)
  406120:	4798      	blx	r3

	/* Initialize SW0 */
	//ioport_set_pin_dir(BUTTON_0_PIN, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(BUTTON_0_PIN, IOPORT_MODE_PULLUP);
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  406122:	220a      	movs	r2, #10
  406124:	2101      	movs	r1, #1
  406126:	4821      	ldr	r0, [pc, #132]	; (4061ac <system_board_init+0xcc>)
  406128:	4b21      	ldr	r3, [pc, #132]	; (4061b0 <system_board_init+0xd0>)
  40612a:	4798      	blx	r3
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  40612c:	4b21      	ldr	r3, [pc, #132]	; (4061b4 <system_board_init+0xd4>)
  40612e:	9300      	str	r3, [sp, #0]
  406130:	2359      	movs	r3, #89	; 0x59
  406132:	2201      	movs	r2, #1
  406134:	210c      	movs	r1, #12
  406136:	481d      	ldr	r0, [pc, #116]	; (4061ac <system_board_init+0xcc>)
  406138:	4c1f      	ldr	r4, [pc, #124]	; (4061b8 <system_board_init+0xd8>)
  40613a:	47a0      	blx	r4
	PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  40613c:	200c      	movs	r0, #12
  40613e:	4b1f      	ldr	r3, [pc, #124]	; (4061bc <system_board_init+0xdc>)
  406140:	4798      	blx	r3
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  406142:	2200      	movs	r2, #0
  406144:	210c      	movs	r1, #12
  406146:	4819      	ldr	r0, [pc, #100]	; (4061ac <system_board_init+0xcc>)
  406148:	4b1d      	ldr	r3, [pc, #116]	; (4061c0 <system_board_init+0xe0>)
  40614a:	4798      	blx	r3
	(IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  40614c:	2101      	movs	r1, #1
  40614e:	4817      	ldr	r0, [pc, #92]	; (4061ac <system_board_init+0xcc>)
  406150:	4b1c      	ldr	r3, [pc, #112]	; (4061c4 <system_board_init+0xe4>)
  406152:	4798      	blx	r3

#if defined (CONF_BOARD_UART_CONSOLE)
	/* Configure UART pins */
	ioport_set_port_peripheral_mode(PINS_USART4_PORT, PINS_USART4,
  406154:	2200      	movs	r2, #0
  406156:	f44f 7140 	mov.w	r1, #768	; 0x300
  40615a:	2001      	movs	r0, #1
  40615c:	4b1a      	ldr	r3, [pc, #104]	; (4061c8 <system_board_init+0xe8>)
  40615e:	4798      	blx	r3
  406160:	f44f 7140 	mov.w	r1, #768	; 0x300
  406164:	2001      	movs	r0, #1
  406166:	4b19      	ldr	r3, [pc, #100]	; (4061cc <system_board_init+0xec>)
  406168:	4798      	blx	r3
#endif


	
	//usart0 for wifi serial	
	ioport_set_port_peripheral_mode(PINS_USART0_PORT, PINS_USART0,PINS_USART0_FLAGS);
  40616a:	2200      	movs	r2, #0
  40616c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  406170:	2000      	movs	r0, #0
  406172:	4b15      	ldr	r3, [pc, #84]	; (4061c8 <system_board_init+0xe8>)
  406174:	4798      	blx	r3
  406176:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40617a:	2000      	movs	r0, #0
  40617c:	4b13      	ldr	r3, [pc, #76]	; (4061cc <system_board_init+0xec>)
  40617e:	4798      	blx	r3
		
	// Temperature sensor UART
	ioport_set_port_peripheral_mode(PINS_USART3_PORT, PINS_USART3, PINS_USART3_FLAGS);
  406180:	2200      	movs	r2, #0
  406182:	2118      	movs	r1, #24
  406184:	2000      	movs	r0, #0
  406186:	4b10      	ldr	r3, [pc, #64]	; (4061c8 <system_board_init+0xe8>)
  406188:	4798      	blx	r3
  40618a:	2118      	movs	r1, #24
  40618c:	2000      	movs	r0, #0
  40618e:	4b0f      	ldr	r3, [pc, #60]	; (4061cc <system_board_init+0xec>)
  406190:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif
}
  406192:	bf00      	nop
  406194:	3704      	adds	r7, #4
  406196:	46bd      	mov	sp, r7
  406198:	bd90      	pop	{r4, r7, pc}
  40619a:	bf00      	nop
  40619c:	400e1450 	.word	0x400e1450
  4061a0:	00405e9d 	.word	0x00405e9d
  4061a4:	00405fed 	.word	0x00405fed
  4061a8:	00406075 	.word	0x00406075
  4061ac:	400e1000 	.word	0x400e1000
  4061b0:	004064a5 	.word	0x004064a5
  4061b4:	004061d1 	.word	0x004061d1
  4061b8:	00406759 	.word	0x00406759
  4061bc:	00405e4d 	.word	0x00405e4d
  4061c0:	004067f1 	.word	0x004067f1
  4061c4:	00406549 	.word	0x00406549
  4061c8:	00405ee9 	.word	0x00405ee9
  4061cc:	00405eb5 	.word	0x00405eb5

004061d0 <Button1_Handler>:
 *
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4061d0:	b580      	push	{r7, lr}
  4061d2:	b082      	sub	sp, #8
  4061d4:	af00      	add	r7, sp, #0
  4061d6:	6078      	str	r0, [r7, #4]
  4061d8:	6039      	str	r1, [r7, #0]
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {	
  4061da:	687b      	ldr	r3, [r7, #4]
  4061dc:	2b0c      	cmp	r3, #12
  4061de:	d104      	bne.n	4061ea <Button1_Handler+0x1a>
  4061e0:	683b      	ldr	r3, [r7, #0]
  4061e2:	2b01      	cmp	r3, #1
  4061e4:	d101      	bne.n	4061ea <Button1_Handler+0x1a>
		extern void vFNBtton_Click_Hook( void );
		vFNBtton_Click_Hook();
  4061e6:	4b03      	ldr	r3, [pc, #12]	; (4061f4 <Button1_Handler+0x24>)
  4061e8:	4798      	blx	r3
	}
}
  4061ea:	bf00      	nop
  4061ec:	3708      	adds	r7, #8
  4061ee:	46bd      	mov	sp, r7
  4061f0:	bd80      	pop	{r7, pc}
  4061f2:	bf00      	nop
  4061f4:	004014f9 	.word	0x004014f9

004061f8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4061f8:	b480      	push	{r7}
  4061fa:	b083      	sub	sp, #12
  4061fc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4061fe:	f3ef 8310 	mrs	r3, PRIMASK
  406202:	603b      	str	r3, [r7, #0]
  return(result);
  406204:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  406206:	2b00      	cmp	r3, #0
  406208:	bf0c      	ite	eq
  40620a:	2301      	moveq	r3, #1
  40620c:	2300      	movne	r3, #0
  40620e:	b2db      	uxtb	r3, r3
  406210:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  406212:	b672      	cpsid	i
  406214:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  406218:	4b04      	ldr	r3, [pc, #16]	; (40622c <cpu_irq_save+0x34>)
  40621a:	2200      	movs	r2, #0
  40621c:	701a      	strb	r2, [r3, #0]
	return flags;
  40621e:	687b      	ldr	r3, [r7, #4]
}
  406220:	4618      	mov	r0, r3
  406222:	370c      	adds	r7, #12
  406224:	46bd      	mov	sp, r7
  406226:	f85d 7b04 	ldr.w	r7, [sp], #4
  40622a:	4770      	bx	lr
  40622c:	20000130 	.word	0x20000130

00406230 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  406230:	b480      	push	{r7}
  406232:	b083      	sub	sp, #12
  406234:	af00      	add	r7, sp, #0
  406236:	6078      	str	r0, [r7, #4]
	return (flags);
  406238:	687b      	ldr	r3, [r7, #4]
  40623a:	2b00      	cmp	r3, #0
  40623c:	bf14      	ite	ne
  40623e:	2301      	movne	r3, #1
  406240:	2300      	moveq	r3, #0
  406242:	b2db      	uxtb	r3, r3
}
  406244:	4618      	mov	r0, r3
  406246:	370c      	adds	r7, #12
  406248:	46bd      	mov	sp, r7
  40624a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40624e:	4770      	bx	lr

00406250 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  406250:	b580      	push	{r7, lr}
  406252:	b082      	sub	sp, #8
  406254:	af00      	add	r7, sp, #0
  406256:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  406258:	6878      	ldr	r0, [r7, #4]
  40625a:	4b07      	ldr	r3, [pc, #28]	; (406278 <cpu_irq_restore+0x28>)
  40625c:	4798      	blx	r3
  40625e:	4603      	mov	r3, r0
  406260:	2b00      	cmp	r3, #0
  406262:	d005      	beq.n	406270 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  406264:	4b05      	ldr	r3, [pc, #20]	; (40627c <cpu_irq_restore+0x2c>)
  406266:	2201      	movs	r2, #1
  406268:	701a      	strb	r2, [r3, #0]
  40626a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40626e:	b662      	cpsie	i
}
  406270:	bf00      	nop
  406272:	3708      	adds	r7, #8
  406274:	46bd      	mov	sp, r7
  406276:	bd80      	pop	{r7, pc}
  406278:	00406231 	.word	0x00406231
  40627c:	20000130 	.word	0x20000130

00406280 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  406280:	b580      	push	{r7, lr}
  406282:	b082      	sub	sp, #8
  406284:	af00      	add	r7, sp, #0
  406286:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  406288:	6878      	ldr	r0, [r7, #4]
  40628a:	4b03      	ldr	r3, [pc, #12]	; (406298 <sysclk_enable_peripheral_clock+0x18>)
  40628c:	4798      	blx	r3
}
  40628e:	bf00      	nop
  406290:	3708      	adds	r7, #8
  406292:	46bd      	mov	sp, r7
  406294:	bd80      	pop	{r7, pc}
  406296:	bf00      	nop
  406298:	00406ad1 	.word	0x00406ad1

0040629c <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  40629c:	b580      	push	{r7, lr}
  40629e:	b084      	sub	sp, #16
  4062a0:	af00      	add	r7, sp, #0
  4062a2:	4603      	mov	r3, r0
  4062a4:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4062a6:	79fb      	ldrb	r3, [r7, #7]
  4062a8:	4a0a      	ldr	r2, [pc, #40]	; (4062d4 <sleepmgr_lock_mode+0x38>)
  4062aa:	5cd3      	ldrb	r3, [r2, r3]
  4062ac:	2bff      	cmp	r3, #255	; 0xff
  4062ae:	d100      	bne.n	4062b2 <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  4062b0:	e7fe      	b.n	4062b0 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  4062b2:	4b09      	ldr	r3, [pc, #36]	; (4062d8 <sleepmgr_lock_mode+0x3c>)
  4062b4:	4798      	blx	r3
  4062b6:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  4062b8:	79fb      	ldrb	r3, [r7, #7]
  4062ba:	4a06      	ldr	r2, [pc, #24]	; (4062d4 <sleepmgr_lock_mode+0x38>)
  4062bc:	5cd2      	ldrb	r2, [r2, r3]
  4062be:	3201      	adds	r2, #1
  4062c0:	b2d1      	uxtb	r1, r2
  4062c2:	4a04      	ldr	r2, [pc, #16]	; (4062d4 <sleepmgr_lock_mode+0x38>)
  4062c4:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4062c6:	68f8      	ldr	r0, [r7, #12]
  4062c8:	4b04      	ldr	r3, [pc, #16]	; (4062dc <sleepmgr_lock_mode+0x40>)
  4062ca:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4062cc:	bf00      	nop
  4062ce:	3710      	adds	r7, #16
  4062d0:	46bd      	mov	sp, r7
  4062d2:	bd80      	pop	{r7, pc}
  4062d4:	2001c534 	.word	0x2001c534
  4062d8:	004061f9 	.word	0x004061f9
  4062dc:	00406251 	.word	0x00406251

004062e0 <flexcom_enable>:
 *
 * \param p_flexcom  Pointer to a FLEXCOM instance.
 *
 */
void flexcom_enable(Flexcom *p_flexcom)
{
  4062e0:	b580      	push	{r7, lr}
  4062e2:	b082      	sub	sp, #8
  4062e4:	af00      	add	r7, sp, #0
  4062e6:	6078      	str	r0, [r7, #4]
	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);
  4062e8:	2000      	movs	r0, #0
  4062ea:	4b4a      	ldr	r3, [pc, #296]	; (406414 <flexcom_enable+0x134>)
  4062ec:	4798      	blx	r3
	/* Enable PMC clock for FLEXCOM */
#ifdef ID_FLEXCOM7
	 if (p_flexcom == FLEXCOM7) {
  4062ee:	687b      	ldr	r3, [r7, #4]
  4062f0:	4a49      	ldr	r2, [pc, #292]	; (406418 <flexcom_enable+0x138>)
  4062f2:	4293      	cmp	r3, r2
  4062f4:	d10d      	bne.n	406312 <flexcom_enable+0x32>
		sysclk_enable_peripheral_clock(ID_FLEXCOM7);
  4062f6:	2007      	movs	r0, #7
  4062f8:	4b48      	ldr	r3, [pc, #288]	; (40641c <flexcom_enable+0x13c>)
  4062fa:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  4062fc:	2007      	movs	r0, #7
  4062fe:	4b48      	ldr	r3, [pc, #288]	; (406420 <flexcom_enable+0x140>)
  406300:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  406302:	2100      	movs	r1, #0
  406304:	2007      	movs	r0, #7
  406306:	4b47      	ldr	r3, [pc, #284]	; (406424 <flexcom_enable+0x144>)
  406308:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  40630a:	2007      	movs	r0, #7
  40630c:	4b46      	ldr	r3, [pc, #280]	; (406428 <flexcom_enable+0x148>)
  40630e:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  406310:	e07c      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM6
	if (p_flexcom == FLEXCOM6) {
  406312:	687b      	ldr	r3, [r7, #4]
  406314:	4a45      	ldr	r2, [pc, #276]	; (40642c <flexcom_enable+0x14c>)
  406316:	4293      	cmp	r3, r2
  406318:	d10d      	bne.n	406336 <flexcom_enable+0x56>
		sysclk_enable_peripheral_clock(ID_FLEXCOM6);
  40631a:	2016      	movs	r0, #22
  40631c:	4b3f      	ldr	r3, [pc, #252]	; (40641c <flexcom_enable+0x13c>)
  40631e:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  406320:	2007      	movs	r0, #7
  406322:	4b3f      	ldr	r3, [pc, #252]	; (406420 <flexcom_enable+0x140>)
  406324:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  406326:	2100      	movs	r1, #0
  406328:	2007      	movs	r0, #7
  40632a:	4b3e      	ldr	r3, [pc, #248]	; (406424 <flexcom_enable+0x144>)
  40632c:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  40632e:	2007      	movs	r0, #7
  406330:	4b3d      	ldr	r3, [pc, #244]	; (406428 <flexcom_enable+0x148>)
  406332:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  406334:	e06a      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM5
	if (p_flexcom == FLEXCOM5) {
  406336:	687b      	ldr	r3, [r7, #4]
  406338:	4a3d      	ldr	r2, [pc, #244]	; (406430 <flexcom_enable+0x150>)
  40633a:	4293      	cmp	r3, r2
  40633c:	d10d      	bne.n	40635a <flexcom_enable+0x7a>
		sysclk_enable_peripheral_clock(ID_FLEXCOM5);
  40633e:	2015      	movs	r0, #21
  406340:	4b36      	ldr	r3, [pc, #216]	; (40641c <flexcom_enable+0x13c>)
  406342:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  406344:	2007      	movs	r0, #7
  406346:	4b36      	ldr	r3, [pc, #216]	; (406420 <flexcom_enable+0x140>)
  406348:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  40634a:	2100      	movs	r1, #0
  40634c:	2007      	movs	r0, #7
  40634e:	4b35      	ldr	r3, [pc, #212]	; (406424 <flexcom_enable+0x144>)
  406350:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  406352:	2007      	movs	r0, #7
  406354:	4b34      	ldr	r3, [pc, #208]	; (406428 <flexcom_enable+0x148>)
  406356:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  406358:	e058      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM4
	if (p_flexcom == FLEXCOM4) {
  40635a:	687b      	ldr	r3, [r7, #4]
  40635c:	4a35      	ldr	r2, [pc, #212]	; (406434 <flexcom_enable+0x154>)
  40635e:	4293      	cmp	r3, r2
  406360:	d10d      	bne.n	40637e <flexcom_enable+0x9e>
		sysclk_enable_peripheral_clock(ID_FLEXCOM4);
  406362:	2014      	movs	r0, #20
  406364:	4b2d      	ldr	r3, [pc, #180]	; (40641c <flexcom_enable+0x13c>)
  406366:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_7);
  406368:	2007      	movs	r0, #7
  40636a:	4b2d      	ldr	r3, [pc, #180]	; (406420 <flexcom_enable+0x140>)
  40636c:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
  40636e:	2100      	movs	r1, #0
  406370:	2007      	movs	r0, #7
  406372:	4b2c      	ldr	r3, [pc, #176]	; (406424 <flexcom_enable+0x144>)
  406374:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_7);
  406376:	2007      	movs	r0, #7
  406378:	4b2b      	ldr	r3, [pc, #172]	; (406428 <flexcom_enable+0x148>)
  40637a:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  40637c:	e046      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_7, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_7);
	} else
#endif
#ifdef ID_FLEXCOM3
	if (p_flexcom == FLEXCOM3) {
  40637e:	687b      	ldr	r3, [r7, #4]
  406380:	4a2d      	ldr	r2, [pc, #180]	; (406438 <flexcom_enable+0x158>)
  406382:	4293      	cmp	r3, r2
  406384:	d10d      	bne.n	4063a2 <flexcom_enable+0xc2>
		sysclk_enable_peripheral_clock(ID_FLEXCOM3);
  406386:	2013      	movs	r0, #19
  406388:	4b24      	ldr	r3, [pc, #144]	; (40641c <flexcom_enable+0x13c>)
  40638a:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  40638c:	2006      	movs	r0, #6
  40638e:	4b24      	ldr	r3, [pc, #144]	; (406420 <flexcom_enable+0x140>)
  406390:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  406392:	2100      	movs	r1, #0
  406394:	2006      	movs	r0, #6
  406396:	4b23      	ldr	r3, [pc, #140]	; (406424 <flexcom_enable+0x144>)
  406398:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  40639a:	2006      	movs	r0, #6
  40639c:	4b22      	ldr	r3, [pc, #136]	; (406428 <flexcom_enable+0x148>)
  40639e:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  4063a0:	e034      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM2
	if (p_flexcom == FLEXCOM2) {
  4063a2:	687b      	ldr	r3, [r7, #4]
  4063a4:	4a25      	ldr	r2, [pc, #148]	; (40643c <flexcom_enable+0x15c>)
  4063a6:	4293      	cmp	r3, r2
  4063a8:	d10d      	bne.n	4063c6 <flexcom_enable+0xe6>
		sysclk_enable_peripheral_clock(ID_FLEXCOM2);
  4063aa:	200e      	movs	r0, #14
  4063ac:	4b1b      	ldr	r3, [pc, #108]	; (40641c <flexcom_enable+0x13c>)
  4063ae:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  4063b0:	2006      	movs	r0, #6
  4063b2:	4b1b      	ldr	r3, [pc, #108]	; (406420 <flexcom_enable+0x140>)
  4063b4:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  4063b6:	2100      	movs	r1, #0
  4063b8:	2006      	movs	r0, #6
  4063ba:	4b1a      	ldr	r3, [pc, #104]	; (406424 <flexcom_enable+0x144>)
  4063bc:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  4063be:	2006      	movs	r0, #6
  4063c0:	4b19      	ldr	r3, [pc, #100]	; (406428 <flexcom_enable+0x148>)
  4063c2:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  4063c4:	e022      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM1
	if (p_flexcom == FLEXCOM1) {
  4063c6:	687b      	ldr	r3, [r7, #4]
  4063c8:	4a1d      	ldr	r2, [pc, #116]	; (406440 <flexcom_enable+0x160>)
  4063ca:	4293      	cmp	r3, r2
  4063cc:	d10d      	bne.n	4063ea <flexcom_enable+0x10a>
		sysclk_enable_peripheral_clock(ID_FLEXCOM1);
  4063ce:	2009      	movs	r0, #9
  4063d0:	4b12      	ldr	r3, [pc, #72]	; (40641c <flexcom_enable+0x13c>)
  4063d2:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  4063d4:	2006      	movs	r0, #6
  4063d6:	4b12      	ldr	r3, [pc, #72]	; (406420 <flexcom_enable+0x140>)
  4063d8:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  4063da:	2100      	movs	r1, #0
  4063dc:	2006      	movs	r0, #6
  4063de:	4b11      	ldr	r3, [pc, #68]	; (406424 <flexcom_enable+0x144>)
  4063e0:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  4063e2:	2006      	movs	r0, #6
  4063e4:	4b10      	ldr	r3, [pc, #64]	; (406428 <flexcom_enable+0x148>)
  4063e6:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  4063e8:	e010      	b.n	40640c <flexcom_enable+0x12c>
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
		pmc_enable_pck(PMC_PCK_6);
	} else
#endif
#ifdef ID_FLEXCOM0
	if (p_flexcom == FLEXCOM0) {
  4063ea:	687b      	ldr	r3, [r7, #4]
  4063ec:	4a15      	ldr	r2, [pc, #84]	; (406444 <flexcom_enable+0x164>)
  4063ee:	4293      	cmp	r3, r2
  4063f0:	d10c      	bne.n	40640c <flexcom_enable+0x12c>
		sysclk_enable_peripheral_clock(ID_FLEXCOM0);
  4063f2:	2008      	movs	r0, #8
  4063f4:	4b09      	ldr	r3, [pc, #36]	; (40641c <flexcom_enable+0x13c>)
  4063f6:	4798      	blx	r3
		/* Enable PCK output */
		pmc_disable_pck(PMC_PCK_6);
  4063f8:	2006      	movs	r0, #6
  4063fa:	4b09      	ldr	r3, [pc, #36]	; (406420 <flexcom_enable+0x140>)
  4063fc:	4798      	blx	r3
		pmc_switch_pck_to_mck(PMC_PCK_6, PMC_PCK_PRES_CLK_1);
  4063fe:	2100      	movs	r1, #0
  406400:	2006      	movs	r0, #6
  406402:	4b08      	ldr	r3, [pc, #32]	; (406424 <flexcom_enable+0x144>)
  406404:	4798      	blx	r3
		pmc_enable_pck(PMC_PCK_6);
  406406:	2006      	movs	r0, #6
  406408:	4b07      	ldr	r3, [pc, #28]	; (406428 <flexcom_enable+0x148>)
  40640a:	4798      	blx	r3
	} else
#endif
	{
		Assert(false);
	}
}
  40640c:	bf00      	nop
  40640e:	3708      	adds	r7, #8
  406410:	46bd      	mov	sp, r7
  406412:	bd80      	pop	{r7, pc}
  406414:	0040629d 	.word	0x0040629d
  406418:	40034000 	.word	0x40034000
  40641c:	00406281 	.word	0x00406281
  406420:	00406bd5 	.word	0x00406bd5
  406424:	00406b55 	.word	0x00406b55
  406428:	00406bad 	.word	0x00406bad
  40642c:	40040000 	.word	0x40040000
  406430:	40008000 	.word	0x40008000
  406434:	4001c000 	.word	0x4001c000
  406438:	40018000 	.word	0x40018000
  40643c:	40024000 	.word	0x40024000
  406440:	40020000 	.word	0x40020000
  406444:	4000c000 	.word	0x4000c000

00406448 <flexcom_set_opmode>:
 * \param p_flexcom  Pointer to a FLEXCOM instance.
 * \param opmode  Opration mode.
 *
 */
void flexcom_set_opmode(Flexcom *p_flexcom, enum flexcom_opmode opmode)
{
  406448:	b480      	push	{r7}
  40644a:	b083      	sub	sp, #12
  40644c:	af00      	add	r7, sp, #0
  40644e:	6078      	str	r0, [r7, #4]
  406450:	460b      	mov	r3, r1
  406452:	70fb      	strb	r3, [r7, #3]
	p_flexcom->FLEXCOM_MR = opmode;
  406454:	78fa      	ldrb	r2, [r7, #3]
  406456:	687b      	ldr	r3, [r7, #4]
  406458:	601a      	str	r2, [r3, #0]
}
  40645a:	bf00      	nop
  40645c:	370c      	adds	r7, #12
  40645e:	46bd      	mov	sp, r7
  406460:	f85d 7b04 	ldr.w	r7, [sp], #4
  406464:	4770      	bx	lr
  406466:	bf00      	nop

00406468 <matrix_set_usb_host>:
/**
 * \brief Set USB device mode.
 *
 */
void matrix_set_usb_host(void)
{
  406468:	b480      	push	{r7}
  40646a:	b083      	sub	sp, #12
  40646c:	af00      	add	r7, sp, #0
	Matrix *p_matrix = MATRIX;
  40646e:	4b0c      	ldr	r3, [pc, #48]	; (4064a0 <matrix_set_usb_host+0x38>)
  406470:	607b      	str	r3, [r7, #4]

	p_matrix->CCFG_SYSIO &= ~(CCFG_SYSIO_SYSIO10 | CCFG_SYSIO_SYSIO11);
  406472:	687b      	ldr	r3, [r7, #4]
  406474:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  406478:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
  40647c:	687b      	ldr	r3, [r7, #4]
  40647e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	p_matrix->CCFG_USBMR &= ~CCFG_USBMR_DEVICE;
  406482:	687b      	ldr	r3, [r7, #4]
  406484:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
  406488:	f023 0201 	bic.w	r2, r3, #1
  40648c:	687b      	ldr	r3, [r7, #4]
  40648e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
  406492:	bf00      	nop
  406494:	370c      	adds	r7, #12
  406496:	46bd      	mov	sp, r7
  406498:	f85d 7b04 	ldr.w	r7, [sp], #4
  40649c:	4770      	bx	lr
  40649e:	bf00      	nop
  4064a0:	400e0200 	.word	0x400e0200

004064a4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4064a4:	b480      	push	{r7}
  4064a6:	b085      	sub	sp, #20
  4064a8:	af00      	add	r7, sp, #0
  4064aa:	60f8      	str	r0, [r7, #12]
  4064ac:	60b9      	str	r1, [r7, #8]
  4064ae:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4064b0:	68fb      	ldr	r3, [r7, #12]
  4064b2:	68ba      	ldr	r2, [r7, #8]
  4064b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4064b8:	687b      	ldr	r3, [r7, #4]
  4064ba:	005b      	lsls	r3, r3, #1
  4064bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4064c0:	fbb2 f3f3 	udiv	r3, r2, r3
  4064c4:	3b01      	subs	r3, #1
  4064c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4064ca:	68fb      	ldr	r3, [r7, #12]
  4064cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4064d0:	bf00      	nop
  4064d2:	3714      	adds	r7, #20
  4064d4:	46bd      	mov	sp, r7
  4064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4064da:	4770      	bx	lr

004064dc <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4064dc:	b480      	push	{r7}
  4064de:	b085      	sub	sp, #20
  4064e0:	af00      	add	r7, sp, #0
  4064e2:	60f8      	str	r0, [r7, #12]
  4064e4:	60b9      	str	r1, [r7, #8]
  4064e6:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4064e8:	687b      	ldr	r3, [r7, #4]
  4064ea:	f003 0310 	and.w	r3, r3, #16
  4064ee:	2b00      	cmp	r3, #0
  4064f0:	d020      	beq.n	406534 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4064f2:	68fb      	ldr	r3, [r7, #12]
  4064f4:	68ba      	ldr	r2, [r7, #8]
  4064f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4064fa:	687b      	ldr	r3, [r7, #4]
  4064fc:	f003 0320 	and.w	r3, r3, #32
  406500:	2b00      	cmp	r3, #0
  406502:	d004      	beq.n	40650e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  406504:	68fb      	ldr	r3, [r7, #12]
  406506:	68ba      	ldr	r2, [r7, #8]
  406508:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40650c:	e003      	b.n	406516 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40650e:	68fb      	ldr	r3, [r7, #12]
  406510:	68ba      	ldr	r2, [r7, #8]
  406512:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  406516:	687b      	ldr	r3, [r7, #4]
  406518:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40651c:	2b00      	cmp	r3, #0
  40651e:	d004      	beq.n	40652a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  406520:	68fb      	ldr	r3, [r7, #12]
  406522:	68ba      	ldr	r2, [r7, #8]
  406524:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  406528:	e008      	b.n	40653c <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40652a:	68fb      	ldr	r3, [r7, #12]
  40652c:	68ba      	ldr	r2, [r7, #8]
  40652e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  406532:	e003      	b.n	40653c <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  406534:	68fb      	ldr	r3, [r7, #12]
  406536:	68ba      	ldr	r2, [r7, #8]
  406538:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  40653c:	bf00      	nop
  40653e:	3714      	adds	r7, #20
  406540:	46bd      	mov	sp, r7
  406542:	f85d 7b04 	ldr.w	r7, [sp], #4
  406546:	4770      	bx	lr

00406548 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  406548:	b480      	push	{r7}
  40654a:	b083      	sub	sp, #12
  40654c:	af00      	add	r7, sp, #0
  40654e:	6078      	str	r0, [r7, #4]
  406550:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  406552:	687b      	ldr	r3, [r7, #4]
  406554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  406556:	687b      	ldr	r3, [r7, #4]
  406558:	683a      	ldr	r2, [r7, #0]
  40655a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40655c:	bf00      	nop
  40655e:	370c      	adds	r7, #12
  406560:	46bd      	mov	sp, r7
  406562:	f85d 7b04 	ldr.w	r7, [sp], #4
  406566:	4770      	bx	lr

00406568 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  406568:	b480      	push	{r7}
  40656a:	b083      	sub	sp, #12
  40656c:	af00      	add	r7, sp, #0
  40656e:	6078      	str	r0, [r7, #4]
  406570:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  406572:	687b      	ldr	r3, [r7, #4]
  406574:	683a      	ldr	r2, [r7, #0]
  406576:	645a      	str	r2, [r3, #68]	; 0x44
}
  406578:	bf00      	nop
  40657a:	370c      	adds	r7, #12
  40657c:	46bd      	mov	sp, r7
  40657e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406582:	4770      	bx	lr

00406584 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  406584:	b480      	push	{r7}
  406586:	b083      	sub	sp, #12
  406588:	af00      	add	r7, sp, #0
  40658a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40658c:	687b      	ldr	r3, [r7, #4]
  40658e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  406590:	4618      	mov	r0, r3
  406592:	370c      	adds	r7, #12
  406594:	46bd      	mov	sp, r7
  406596:	f85d 7b04 	ldr.w	r7, [sp], #4
  40659a:	4770      	bx	lr

0040659c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40659c:	b480      	push	{r7}
  40659e:	b083      	sub	sp, #12
  4065a0:	af00      	add	r7, sp, #0
  4065a2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4065a4:	687b      	ldr	r3, [r7, #4]
  4065a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4065a8:	4618      	mov	r0, r3
  4065aa:	370c      	adds	r7, #12
  4065ac:	46bd      	mov	sp, r7
  4065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4065b2:	4770      	bx	lr

004065b4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4065b4:	b480      	push	{r7}
  4065b6:	b083      	sub	sp, #12
  4065b8:	af00      	add	r7, sp, #0
  4065ba:	4603      	mov	r3, r0
  4065bc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4065be:	4909      	ldr	r1, [pc, #36]	; (4065e4 <NVIC_EnableIRQ+0x30>)
  4065c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4065c4:	095b      	lsrs	r3, r3, #5
  4065c6:	79fa      	ldrb	r2, [r7, #7]
  4065c8:	f002 021f 	and.w	r2, r2, #31
  4065cc:	2001      	movs	r0, #1
  4065ce:	fa00 f202 	lsl.w	r2, r0, r2
  4065d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4065d6:	bf00      	nop
  4065d8:	370c      	adds	r7, #12
  4065da:	46bd      	mov	sp, r7
  4065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4065e0:	4770      	bx	lr
  4065e2:	bf00      	nop
  4065e4:	e000e100 	.word	0xe000e100

004065e8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4065e8:	b480      	push	{r7}
  4065ea:	b083      	sub	sp, #12
  4065ec:	af00      	add	r7, sp, #0
  4065ee:	4603      	mov	r3, r0
  4065f0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4065f2:	4909      	ldr	r1, [pc, #36]	; (406618 <NVIC_DisableIRQ+0x30>)
  4065f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4065f8:	095b      	lsrs	r3, r3, #5
  4065fa:	79fa      	ldrb	r2, [r7, #7]
  4065fc:	f002 021f 	and.w	r2, r2, #31
  406600:	2001      	movs	r0, #1
  406602:	fa00 f202 	lsl.w	r2, r0, r2
  406606:	3320      	adds	r3, #32
  406608:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40660c:	bf00      	nop
  40660e:	370c      	adds	r7, #12
  406610:	46bd      	mov	sp, r7
  406612:	f85d 7b04 	ldr.w	r7, [sp], #4
  406616:	4770      	bx	lr
  406618:	e000e100 	.word	0xe000e100

0040661c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40661c:	b480      	push	{r7}
  40661e:	b083      	sub	sp, #12
  406620:	af00      	add	r7, sp, #0
  406622:	4603      	mov	r3, r0
  406624:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  406626:	4909      	ldr	r1, [pc, #36]	; (40664c <NVIC_ClearPendingIRQ+0x30>)
  406628:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40662c:	095b      	lsrs	r3, r3, #5
  40662e:	79fa      	ldrb	r2, [r7, #7]
  406630:	f002 021f 	and.w	r2, r2, #31
  406634:	2001      	movs	r0, #1
  406636:	fa00 f202 	lsl.w	r2, r0, r2
  40663a:	3360      	adds	r3, #96	; 0x60
  40663c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  406640:	bf00      	nop
  406642:	370c      	adds	r7, #12
  406644:	46bd      	mov	sp, r7
  406646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40664a:	4770      	bx	lr
  40664c:	e000e100 	.word	0xe000e100

00406650 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  406650:	b480      	push	{r7}
  406652:	b083      	sub	sp, #12
  406654:	af00      	add	r7, sp, #0
  406656:	4603      	mov	r3, r0
  406658:	6039      	str	r1, [r7, #0]
  40665a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40665c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  406660:	2b00      	cmp	r3, #0
  406662:	da0b      	bge.n	40667c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  406664:	490d      	ldr	r1, [pc, #52]	; (40669c <NVIC_SetPriority+0x4c>)
  406666:	79fb      	ldrb	r3, [r7, #7]
  406668:	f003 030f 	and.w	r3, r3, #15
  40666c:	3b04      	subs	r3, #4
  40666e:	683a      	ldr	r2, [r7, #0]
  406670:	b2d2      	uxtb	r2, r2
  406672:	0112      	lsls	r2, r2, #4
  406674:	b2d2      	uxtb	r2, r2
  406676:	440b      	add	r3, r1
  406678:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40667a:	e009      	b.n	406690 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40667c:	4908      	ldr	r1, [pc, #32]	; (4066a0 <NVIC_SetPriority+0x50>)
  40667e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  406682:	683a      	ldr	r2, [r7, #0]
  406684:	b2d2      	uxtb	r2, r2
  406686:	0112      	lsls	r2, r2, #4
  406688:	b2d2      	uxtb	r2, r2
  40668a:	440b      	add	r3, r1
  40668c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  406690:	bf00      	nop
  406692:	370c      	adds	r7, #12
  406694:	46bd      	mov	sp, r7
  406696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40669a:	4770      	bx	lr
  40669c:	e000ed00 	.word	0xe000ed00
  4066a0:	e000e100 	.word	0xe000e100

004066a4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4066a4:	b580      	push	{r7, lr}
  4066a6:	b084      	sub	sp, #16
  4066a8:	af00      	add	r7, sp, #0
  4066aa:	6078      	str	r0, [r7, #4]
  4066ac:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4066ae:	6878      	ldr	r0, [r7, #4]
  4066b0:	4b26      	ldr	r3, [pc, #152]	; (40674c <pio_handler_process+0xa8>)
  4066b2:	4798      	blx	r3
  4066b4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4066b6:	6878      	ldr	r0, [r7, #4]
  4066b8:	4b25      	ldr	r3, [pc, #148]	; (406750 <pio_handler_process+0xac>)
  4066ba:	4798      	blx	r3
  4066bc:	4602      	mov	r2, r0
  4066be:	68fb      	ldr	r3, [r7, #12]
  4066c0:	4013      	ands	r3, r2
  4066c2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4066c4:	68fb      	ldr	r3, [r7, #12]
  4066c6:	2b00      	cmp	r3, #0
  4066c8:	d03c      	beq.n	406744 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4066ca:	2300      	movs	r3, #0
  4066cc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4066ce:	e034      	b.n	40673a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4066d0:	4a20      	ldr	r2, [pc, #128]	; (406754 <pio_handler_process+0xb0>)
  4066d2:	68bb      	ldr	r3, [r7, #8]
  4066d4:	011b      	lsls	r3, r3, #4
  4066d6:	4413      	add	r3, r2
  4066d8:	681a      	ldr	r2, [r3, #0]
  4066da:	683b      	ldr	r3, [r7, #0]
  4066dc:	429a      	cmp	r2, r3
  4066de:	d126      	bne.n	40672e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4066e0:	4a1c      	ldr	r2, [pc, #112]	; (406754 <pio_handler_process+0xb0>)
  4066e2:	68bb      	ldr	r3, [r7, #8]
  4066e4:	011b      	lsls	r3, r3, #4
  4066e6:	4413      	add	r3, r2
  4066e8:	3304      	adds	r3, #4
  4066ea:	681a      	ldr	r2, [r3, #0]
  4066ec:	68fb      	ldr	r3, [r7, #12]
  4066ee:	4013      	ands	r3, r2
  4066f0:	2b00      	cmp	r3, #0
  4066f2:	d01c      	beq.n	40672e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4066f4:	4a17      	ldr	r2, [pc, #92]	; (406754 <pio_handler_process+0xb0>)
  4066f6:	68bb      	ldr	r3, [r7, #8]
  4066f8:	011b      	lsls	r3, r3, #4
  4066fa:	4413      	add	r3, r2
  4066fc:	330c      	adds	r3, #12
  4066fe:	681b      	ldr	r3, [r3, #0]
  406700:	4914      	ldr	r1, [pc, #80]	; (406754 <pio_handler_process+0xb0>)
  406702:	68ba      	ldr	r2, [r7, #8]
  406704:	0112      	lsls	r2, r2, #4
  406706:	440a      	add	r2, r1
  406708:	6810      	ldr	r0, [r2, #0]
  40670a:	4912      	ldr	r1, [pc, #72]	; (406754 <pio_handler_process+0xb0>)
  40670c:	68ba      	ldr	r2, [r7, #8]
  40670e:	0112      	lsls	r2, r2, #4
  406710:	440a      	add	r2, r1
  406712:	3204      	adds	r2, #4
  406714:	6812      	ldr	r2, [r2, #0]
  406716:	4611      	mov	r1, r2
  406718:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40671a:	4a0e      	ldr	r2, [pc, #56]	; (406754 <pio_handler_process+0xb0>)
  40671c:	68bb      	ldr	r3, [r7, #8]
  40671e:	011b      	lsls	r3, r3, #4
  406720:	4413      	add	r3, r2
  406722:	3304      	adds	r3, #4
  406724:	681b      	ldr	r3, [r3, #0]
  406726:	43db      	mvns	r3, r3
  406728:	68fa      	ldr	r2, [r7, #12]
  40672a:	4013      	ands	r3, r2
  40672c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40672e:	68bb      	ldr	r3, [r7, #8]
  406730:	3301      	adds	r3, #1
  406732:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  406734:	68bb      	ldr	r3, [r7, #8]
  406736:	2b06      	cmp	r3, #6
  406738:	d803      	bhi.n	406742 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40673a:	68fb      	ldr	r3, [r7, #12]
  40673c:	2b00      	cmp	r3, #0
  40673e:	d1c7      	bne.n	4066d0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  406740:	e000      	b.n	406744 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  406742:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  406744:	bf00      	nop
  406746:	3710      	adds	r7, #16
  406748:	46bd      	mov	sp, r7
  40674a:	bd80      	pop	{r7, pc}
  40674c:	00406585 	.word	0x00406585
  406750:	0040659d 	.word	0x0040659d
  406754:	200195f4 	.word	0x200195f4

00406758 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  406758:	b580      	push	{r7, lr}
  40675a:	b086      	sub	sp, #24
  40675c:	af00      	add	r7, sp, #0
  40675e:	60f8      	str	r0, [r7, #12]
  406760:	60b9      	str	r1, [r7, #8]
  406762:	607a      	str	r2, [r7, #4]
  406764:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  406766:	4b13      	ldr	r3, [pc, #76]	; (4067b4 <pio_handler_set+0x5c>)
  406768:	681b      	ldr	r3, [r3, #0]
  40676a:	2b06      	cmp	r3, #6
  40676c:	d901      	bls.n	406772 <pio_handler_set+0x1a>
		return 1;
  40676e:	2301      	movs	r3, #1
  406770:	e01c      	b.n	4067ac <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  406772:	4b10      	ldr	r3, [pc, #64]	; (4067b4 <pio_handler_set+0x5c>)
  406774:	681b      	ldr	r3, [r3, #0]
  406776:	011b      	lsls	r3, r3, #4
  406778:	4a0f      	ldr	r2, [pc, #60]	; (4067b8 <pio_handler_set+0x60>)
  40677a:	4413      	add	r3, r2
  40677c:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  40677e:	697b      	ldr	r3, [r7, #20]
  406780:	68ba      	ldr	r2, [r7, #8]
  406782:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  406784:	697b      	ldr	r3, [r7, #20]
  406786:	687a      	ldr	r2, [r7, #4]
  406788:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40678a:	697b      	ldr	r3, [r7, #20]
  40678c:	683a      	ldr	r2, [r7, #0]
  40678e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  406790:	697b      	ldr	r3, [r7, #20]
  406792:	6a3a      	ldr	r2, [r7, #32]
  406794:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  406796:	4b07      	ldr	r3, [pc, #28]	; (4067b4 <pio_handler_set+0x5c>)
  406798:	681b      	ldr	r3, [r3, #0]
  40679a:	3301      	adds	r3, #1
  40679c:	4a05      	ldr	r2, [pc, #20]	; (4067b4 <pio_handler_set+0x5c>)
  40679e:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4067a0:	683a      	ldr	r2, [r7, #0]
  4067a2:	6879      	ldr	r1, [r7, #4]
  4067a4:	68f8      	ldr	r0, [r7, #12]
  4067a6:	4b05      	ldr	r3, [pc, #20]	; (4067bc <pio_handler_set+0x64>)
  4067a8:	4798      	blx	r3

	return 0;
  4067aa:	2300      	movs	r3, #0
}
  4067ac:	4618      	mov	r0, r3
  4067ae:	3718      	adds	r7, #24
  4067b0:	46bd      	mov	sp, r7
  4067b2:	bd80      	pop	{r7, pc}
  4067b4:	20019664 	.word	0x20019664
  4067b8:	200195f4 	.word	0x200195f4
  4067bc:	004064dd 	.word	0x004064dd

004067c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4067c0:	b580      	push	{r7, lr}
  4067c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4067c4:	210b      	movs	r1, #11
  4067c6:	4802      	ldr	r0, [pc, #8]	; (4067d0 <PIOA_Handler+0x10>)
  4067c8:	4b02      	ldr	r3, [pc, #8]	; (4067d4 <PIOA_Handler+0x14>)
  4067ca:	4798      	blx	r3
}
  4067cc:	bf00      	nop
  4067ce:	bd80      	pop	{r7, pc}
  4067d0:	400e0e00 	.word	0x400e0e00
  4067d4:	004066a5 	.word	0x004066a5

004067d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4067d8:	b580      	push	{r7, lr}
  4067da:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4067dc:	210c      	movs	r1, #12
  4067de:	4802      	ldr	r0, [pc, #8]	; (4067e8 <PIOB_Handler+0x10>)
  4067e0:	4b02      	ldr	r3, [pc, #8]	; (4067ec <PIOB_Handler+0x14>)
  4067e2:	4798      	blx	r3
}
  4067e4:	bf00      	nop
  4067e6:	bd80      	pop	{r7, pc}
  4067e8:	400e1000 	.word	0x400e1000
  4067ec:	004066a5 	.word	0x004066a5

004067f0 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4067f0:	b580      	push	{r7, lr}
  4067f2:	b086      	sub	sp, #24
  4067f4:	af00      	add	r7, sp, #0
  4067f6:	60f8      	str	r0, [r7, #12]
  4067f8:	460b      	mov	r3, r1
  4067fa:	607a      	str	r2, [r7, #4]
  4067fc:	72fb      	strb	r3, [r7, #11]
	uint32_t bitmask = 0;
  4067fe:	2300      	movs	r3, #0
  406800:	617b      	str	r3, [r7, #20]

	bitmask = pio_get_interrupt_mask(p_pio);
  406802:	68f8      	ldr	r0, [r7, #12]
  406804:	4b13      	ldr	r3, [pc, #76]	; (406854 <pio_handler_set_priority+0x64>)
  406806:	4798      	blx	r3
  406808:	6178      	str	r0, [r7, #20]
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40680a:	f04f 31ff 	mov.w	r1, #4294967295
  40680e:	68f8      	ldr	r0, [r7, #12]
  406810:	4b11      	ldr	r3, [pc, #68]	; (406858 <pio_handler_set_priority+0x68>)
  406812:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  406814:	68f8      	ldr	r0, [r7, #12]
  406816:	4b11      	ldr	r3, [pc, #68]	; (40685c <pio_handler_set_priority+0x6c>)
  406818:	4798      	blx	r3
	NVIC_DisableIRQ(ul_irqn);
  40681a:	f997 300b 	ldrsb.w	r3, [r7, #11]
  40681e:	4618      	mov	r0, r3
  406820:	4b0f      	ldr	r3, [pc, #60]	; (406860 <pio_handler_set_priority+0x70>)
  406822:	4798      	blx	r3
	NVIC_ClearPendingIRQ(ul_irqn);
  406824:	f997 300b 	ldrsb.w	r3, [r7, #11]
  406828:	4618      	mov	r0, r3
  40682a:	4b0e      	ldr	r3, [pc, #56]	; (406864 <pio_handler_set_priority+0x74>)
  40682c:	4798      	blx	r3
	NVIC_SetPriority(ul_irqn, ul_priority);
  40682e:	f997 300b 	ldrsb.w	r3, [r7, #11]
  406832:	6879      	ldr	r1, [r7, #4]
  406834:	4618      	mov	r0, r3
  406836:	4b0c      	ldr	r3, [pc, #48]	; (406868 <pio_handler_set_priority+0x78>)
  406838:	4798      	blx	r3
	NVIC_EnableIRQ(ul_irqn);
  40683a:	f997 300b 	ldrsb.w	r3, [r7, #11]
  40683e:	4618      	mov	r0, r3
  406840:	4b0a      	ldr	r3, [pc, #40]	; (40686c <pio_handler_set_priority+0x7c>)
  406842:	4798      	blx	r3
	pio_enable_interrupt(p_pio, bitmask);
  406844:	6979      	ldr	r1, [r7, #20]
  406846:	68f8      	ldr	r0, [r7, #12]
  406848:	4b09      	ldr	r3, [pc, #36]	; (406870 <pio_handler_set_priority+0x80>)
  40684a:	4798      	blx	r3
}
  40684c:	bf00      	nop
  40684e:	3718      	adds	r7, #24
  406850:	46bd      	mov	sp, r7
  406852:	bd80      	pop	{r7, pc}
  406854:	0040659d 	.word	0x0040659d
  406858:	00406569 	.word	0x00406569
  40685c:	00406585 	.word	0x00406585
  406860:	004065e9 	.word	0x004065e9
  406864:	0040661d 	.word	0x0040661d
  406868:	00406651 	.word	0x00406651
  40686c:	004065b5 	.word	0x004065b5
  406870:	00406549 	.word	0x00406549

00406874 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  406874:	b480      	push	{r7}
  406876:	b085      	sub	sp, #20
  406878:	af00      	add	r7, sp, #0
  40687a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40687c:	491d      	ldr	r1, [pc, #116]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  40687e:	4b1d      	ldr	r3, [pc, #116]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  406880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406882:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  406886:	687b      	ldr	r3, [r7, #4]
  406888:	4313      	orrs	r3, r2
  40688a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40688c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  406890:	60fb      	str	r3, [r7, #12]
  406892:	e007      	b.n	4068a4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  406894:	68fb      	ldr	r3, [r7, #12]
  406896:	2b00      	cmp	r3, #0
  406898:	d101      	bne.n	40689e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40689a:	2301      	movs	r3, #1
  40689c:	e023      	b.n	4068e6 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40689e:	68fb      	ldr	r3, [r7, #12]
  4068a0:	3b01      	subs	r3, #1
  4068a2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4068a4:	4b13      	ldr	r3, [pc, #76]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  4068a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4068a8:	f003 0308 	and.w	r3, r3, #8
  4068ac:	2b00      	cmp	r3, #0
  4068ae:	d0f1      	beq.n	406894 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4068b0:	4a10      	ldr	r2, [pc, #64]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  4068b2:	4b10      	ldr	r3, [pc, #64]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  4068b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4068b6:	f023 0303 	bic.w	r3, r3, #3
  4068ba:	f043 0302 	orr.w	r3, r3, #2
  4068be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4068c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4068c4:	60fb      	str	r3, [r7, #12]
  4068c6:	e007      	b.n	4068d8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4068c8:	68fb      	ldr	r3, [r7, #12]
  4068ca:	2b00      	cmp	r3, #0
  4068cc:	d101      	bne.n	4068d2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4068ce:	2301      	movs	r3, #1
  4068d0:	e009      	b.n	4068e6 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4068d2:	68fb      	ldr	r3, [r7, #12]
  4068d4:	3b01      	subs	r3, #1
  4068d6:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4068d8:	4b06      	ldr	r3, [pc, #24]	; (4068f4 <pmc_switch_mck_to_pllack+0x80>)
  4068da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4068dc:	f003 0308 	and.w	r3, r3, #8
  4068e0:	2b00      	cmp	r3, #0
  4068e2:	d0f1      	beq.n	4068c8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4068e4:	2300      	movs	r3, #0
}
  4068e6:	4618      	mov	r0, r3
  4068e8:	3714      	adds	r7, #20
  4068ea:	46bd      	mov	sp, r7
  4068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4068f0:	4770      	bx	lr
  4068f2:	bf00      	nop
  4068f4:	400e0400 	.word	0x400e0400

004068f8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4068f8:	b480      	push	{r7}
  4068fa:	b083      	sub	sp, #12
  4068fc:	af00      	add	r7, sp, #0
  4068fe:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  406900:	687b      	ldr	r3, [r7, #4]
  406902:	2b01      	cmp	r3, #1
  406904:	d107      	bne.n	406916 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  406906:	4a08      	ldr	r2, [pc, #32]	; (406928 <pmc_switch_sclk_to_32kxtal+0x30>)
  406908:	4b07      	ldr	r3, [pc, #28]	; (406928 <pmc_switch_sclk_to_32kxtal+0x30>)
  40690a:	689b      	ldr	r3, [r3, #8]
  40690c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  406910:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406914:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  406916:	4b04      	ldr	r3, [pc, #16]	; (406928 <pmc_switch_sclk_to_32kxtal+0x30>)
  406918:	4a04      	ldr	r2, [pc, #16]	; (40692c <pmc_switch_sclk_to_32kxtal+0x34>)
  40691a:	601a      	str	r2, [r3, #0]
}
  40691c:	bf00      	nop
  40691e:	370c      	adds	r7, #12
  406920:	46bd      	mov	sp, r7
  406922:	f85d 7b04 	ldr.w	r7, [sp], #4
  406926:	4770      	bx	lr
  406928:	400e1410 	.word	0x400e1410
  40692c:	a5000008 	.word	0xa5000008

00406930 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  406930:	b480      	push	{r7}
  406932:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  406934:	4b09      	ldr	r3, [pc, #36]	; (40695c <pmc_osc_is_ready_32kxtal+0x2c>)
  406936:	695b      	ldr	r3, [r3, #20]
  406938:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40693c:	2b00      	cmp	r3, #0
  40693e:	d007      	beq.n	406950 <pmc_osc_is_ready_32kxtal+0x20>
  406940:	4b07      	ldr	r3, [pc, #28]	; (406960 <pmc_osc_is_ready_32kxtal+0x30>)
  406942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406944:	f003 0380 	and.w	r3, r3, #128	; 0x80
  406948:	2b00      	cmp	r3, #0
  40694a:	d001      	beq.n	406950 <pmc_osc_is_ready_32kxtal+0x20>
  40694c:	2301      	movs	r3, #1
  40694e:	e000      	b.n	406952 <pmc_osc_is_ready_32kxtal+0x22>
  406950:	2300      	movs	r3, #0
}
  406952:	4618      	mov	r0, r3
  406954:	46bd      	mov	sp, r7
  406956:	f85d 7b04 	ldr.w	r7, [sp], #4
  40695a:	4770      	bx	lr
  40695c:	400e1410 	.word	0x400e1410
  406960:	400e0400 	.word	0x400e0400

00406964 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  406964:	b480      	push	{r7}
  406966:	b083      	sub	sp, #12
  406968:	af00      	add	r7, sp, #0
  40696a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40696c:	4a18      	ldr	r2, [pc, #96]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40696e:	4b18      	ldr	r3, [pc, #96]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  406970:	6a1b      	ldr	r3, [r3, #32]
  406972:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  406976:	f043 0308 	orr.w	r3, r3, #8
  40697a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40697c:	bf00      	nop
  40697e:	4b14      	ldr	r3, [pc, #80]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  406980:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  406986:	2b00      	cmp	r3, #0
  406988:	d0f9      	beq.n	40697e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40698a:	4911      	ldr	r1, [pc, #68]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40698c:	4b10      	ldr	r3, [pc, #64]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  40698e:	6a1b      	ldr	r3, [r3, #32]
  406990:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  406994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  406998:	687a      	ldr	r2, [r7, #4]
  40699a:	4313      	orrs	r3, r2
  40699c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4069a0:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4069a2:	bf00      	nop
  4069a4:	4b0a      	ldr	r3, [pc, #40]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4069a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4069a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4069ac:	2b00      	cmp	r3, #0
  4069ae:	d0f9      	beq.n	4069a4 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4069b0:	4a07      	ldr	r2, [pc, #28]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4069b2:	4b07      	ldr	r3, [pc, #28]	; (4069d0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4069b4:	6a1b      	ldr	r3, [r3, #32]
  4069b6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4069ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4069be:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4069c2:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4069c4:	bf00      	nop
  4069c6:	370c      	adds	r7, #12
  4069c8:	46bd      	mov	sp, r7
  4069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4069ce:	4770      	bx	lr
  4069d0:	400e0400 	.word	0x400e0400

004069d4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4069d4:	b480      	push	{r7}
  4069d6:	b083      	sub	sp, #12
  4069d8:	af00      	add	r7, sp, #0
  4069da:	6078      	str	r0, [r7, #4]
  4069dc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4069de:	687b      	ldr	r3, [r7, #4]
  4069e0:	2b00      	cmp	r3, #0
  4069e2:	d008      	beq.n	4069f6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4069e4:	4916      	ldr	r1, [pc, #88]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  4069e6:	4b16      	ldr	r3, [pc, #88]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  4069e8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4069ea:	4a16      	ldr	r2, [pc, #88]	; (406a44 <pmc_switch_mainck_to_xtal+0x70>)
  4069ec:	401a      	ands	r2, r3
  4069ee:	4b16      	ldr	r3, [pc, #88]	; (406a48 <pmc_switch_mainck_to_xtal+0x74>)
  4069f0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4069f2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4069f4:	e01e      	b.n	406a34 <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4069f6:	4912      	ldr	r1, [pc, #72]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  4069f8:	4b11      	ldr	r3, [pc, #68]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  4069fa:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4069fc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  406a00:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  406a04:	683a      	ldr	r2, [r7, #0]
  406a06:	0212      	lsls	r2, r2, #8
  406a08:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  406a0a:	4313      	orrs	r3, r2
  406a0c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  406a10:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  406a14:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  406a16:	bf00      	nop
  406a18:	4b09      	ldr	r3, [pc, #36]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  406a1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406a1c:	f003 0301 	and.w	r3, r3, #1
  406a20:	2b00      	cmp	r3, #0
  406a22:	d0f9      	beq.n	406a18 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  406a24:	4a06      	ldr	r2, [pc, #24]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  406a26:	4b06      	ldr	r3, [pc, #24]	; (406a40 <pmc_switch_mainck_to_xtal+0x6c>)
  406a28:	6a1b      	ldr	r3, [r3, #32]
  406a2a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  406a2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  406a32:	6213      	str	r3, [r2, #32]
	}
}
  406a34:	bf00      	nop
  406a36:	370c      	adds	r7, #12
  406a38:	46bd      	mov	sp, r7
  406a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a3e:	4770      	bx	lr
  406a40:	400e0400 	.word	0x400e0400
  406a44:	fec8fffc 	.word	0xfec8fffc
  406a48:	01370002 	.word	0x01370002

00406a4c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  406a4c:	b480      	push	{r7}
  406a4e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  406a50:	4b04      	ldr	r3, [pc, #16]	; (406a64 <pmc_osc_is_ready_mainck+0x18>)
  406a52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  406a58:	4618      	mov	r0, r3
  406a5a:	46bd      	mov	sp, r7
  406a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a60:	4770      	bx	lr
  406a62:	bf00      	nop
  406a64:	400e0400 	.word	0x400e0400

00406a68 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  406a68:	b480      	push	{r7}
  406a6a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  406a6c:	4b03      	ldr	r3, [pc, #12]	; (406a7c <pmc_disable_pllack+0x14>)
  406a6e:	2200      	movs	r2, #0
  406a70:	629a      	str	r2, [r3, #40]	; 0x28
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
#endif
}
  406a72:	bf00      	nop
  406a74:	46bd      	mov	sp, r7
  406a76:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a7a:	4770      	bx	lr
  406a7c:	400e0400 	.word	0x400e0400

00406a80 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  406a80:	b480      	push	{r7}
  406a82:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  406a84:	4b04      	ldr	r3, [pc, #16]	; (406a98 <pmc_is_locked_pllack+0x18>)
  406a86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406a88:	f003 0302 	and.w	r3, r3, #2
}
  406a8c:	4618      	mov	r0, r3
  406a8e:	46bd      	mov	sp, r7
  406a90:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a94:	4770      	bx	lr
  406a96:	bf00      	nop
  406a98:	400e0400 	.word	0x400e0400

00406a9c <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  406a9c:	b480      	push	{r7}
  406a9e:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  406aa0:	4b03      	ldr	r3, [pc, #12]	; (406ab0 <pmc_disable_pllbck+0x14>)
  406aa2:	2200      	movs	r2, #0
  406aa4:	62da      	str	r2, [r3, #44]	; 0x2c
}
  406aa6:	bf00      	nop
  406aa8:	46bd      	mov	sp, r7
  406aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  406aae:	4770      	bx	lr
  406ab0:	400e0400 	.word	0x400e0400

00406ab4 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  406ab4:	b480      	push	{r7}
  406ab6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  406ab8:	4b04      	ldr	r3, [pc, #16]	; (406acc <pmc_is_locked_pllbck+0x18>)
  406aba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  406abc:	f003 0304 	and.w	r3, r3, #4
}
  406ac0:	4618      	mov	r0, r3
  406ac2:	46bd      	mov	sp, r7
  406ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
  406ac8:	4770      	bx	lr
  406aca:	bf00      	nop
  406acc:	400e0400 	.word	0x400e0400

00406ad0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  406ad0:	b480      	push	{r7}
  406ad2:	b083      	sub	sp, #12
  406ad4:	af00      	add	r7, sp, #0
  406ad6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  406ad8:	687b      	ldr	r3, [r7, #4]
  406ada:	2b32      	cmp	r3, #50	; 0x32
  406adc:	d901      	bls.n	406ae2 <pmc_enable_periph_clk+0x12>
		return 1;
  406ade:	2301      	movs	r3, #1
  406ae0:	e02f      	b.n	406b42 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  406ae2:	687b      	ldr	r3, [r7, #4]
  406ae4:	2b1f      	cmp	r3, #31
  406ae6:	d813      	bhi.n	406b10 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  406ae8:	4b19      	ldr	r3, [pc, #100]	; (406b50 <pmc_enable_periph_clk+0x80>)
  406aea:	699a      	ldr	r2, [r3, #24]
  406aec:	2101      	movs	r1, #1
  406aee:	687b      	ldr	r3, [r7, #4]
  406af0:	fa01 f303 	lsl.w	r3, r1, r3
  406af4:	401a      	ands	r2, r3
  406af6:	2101      	movs	r1, #1
  406af8:	687b      	ldr	r3, [r7, #4]
  406afa:	fa01 f303 	lsl.w	r3, r1, r3
  406afe:	429a      	cmp	r2, r3
  406b00:	d01e      	beq.n	406b40 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  406b02:	4a13      	ldr	r2, [pc, #76]	; (406b50 <pmc_enable_periph_clk+0x80>)
  406b04:	2101      	movs	r1, #1
  406b06:	687b      	ldr	r3, [r7, #4]
  406b08:	fa01 f303 	lsl.w	r3, r1, r3
  406b0c:	6113      	str	r3, [r2, #16]
  406b0e:	e017      	b.n	406b40 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  406b10:	687b      	ldr	r3, [r7, #4]
  406b12:	3b20      	subs	r3, #32
  406b14:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  406b16:	4b0e      	ldr	r3, [pc, #56]	; (406b50 <pmc_enable_periph_clk+0x80>)
  406b18:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  406b1c:	2101      	movs	r1, #1
  406b1e:	687b      	ldr	r3, [r7, #4]
  406b20:	fa01 f303 	lsl.w	r3, r1, r3
  406b24:	401a      	ands	r2, r3
  406b26:	2101      	movs	r1, #1
  406b28:	687b      	ldr	r3, [r7, #4]
  406b2a:	fa01 f303 	lsl.w	r3, r1, r3
  406b2e:	429a      	cmp	r2, r3
  406b30:	d006      	beq.n	406b40 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  406b32:	4a07      	ldr	r2, [pc, #28]	; (406b50 <pmc_enable_periph_clk+0x80>)
  406b34:	2101      	movs	r1, #1
  406b36:	687b      	ldr	r3, [r7, #4]
  406b38:	fa01 f303 	lsl.w	r3, r1, r3
  406b3c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  406b40:	2300      	movs	r3, #0
}
  406b42:	4618      	mov	r0, r3
  406b44:	370c      	adds	r7, #12
  406b46:	46bd      	mov	sp, r7
  406b48:	f85d 7b04 	ldr.w	r7, [sp], #4
  406b4c:	4770      	bx	lr
  406b4e:	bf00      	nop
  406b50:	400e0400 	.word	0x400e0400

00406b54 <pmc_switch_pck_to_mck>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
  406b54:	b480      	push	{r7}
  406b56:	b085      	sub	sp, #20
  406b58:	af00      	add	r7, sp, #0
  406b5a:	6078      	str	r0, [r7, #4]
  406b5c:	6039      	str	r1, [r7, #0]
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
  406b5e:	4912      	ldr	r1, [pc, #72]	; (406ba8 <pmc_switch_pck_to_mck+0x54>)
  406b60:	683b      	ldr	r3, [r7, #0]
  406b62:	f043 0204 	orr.w	r2, r3, #4
  406b66:	687b      	ldr	r3, [r7, #4]
  406b68:	3310      	adds	r3, #16
  406b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (ul_timeout = PMC_TIMEOUT;
  406b6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  406b72:	60fb      	str	r3, [r7, #12]
  406b74:	e007      	b.n	406b86 <pmc_switch_pck_to_mck+0x32>
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
		if (ul_timeout == 0) {
  406b76:	68fb      	ldr	r3, [r7, #12]
  406b78:	2b00      	cmp	r3, #0
  406b7a:	d101      	bne.n	406b80 <pmc_switch_pck_to_mck+0x2c>
			return 1;
  406b7c:	2301      	movs	r3, #1
  406b7e:	e00d      	b.n	406b9c <pmc_switch_pck_to_mck+0x48>
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
	!(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) {
  406b80:	68fb      	ldr	r3, [r7, #12]
  406b82:	3b01      	subs	r3, #1
  406b84:	60fb      	str	r3, [r7, #12]
  406b86:	4b08      	ldr	r3, [pc, #32]	; (406ba8 <pmc_switch_pck_to_mck+0x54>)
  406b88:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  406b8a:	f44f 7180 	mov.w	r1, #256	; 0x100
  406b8e:	687b      	ldr	r3, [r7, #4]
  406b90:	fa01 f303 	lsl.w	r3, r1, r3
  406b94:	4013      	ands	r3, r2
uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres;
	for (ul_timeout = PMC_TIMEOUT;
  406b96:	2b00      	cmp	r3, #0
  406b98:	d0ed      	beq.n	406b76 <pmc_switch_pck_to_mck+0x22>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  406b9a:	2300      	movs	r3, #0
}
  406b9c:	4618      	mov	r0, r3
  406b9e:	3714      	adds	r7, #20
  406ba0:	46bd      	mov	sp, r7
  406ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
  406ba6:	4770      	bx	lr
  406ba8:	400e0400 	.word	0x400e0400

00406bac <pmc_enable_pck>:
 * \brief Enable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
  406bac:	b480      	push	{r7}
  406bae:	b083      	sub	sp, #12
  406bb0:	af00      	add	r7, sp, #0
  406bb2:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  406bb4:	4a06      	ldr	r2, [pc, #24]	; (406bd0 <pmc_enable_pck+0x24>)
  406bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
  406bba:	687b      	ldr	r3, [r7, #4]
  406bbc:	fa01 f303 	lsl.w	r3, r1, r3
  406bc0:	6013      	str	r3, [r2, #0]
}
  406bc2:	bf00      	nop
  406bc4:	370c      	adds	r7, #12
  406bc6:	46bd      	mov	sp, r7
  406bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  406bcc:	4770      	bx	lr
  406bce:	bf00      	nop
  406bd0:	400e0400 	.word	0x400e0400

00406bd4 <pmc_disable_pck>:
 * \brief Disable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_disable_pck(uint32_t ul_id)
{
  406bd4:	b480      	push	{r7}
  406bd6:	b083      	sub	sp, #12
  406bd8:	af00      	add	r7, sp, #0
  406bda:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id;
  406bdc:	4a06      	ldr	r2, [pc, #24]	; (406bf8 <pmc_disable_pck+0x24>)
  406bde:	f44f 7180 	mov.w	r1, #256	; 0x100
  406be2:	687b      	ldr	r3, [r7, #4]
  406be4:	fa01 f303 	lsl.w	r3, r1, r3
  406be8:	6053      	str	r3, [r2, #4]
}
  406bea:	bf00      	nop
  406bec:	370c      	adds	r7, #12
  406bee:	46bd      	mov	sp, r7
  406bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  406bf4:	4770      	bx	lr
  406bf6:	bf00      	nop
  406bf8:	400e0400 	.word	0x400e0400

00406bfc <pmc_switch_uhpck_to_pllbck>:
 * \brief Switch UHP (USB) clock source selection to PLLB clock.
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_uhpck_to_pllbck(uint32_t ul_usbdiv)
{
  406bfc:	b480      	push	{r7}
  406bfe:	b083      	sub	sp, #12
  406c00:	af00      	add	r7, sp, #0
  406c02:	6078      	str	r0, [r7, #4]
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  406c04:	4a06      	ldr	r2, [pc, #24]	; (406c20 <pmc_switch_uhpck_to_pllbck+0x24>)
  406c06:	687b      	ldr	r3, [r7, #4]
  406c08:	021b      	lsls	r3, r3, #8
  406c0a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
  406c0e:	f043 0301 	orr.w	r3, r3, #1
  406c12:	6393      	str	r3, [r2, #56]	; 0x38
}
  406c14:	bf00      	nop
  406c16:	370c      	adds	r7, #12
  406c18:	46bd      	mov	sp, r7
  406c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  406c1e:	4770      	bx	lr
  406c20:	400e0400 	.word	0x400e0400

00406c24 <pmc_enable_uhpck>:

/**
 * \brief Enable UHP (USB) clock.
 */
void pmc_enable_uhpck(void)
{
  406c24:	b480      	push	{r7}
  406c26:	af00      	add	r7, sp, #0
	PMC->PMC_SCER = PMC_SCER_UHP;
  406c28:	4b03      	ldr	r3, [pc, #12]	; (406c38 <pmc_enable_uhpck+0x14>)
  406c2a:	2240      	movs	r2, #64	; 0x40
  406c2c:	601a      	str	r2, [r3, #0]
}
  406c2e:	bf00      	nop
  406c30:	46bd      	mov	sp, r7
  406c32:	f85d 7b04 	ldr.w	r7, [sp], #4
  406c36:	4770      	bx	lr
  406c38:	400e0400 	.word	0x400e0400

00406c3c <supc_set_regulator_trim_user>:
 * \param value the trim value.
 *
 * \note For the trim value in 96M PLL, please read the value in flash unique identifier area.
 */
void supc_set_regulator_trim_user(Supc *p_supc, uint32_t value)
{
  406c3c:	b480      	push	{r7}
  406c3e:	b085      	sub	sp, #20
  406c40:	af00      	add	r7, sp, #0
  406c42:	6078      	str	r0, [r7, #4]
  406c44:	6039      	str	r1, [r7, #0]
#if SAMG54
	uint32_t ul_mr = p_supc->SUPC_MR & (~SUPC_MR_VRVDD_Msk);
	p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_VDDSEL_USER_VRVDD
		 | SUPC_MR_VRVDD(value);
#else
	uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~(0xFu << 9));
  406c46:	687b      	ldr	r3, [r7, #4]
  406c48:	69db      	ldr	r3, [r3, #28]
  406c4a:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
  406c4e:	60fb      	str	r3, [r7, #12]
	p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS
		| ((value & 0xFu) << 9);
  406c50:	683b      	ldr	r3, [r7, #0]
  406c52:	025b      	lsls	r3, r3, #9
  406c54:	f403 52f0 	and.w	r2, r3, #7680	; 0x1e00
  406c58:	68fb      	ldr	r3, [r7, #12]
  406c5a:	4313      	orrs	r3, r2
  406c5c:	f043 43b4 	orr.w	r3, r3, #1509949440	; 0x5a000000
  406c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	uint32_t ul_mr = p_supc->SUPC_MR & (~SUPC_MR_VRVDD_Msk);
	p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_VDDSEL_USER_VRVDD
		 | SUPC_MR_VRVDD(value);
#else
	uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~(0xFu << 9));
	p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS
  406c64:	687a      	ldr	r2, [r7, #4]
  406c66:	61d3      	str	r3, [r2, #28]
		| ((value & 0xFu) << 9);
#endif
}
  406c68:	bf00      	nop
  406c6a:	3714      	adds	r7, #20
  406c6c:	46bd      	mov	sp, r7
  406c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406c72:	4770      	bx	lr

00406c74 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406c74:	b480      	push	{r7}
  406c76:	b083      	sub	sp, #12
  406c78:	af00      	add	r7, sp, #0
  406c7a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406c7c:	687b      	ldr	r3, [r7, #4]
  406c7e:	2b07      	cmp	r3, #7
  406c80:	d825      	bhi.n	406cce <osc_get_rate+0x5a>
  406c82:	a201      	add	r2, pc, #4	; (adr r2, 406c88 <osc_get_rate+0x14>)
  406c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406c88:	00406ca9 	.word	0x00406ca9
  406c8c:	00406caf 	.word	0x00406caf
  406c90:	00406cb5 	.word	0x00406cb5
  406c94:	00406cbb 	.word	0x00406cbb
  406c98:	00406cbf 	.word	0x00406cbf
  406c9c:	00406cc3 	.word	0x00406cc3
  406ca0:	00406cc7 	.word	0x00406cc7
  406ca4:	00406ccb 	.word	0x00406ccb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  406ca8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406cac:	e010      	b.n	406cd0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406cae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406cb2:	e00d      	b.n	406cd0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406cb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406cb8:	e00a      	b.n	406cd0 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406cba:	4b08      	ldr	r3, [pc, #32]	; (406cdc <osc_get_rate+0x68>)
  406cbc:	e008      	b.n	406cd0 <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  406cbe:	4b08      	ldr	r3, [pc, #32]	; (406ce0 <osc_get_rate+0x6c>)
  406cc0:	e006      	b.n	406cd0 <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  406cc2:	4b08      	ldr	r3, [pc, #32]	; (406ce4 <osc_get_rate+0x70>)
  406cc4:	e004      	b.n	406cd0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  406cc6:	2300      	movs	r3, #0
  406cc8:	e002      	b.n	406cd0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  406cca:	2300      	movs	r3, #0
  406ccc:	e000      	b.n	406cd0 <osc_get_rate+0x5c>
#endif
	}

	return 0;
  406cce:	2300      	movs	r3, #0
}
  406cd0:	4618      	mov	r0, r3
  406cd2:	370c      	adds	r7, #12
  406cd4:	46bd      	mov	sp, r7
  406cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  406cda:	4770      	bx	lr
  406cdc:	007a1200 	.word	0x007a1200
  406ce0:	00f42400 	.word	0x00f42400
  406ce4:	016e3600 	.word	0x016e3600

00406ce8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406ce8:	b580      	push	{r7, lr}
  406cea:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406cec:	2001      	movs	r0, #1
  406cee:	4b04      	ldr	r3, [pc, #16]	; (406d00 <sysclk_get_main_hz+0x18>)
  406cf0:	4798      	blx	r3
  406cf2:	4602      	mov	r2, r0
  406cf4:	f640 3372 	movw	r3, #2930	; 0xb72
  406cf8:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406cfc:	4618      	mov	r0, r3
  406cfe:	bd80      	pop	{r7, pc}
  406d00:	00406c75 	.word	0x00406c75

00406d04 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406d04:	b580      	push	{r7, lr}
  406d06:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406d08:	4b02      	ldr	r3, [pc, #8]	; (406d14 <sysclk_get_cpu_hz+0x10>)
  406d0a:	4798      	blx	r3
  406d0c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406d0e:	4618      	mov	r0, r3
  406d10:	bd80      	pop	{r7, pc}
  406d12:	bf00      	nop
  406d14:	00406ce9 	.word	0x00406ce9

00406d18 <ohci_init>:
/**
 * \brief Initialize the OHCI module.
 *
 */
void ohci_init(void)
{
  406d18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406d1c:	b083      	sub	sp, #12
  406d1e:	af00      	add	r7, sp, #0
	uint32_t i, temp_value;

	for (i = 0; i < OHCI_NUM_OF_INTERRUPT_SOURCE; i++) {
  406d20:	2300      	movs	r3, #0
  406d22:	607b      	str	r3, [r7, #4]
  406d24:	e007      	b.n	406d36 <ohci_init+0x1e>
		ohci_callback_pointer[i] = 0;
  406d26:	4a96      	ldr	r2, [pc, #600]	; (406f80 <ohci_init+0x268>)
  406d28:	687b      	ldr	r3, [r7, #4]
  406d2a:	2100      	movs	r1, #0
  406d2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 */
void ohci_init(void)
{
	uint32_t i, temp_value;

	for (i = 0; i < OHCI_NUM_OF_INTERRUPT_SOURCE; i++) {
  406d30:	687b      	ldr	r3, [r7, #4]
  406d32:	3301      	adds	r3, #1
  406d34:	607b      	str	r3, [r7, #4]
  406d36:	687b      	ldr	r3, [r7, #4]
  406d38:	2b07      	cmp	r3, #7
  406d3a:	d9f4      	bls.n	406d26 <ohci_init+0xe>
		ohci_callback_pointer[i] = 0;
	}

	memset((void *)&hcca, 0, sizeof(hcca));
  406d3c:	f44f 7280 	mov.w	r2, #256	; 0x100
  406d40:	2100      	movs	r1, #0
  406d42:	4890      	ldr	r0, [pc, #576]	; (406f84 <ohci_init+0x26c>)
  406d44:	4b90      	ldr	r3, [pc, #576]	; (406f88 <ohci_init+0x270>)
  406d46:	4798      	blx	r3
	memset((void *)&control_ed, 0, sizeof(control_ed));
  406d48:	2210      	movs	r2, #16
  406d4a:	2100      	movs	r1, #0
  406d4c:	488f      	ldr	r0, [pc, #572]	; (406f8c <ohci_init+0x274>)
  406d4e:	4b8e      	ldr	r3, [pc, #568]	; (406f88 <ohci_init+0x270>)
  406d50:	4798      	blx	r3
	for (i = 0; i < 8; i++) {
  406d52:	2300      	movs	r3, #0
  406d54:	607b      	str	r3, [r7, #4]
  406d56:	e02f      	b.n	406db8 <ohci_init+0xa0>
		memset((void *)&bulk_ed[i], 0, sizeof(bulk_ed[i]));
  406d58:	687b      	ldr	r3, [r7, #4]
  406d5a:	011b      	lsls	r3, r3, #4
  406d5c:	4a8c      	ldr	r2, [pc, #560]	; (406f90 <ohci_init+0x278>)
  406d5e:	4413      	add	r3, r2
  406d60:	2210      	movs	r2, #16
  406d62:	2100      	movs	r1, #0
  406d64:	4618      	mov	r0, r3
  406d66:	4b88      	ldr	r3, [pc, #544]	; (406f88 <ohci_init+0x270>)
  406d68:	4798      	blx	r3
		memset((void *)&interrupt_ed[i], 0, sizeof(interrupt_ed[i]));
  406d6a:	687b      	ldr	r3, [r7, #4]
  406d6c:	011b      	lsls	r3, r3, #4
  406d6e:	4a89      	ldr	r2, [pc, #548]	; (406f94 <ohci_init+0x27c>)
  406d70:	4413      	add	r3, r2
  406d72:	2210      	movs	r2, #16
  406d74:	2100      	movs	r1, #0
  406d76:	4618      	mov	r0, r3
  406d78:	4b83      	ldr	r3, [pc, #524]	; (406f88 <ohci_init+0x270>)
  406d7a:	4798      	blx	r3
		memset((void *)&isochronous_ed[i], 0, sizeof(isochronous_ed[i]));
  406d7c:	687b      	ldr	r3, [r7, #4]
  406d7e:	011b      	lsls	r3, r3, #4
  406d80:	4a85      	ldr	r2, [pc, #532]	; (406f98 <ohci_init+0x280>)
  406d82:	4413      	add	r3, r2
  406d84:	2210      	movs	r2, #16
  406d86:	2100      	movs	r1, #0
  406d88:	4618      	mov	r0, r3
  406d8a:	4b7f      	ldr	r3, [pc, #508]	; (406f88 <ohci_init+0x270>)
  406d8c:	4798      	blx	r3
		memset((void *)&bulk_td_head[i], 0, sizeof(bulk_td_head[i]));
  406d8e:	687b      	ldr	r3, [r7, #4]
  406d90:	011b      	lsls	r3, r3, #4
  406d92:	4a82      	ldr	r2, [pc, #520]	; (406f9c <ohci_init+0x284>)
  406d94:	4413      	add	r3, r2
  406d96:	2210      	movs	r2, #16
  406d98:	2100      	movs	r1, #0
  406d9a:	4618      	mov	r0, r3
  406d9c:	4b7a      	ldr	r3, [pc, #488]	; (406f88 <ohci_init+0x270>)
  406d9e:	4798      	blx	r3
		memset((void *)&bulk_td_tail[i], 0, sizeof(bulk_td_tail[i]));
  406da0:	687b      	ldr	r3, [r7, #4]
  406da2:	011b      	lsls	r3, r3, #4
  406da4:	4a7e      	ldr	r2, [pc, #504]	; (406fa0 <ohci_init+0x288>)
  406da6:	4413      	add	r3, r2
  406da8:	2210      	movs	r2, #16
  406daa:	2100      	movs	r1, #0
  406dac:	4618      	mov	r0, r3
  406dae:	4b76      	ldr	r3, [pc, #472]	; (406f88 <ohci_init+0x270>)
  406db0:	4798      	blx	r3
		ohci_callback_pointer[i] = 0;
	}

	memset((void *)&hcca, 0, sizeof(hcca));
	memset((void *)&control_ed, 0, sizeof(control_ed));
	for (i = 0; i < 8; i++) {
  406db2:	687b      	ldr	r3, [r7, #4]
  406db4:	3301      	adds	r3, #1
  406db6:	607b      	str	r3, [r7, #4]
  406db8:	687b      	ldr	r3, [r7, #4]
  406dba:	2b07      	cmp	r3, #7
  406dbc:	d9cc      	bls.n	406d58 <ohci_init+0x40>
		memset((void *)&interrupt_ed[i], 0, sizeof(interrupt_ed[i]));
		memset((void *)&isochronous_ed[i], 0, sizeof(isochronous_ed[i]));
		memset((void *)&bulk_td_head[i], 0, sizeof(bulk_td_head[i]));
		memset((void *)&bulk_td_tail[i], 0, sizeof(bulk_td_tail[i]));
	}
	memset((void *)&control_td_head, 0, sizeof(control_td_head));
  406dbe:	2210      	movs	r2, #16
  406dc0:	2100      	movs	r1, #0
  406dc2:	4878      	ldr	r0, [pc, #480]	; (406fa4 <ohci_init+0x28c>)
  406dc4:	4b70      	ldr	r3, [pc, #448]	; (406f88 <ohci_init+0x270>)
  406dc6:	4798      	blx	r3
	memset((void *)&control_td_tail, 0, sizeof(control_td_tail));
  406dc8:	2210      	movs	r2, #16
  406dca:	2100      	movs	r1, #0
  406dcc:	4876      	ldr	r0, [pc, #472]	; (406fa8 <ohci_init+0x290>)
  406dce:	4b6e      	ldr	r3, [pc, #440]	; (406f88 <ohci_init+0x270>)
  406dd0:	4798      	blx	r3
	memset((void *)&interrupt_td_head, 0, sizeof(interrupt_td_head));
  406dd2:	2280      	movs	r2, #128	; 0x80
  406dd4:	2100      	movs	r1, #0
  406dd6:	4875      	ldr	r0, [pc, #468]	; (406fac <ohci_init+0x294>)
  406dd8:	4b6b      	ldr	r3, [pc, #428]	; (406f88 <ohci_init+0x270>)
  406dda:	4798      	blx	r3
	memset((void *)&interrupt_td_tail, 0, sizeof(interrupt_td_tail));
  406ddc:	2280      	movs	r2, #128	; 0x80
  406dde:	2100      	movs	r1, #0
  406de0:	4873      	ldr	r0, [pc, #460]	; (406fb0 <ohci_init+0x298>)
  406de2:	4b69      	ldr	r3, [pc, #420]	; (406f88 <ohci_init+0x270>)
  406de4:	4798      	blx	r3
	memset((void *)&isochronous_td_head, 0, sizeof(isochronous_td_head));
  406de6:	f44f 7280 	mov.w	r2, #256	; 0x100
  406dea:	2100      	movs	r1, #0
  406dec:	4871      	ldr	r0, [pc, #452]	; (406fb4 <ohci_init+0x29c>)
  406dee:	4b66      	ldr	r3, [pc, #408]	; (406f88 <ohci_init+0x270>)
  406df0:	4798      	blx	r3
	memset((void *)&isochronous_td_tail, 0, sizeof(isochronous_td_tail));
  406df2:	f44f 7280 	mov.w	r2, #256	; 0x100
  406df6:	2100      	movs	r1, #0
  406df8:	486f      	ldr	r0, [pc, #444]	; (406fb8 <ohci_init+0x2a0>)
  406dfa:	4b63      	ldr	r3, [pc, #396]	; (406f88 <ohci_init+0x270>)
  406dfc:	4798      	blx	r3

	/* Setup Host Controller to issue a software reset. */
	OHCI->HcCommandStatus = HC_COMMANDSTATUS_HCR;
  406dfe:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e02:	2201      	movs	r2, #1
  406e04:	609a      	str	r2, [r3, #8]
	while (OHCI->HcCommandStatus & HC_COMMANDSTATUS_HCR);
  406e06:	bf00      	nop
  406e08:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e0c:	689b      	ldr	r3, [r3, #8]
  406e0e:	f003 0301 	and.w	r3, r3, #1
  406e12:	2b00      	cmp	r3, #0
  406e14:	d1f8      	bne.n	406e08 <ohci_init+0xf0>

    /* Write Fm Interval and Largest Data Packet Counter. */
	OHCI->HcFmInterval    = FIT | (FSMP(FI)<< 16) | FI;
  406e16:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e1a:	4a68      	ldr	r2, [pc, #416]	; (406fbc <ohci_init+0x2a4>)
  406e1c:	635a      	str	r2, [r3, #52]	; 0x34
	OHCI->HcPeriodicStart = FI * 90 / 100;
  406e1e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e22:	f642 222f 	movw	r2, #10799	; 0x2a2f
  406e26:	641a      	str	r2, [r3, #64]	; 0x40

	/* Begin sending SOF. */
	temp_value = OHCI->HcControl;
  406e28:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e2c:	685b      	ldr	r3, [r3, #4]
  406e2e:	603b      	str	r3, [r7, #0]
	temp_value &= ~HC_CONTROL_HCFS;
  406e30:	683b      	ldr	r3, [r7, #0]
  406e32:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  406e36:	603b      	str	r3, [r7, #0]
	temp_value |= HC_CONTROL_HCFS_USBOPERATIONAL;
  406e38:	683b      	ldr	r3, [r7, #0]
  406e3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406e3e:	603b      	str	r3, [r7, #0]
	OHCI->HcControl = temp_value;
  406e40:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  406e44:	683b      	ldr	r3, [r7, #0]
  406e46:	6053      	str	r3, [r2, #4]

	OHCI->HcControl |= HC_CONTROL_PLE;
  406e48:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  406e4c:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e50:	685b      	ldr	r3, [r3, #4]
  406e52:	f043 0304 	orr.w	r3, r3, #4
  406e56:	6053      	str	r3, [r2, #4]
	OHCI->HcControl |= HC_CONTROL_IE;
  406e58:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  406e5c:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e60:	685b      	ldr	r3, [r3, #4]
  406e62:	f043 0308 	orr.w	r3, r3, #8
  406e66:	6053      	str	r3, [r2, #4]

	OHCI->HcHCCA = (uint32_t)&hcca;
  406e68:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e6c:	4a45      	ldr	r2, [pc, #276]	; (406f84 <ohci_init+0x26c>)
  406e6e:	619a      	str	r2, [r3, #24]

	/* Clear Interrrupt Status. */
	OHCI->HcInterruptStatus |= OHCI->HcInterruptStatus;
  406e70:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e74:	68db      	ldr	r3, [r3, #12]
  406e76:	f04f 5101 	mov.w	r1, #541065216	; 0x20400000
  406e7a:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  406e7e:	68d2      	ldr	r2, [r2, #12]
  406e80:	4313      	orrs	r3, r2
  406e82:	60cb      	str	r3, [r1, #12]

	/* Enable some interrupts. */
	OHCI->HcInterruptEnable = HC_INTERRUPT_WDH | HC_INTERRUPT_SF
  406e84:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406e88:	4a4d      	ldr	r2, [pc, #308]	; (406fc0 <ohci_init+0x2a8>)
  406e8a:	611a      	str	r2, [r3, #16]
				| HC_INTERRUPT_RD | HC_INTERRUPT_RHSC | HC_INTERRUPT_MIE;

	/* Delay some time to access the port. */
	delay_ms(50);
  406e8c:	4b4d      	ldr	r3, [pc, #308]	; (406fc4 <ohci_init+0x2ac>)
  406e8e:	4798      	blx	r3
  406e90:	4603      	mov	r3, r0
  406e92:	4619      	mov	r1, r3
  406e94:	f04f 0200 	mov.w	r2, #0
  406e98:	460b      	mov	r3, r1
  406e9a:	4614      	mov	r4, r2
  406e9c:	18db      	adds	r3, r3, r3
  406e9e:	eb44 0404 	adc.w	r4, r4, r4
  406ea2:	185b      	adds	r3, r3, r1
  406ea4:	eb44 0402 	adc.w	r4, r4, r2
  406ea8:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  406eac:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  406eb0:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  406eb4:	4643      	mov	r3, r8
  406eb6:	464c      	mov	r4, r9
  406eb8:	185b      	adds	r3, r3, r1
  406eba:	eb44 0402 	adc.w	r4, r4, r2
  406ebe:	18db      	adds	r3, r3, r3
  406ec0:	eb44 0404 	adc.w	r4, r4, r4
  406ec4:	4619      	mov	r1, r3
  406ec6:	4622      	mov	r2, r4
  406ec8:	f243 63af 	movw	r3, #13999	; 0x36af
  406ecc:	f04f 0400 	mov.w	r4, #0
  406ed0:	eb11 0803 	adds.w	r8, r1, r3
  406ed4:	eb42 0904 	adc.w	r9, r2, r4
  406ed8:	4640      	mov	r0, r8
  406eda:	4649      	mov	r1, r9
  406edc:	4c3a      	ldr	r4, [pc, #232]	; (406fc8 <ohci_init+0x2b0>)
  406ede:	f243 62b0 	movw	r2, #14000	; 0x36b0
  406ee2:	f04f 0300 	mov.w	r3, #0
  406ee6:	47a0      	blx	r4
  406ee8:	4603      	mov	r3, r0
  406eea:	460c      	mov	r4, r1
  406eec:	4618      	mov	r0, r3
  406eee:	4b37      	ldr	r3, [pc, #220]	; (406fcc <ohci_init+0x2b4>)
  406ef0:	4798      	blx	r3

	/* Set Global Power. */
	OHCI->HcRhStatus = RH_HS_LPSC;
  406ef2:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406ef6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  406efa:	651a      	str	r2, [r3, #80]	; 0x50

	/* Initiate port reset. */
	OHCI->HcRhPortStatus = RH_PS_PRS;
  406efc:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406f00:	2210      	movs	r2, #16
  406f02:	655a      	str	r2, [r3, #84]	; 0x54
	while (OHCI->HcRhPortStatus & RH_PS_PRS);
  406f04:	bf00      	nop
  406f06:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  406f0c:	f003 0310 	and.w	r3, r3, #16
  406f10:	2b00      	cmp	r3, #0
  406f12:	d1f8      	bne.n	406f06 <ohci_init+0x1ee>
	delay_ms(100);
  406f14:	4b2b      	ldr	r3, [pc, #172]	; (406fc4 <ohci_init+0x2ac>)
  406f16:	4798      	blx	r3
  406f18:	4603      	mov	r3, r0
  406f1a:	4619      	mov	r1, r3
  406f1c:	f04f 0200 	mov.w	r2, #0
  406f20:	460b      	mov	r3, r1
  406f22:	4614      	mov	r4, r2
  406f24:	18db      	adds	r3, r3, r3
  406f26:	eb44 0404 	adc.w	r4, r4, r4
  406f2a:	185b      	adds	r3, r3, r1
  406f2c:	eb44 0402 	adc.w	r4, r4, r2
  406f30:	0166      	lsls	r6, r4, #5
  406f32:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  406f36:	015d      	lsls	r5, r3, #5
  406f38:	195b      	adds	r3, r3, r5
  406f3a:	eb44 0406 	adc.w	r4, r4, r6
  406f3e:	185b      	adds	r3, r3, r1
  406f40:	eb44 0402 	adc.w	r4, r4, r2
  406f44:	f243 61af 	movw	r1, #13999	; 0x36af
  406f48:	f04f 0200 	mov.w	r2, #0
  406f4c:	185d      	adds	r5, r3, r1
  406f4e:	eb44 0602 	adc.w	r6, r4, r2
  406f52:	4628      	mov	r0, r5
  406f54:	4631      	mov	r1, r6
  406f56:	4c1c      	ldr	r4, [pc, #112]	; (406fc8 <ohci_init+0x2b0>)
  406f58:	f243 62b0 	movw	r2, #14000	; 0x36b0
  406f5c:	f04f 0300 	mov.w	r3, #0
  406f60:	47a0      	blx	r4
  406f62:	4603      	mov	r3, r0
  406f64:	460c      	mov	r4, r1
  406f66:	4618      	mov	r0, r3
  406f68:	4b18      	ldr	r3, [pc, #96]	; (406fcc <ohci_init+0x2b4>)
  406f6a:	4798      	blx	r3
    /* Clear port reset signal. */
    OHCI->HcRhPortStatus = RH_PS_PRSC;
  406f6c:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406f70:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  406f74:	655a      	str	r2, [r3, #84]	; 0x54
}
  406f76:	bf00      	nop
  406f78:	370c      	adds	r7, #12
  406f7a:	46bd      	mov	sp, r7
  406f7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406f80:	20019de0 	.word	0x20019de0
  406f84:	20019700 	.word	0x20019700
  406f88:	0040adc1 	.word	0x0040adc1
  406f8c:	20019800 	.word	0x20019800
  406f90:	20019830 	.word	0x20019830
  406f94:	200199c0 	.word	0x200199c0
  406f98:	20019b50 	.word	0x20019b50
  406f9c:	200198c0 	.word	0x200198c0
  406fa0:	20019940 	.word	0x20019940
  406fa4:	20019810 	.word	0x20019810
  406fa8:	20019820 	.word	0x20019820
  406fac:	20019a50 	.word	0x20019a50
  406fb0:	20019ad0 	.word	0x20019ad0
  406fb4:	20019be0 	.word	0x20019be0
  406fb8:	20019ce0 	.word	0x20019ce0
  406fbc:	a7782edf 	.word	0xa7782edf
  406fc0:	8000004e 	.word	0x8000004e
  406fc4:	00406d05 	.word	0x00406d05
  406fc8:	0040a309 	.word	0x0040a309
  406fcc:	20000001 	.word	0x20000001

00406fd0 <ohci_get_device_speed>:
 * \brief Gets the speed of connected device.
 *
 * \return Device speed, true for low speed, false for full speed.
 */
bool ohci_get_device_speed (void)
{
  406fd0:	b480      	push	{r7}
  406fd2:	af00      	add	r7, sp, #0
	if (OHCI->HcRhPortStatus & RH_PS_LSDA) {
  406fd4:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  406fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  406fda:	f403 7300 	and.w	r3, r3, #512	; 0x200
  406fde:	2b00      	cmp	r3, #0
  406fe0:	d001      	beq.n	406fe6 <ohci_get_device_speed+0x16>
		return true;
  406fe2:	2301      	movs	r3, #1
  406fe4:	e000      	b.n	406fe8 <ohci_get_device_speed+0x18>
	} else {
		return false;
  406fe6:	2300      	movs	r3, #0
	}
}
  406fe8:	4618      	mov	r0, r3
  406fea:	46bd      	mov	sp, r7
  406fec:	f85d 7b04 	ldr.w	r7, [sp], #4
  406ff0:	4770      	bx	lr
  406ff2:	bf00      	nop

00406ff4 <ohci_get_frame_number>:
 * \brief Gets the current Start Of Frame (SOF) number
 *
 * \return current start of frame number.
 */
uint16_t ohci_get_frame_number (void)
{
  406ff4:	b480      	push	{r7}
  406ff6:	af00      	add	r7, sp, #0
	return hcca.FrameNumber;
  406ff8:	4b04      	ldr	r3, [pc, #16]	; (40700c <ohci_get_frame_number+0x18>)
  406ffa:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
  406ffe:	b29b      	uxth	r3, r3
}
  407000:	4618      	mov	r0, r3
  407002:	46bd      	mov	sp, r7
  407004:	f85d 7b04 	ldr.w	r7, [sp], #4
  407008:	4770      	bx	lr
  40700a:	bf00      	nop
  40700c:	20019700 	.word	0x20019700

00407010 <ohci_bus_reset>:
/**
 * \brief Enables the Reset state on the USB line.
 *
 */
void ohci_bus_reset(void)
{
  407010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407012:	af00      	add	r7, sp, #0
	Assert(!(OHCI->HcRhPortStatus & RH_PS_CCS));

	/* Initiate port reset. */
	OHCI->HcRhPortStatus = RH_PS_PRS;
  407014:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407018:	2210      	movs	r2, #16
  40701a:	655a      	str	r2, [r3, #84]	; 0x54
	while (OHCI->HcRhPortStatus & RH_PS_PRS);
  40701c:	bf00      	nop
  40701e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  407024:	f003 0310 	and.w	r3, r3, #16
  407028:	2b00      	cmp	r3, #0
  40702a:	d1f8      	bne.n	40701e <ohci_bus_reset+0xe>
	delay_ms(100);
  40702c:	4b1a      	ldr	r3, [pc, #104]	; (407098 <ohci_bus_reset+0x88>)
  40702e:	4798      	blx	r3
  407030:	4603      	mov	r3, r0
  407032:	4619      	mov	r1, r3
  407034:	f04f 0200 	mov.w	r2, #0
  407038:	460b      	mov	r3, r1
  40703a:	4614      	mov	r4, r2
  40703c:	18db      	adds	r3, r3, r3
  40703e:	eb44 0404 	adc.w	r4, r4, r4
  407042:	185b      	adds	r3, r3, r1
  407044:	eb44 0402 	adc.w	r4, r4, r2
  407048:	0166      	lsls	r6, r4, #5
  40704a:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  40704e:	015d      	lsls	r5, r3, #5
  407050:	195b      	adds	r3, r3, r5
  407052:	eb44 0406 	adc.w	r4, r4, r6
  407056:	185b      	adds	r3, r3, r1
  407058:	eb44 0402 	adc.w	r4, r4, r2
  40705c:	f243 61af 	movw	r1, #13999	; 0x36af
  407060:	f04f 0200 	mov.w	r2, #0
  407064:	185d      	adds	r5, r3, r1
  407066:	eb44 0602 	adc.w	r6, r4, r2
  40706a:	4628      	mov	r0, r5
  40706c:	4631      	mov	r1, r6
  40706e:	4c0b      	ldr	r4, [pc, #44]	; (40709c <ohci_bus_reset+0x8c>)
  407070:	f243 62b0 	movw	r2, #14000	; 0x36b0
  407074:	f04f 0300 	mov.w	r3, #0
  407078:	47a0      	blx	r4
  40707a:	4603      	mov	r3, r0
  40707c:	460c      	mov	r4, r1
  40707e:	4618      	mov	r0, r3
  407080:	4b07      	ldr	r3, [pc, #28]	; (4070a0 <ohci_bus_reset+0x90>)
  407082:	4798      	blx	r3
    /* Clear port reset signal. */
    OHCI->HcRhPortStatus = RH_PS_PRSC;
  407084:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407088:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40708c:	655a      	str	r2, [r3, #84]	; 0x54

	bus_reset_flag = true;
  40708e:	4b05      	ldr	r3, [pc, #20]	; (4070a4 <ohci_bus_reset+0x94>)
  407090:	2201      	movs	r2, #1
  407092:	601a      	str	r2, [r3, #0]
}
  407094:	bf00      	nop
  407096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407098:	00406d05 	.word	0x00406d05
  40709c:	0040a309 	.word	0x0040a309
  4070a0:	20000001 	.word	0x20000001
  4070a4:	20019e04 	.word	0x20019e04

004070a8 <ohci_bus_suspend>:
/**
 * \brief Enables the suspend state on the USB line.
 *
 */
void ohci_bus_suspend(void)
{
  4070a8:	b480      	push	{r7}
  4070aa:	b083      	sub	sp, #12
  4070ac:	af00      	add	r7, sp, #0
	uint32_t temp_value;

	OHCI->HcControl |= HC_CONTROL_RWE;
  4070ae:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4070b2:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4070b6:	685b      	ldr	r3, [r3, #4]
  4070b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  4070bc:	6053      	str	r3, [r2, #4]

	/**
	 * Suspend hub ... this is the "global (to this bus) suspend" mode,
	 * which doesn't imply ports will first be individually suspended.
	 */
	temp_value = OHCI->HcControl;
  4070be:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4070c2:	685b      	ldr	r3, [r3, #4]
  4070c4:	607b      	str	r3, [r7, #4]
	temp_value &= ~HC_CONTROL_HCFS;
  4070c6:	687b      	ldr	r3, [r7, #4]
  4070c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  4070cc:	607b      	str	r3, [r7, #4]
	temp_value |= HC_CONTROL_HCFS_USBSUSPEND;
  4070ce:	687b      	ldr	r3, [r7, #4]
  4070d0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  4070d4:	607b      	str	r3, [r7, #4]
	OHCI->HcControl = temp_value;
  4070d6:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4070da:	687b      	ldr	r3, [r7, #4]
  4070dc:	6053      	str	r3, [r2, #4]

	/* Device remote wakeup enable. */
	OHCI->HcRhStatus = RH_HS_DRWE;
  4070de:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4070e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4070e6:	651a      	str	r2, [r3, #80]	; 0x50
}
  4070e8:	bf00      	nop
  4070ea:	370c      	adds	r7, #12
  4070ec:	46bd      	mov	sp, r7
  4070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4070f2:	4770      	bx	lr

004070f4 <ohci_bus_resume>:
 * \brief Enables the IDLE state on the USB line.
 * The IDLE state is enable when SOF are present on USB line.
 * A Downstream Resume signal can be sent.
 */
void ohci_bus_resume(void)
{
  4070f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4070f6:	b083      	sub	sp, #12
  4070f8:	af00      	add	r7, sp, #0
	uint32_t temp_value;

	/* Device remote wakeup disable. */
	OHCI->HcRhStatus = RH_HS_CRWE;
  4070fa:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4070fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  407102:	651a      	str	r2, [r3, #80]	; 0x50

	temp_value = OHCI->HcControl;
  407104:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407108:	685b      	ldr	r3, [r3, #4]
  40710a:	607b      	str	r3, [r7, #4]
	temp_value &= ~HC_CONTROL_HCFS;
  40710c:	687b      	ldr	r3, [r7, #4]
  40710e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  407112:	607b      	str	r3, [r7, #4]
	temp_value |= HC_CONTROL_HCFS_USBRESUME;
  407114:	687b      	ldr	r3, [r7, #4]
  407116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40711a:	607b      	str	r3, [r7, #4]
	OHCI->HcControl = temp_value;
  40711c:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407120:	687b      	ldr	r3, [r7, #4]
  407122:	6053      	str	r3, [r2, #4]

	delay_ms(50);
  407124:	4b25      	ldr	r3, [pc, #148]	; (4071bc <ohci_bus_resume+0xc8>)
  407126:	4798      	blx	r3
  407128:	4603      	mov	r3, r0
  40712a:	4619      	mov	r1, r3
  40712c:	f04f 0200 	mov.w	r2, #0
  407130:	460b      	mov	r3, r1
  407132:	4614      	mov	r4, r2
  407134:	18db      	adds	r3, r3, r3
  407136:	eb44 0404 	adc.w	r4, r4, r4
  40713a:	185b      	adds	r3, r3, r1
  40713c:	eb44 0402 	adc.w	r4, r4, r2
  407140:	00e6      	lsls	r6, r4, #3
  407142:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  407146:	00dd      	lsls	r5, r3, #3
  407148:	462b      	mov	r3, r5
  40714a:	4634      	mov	r4, r6
  40714c:	185b      	adds	r3, r3, r1
  40714e:	eb44 0402 	adc.w	r4, r4, r2
  407152:	18db      	adds	r3, r3, r3
  407154:	eb44 0404 	adc.w	r4, r4, r4
  407158:	4619      	mov	r1, r3
  40715a:	4622      	mov	r2, r4
  40715c:	f243 63af 	movw	r3, #13999	; 0x36af
  407160:	f04f 0400 	mov.w	r4, #0
  407164:	18cd      	adds	r5, r1, r3
  407166:	eb42 0604 	adc.w	r6, r2, r4
  40716a:	4628      	mov	r0, r5
  40716c:	4631      	mov	r1, r6
  40716e:	4c14      	ldr	r4, [pc, #80]	; (4071c0 <ohci_bus_resume+0xcc>)
  407170:	f243 62b0 	movw	r2, #14000	; 0x36b0
  407174:	f04f 0300 	mov.w	r3, #0
  407178:	47a0      	blx	r4
  40717a:	4603      	mov	r3, r0
  40717c:	460c      	mov	r4, r1
  40717e:	4618      	mov	r0, r3
  407180:	4b10      	ldr	r3, [pc, #64]	; (4071c4 <ohci_bus_resume+0xd0>)
  407182:	4798      	blx	r3

	/* Then re-enable operations */
	temp_value = OHCI->HcControl;
  407184:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407188:	685b      	ldr	r3, [r3, #4]
  40718a:	607b      	str	r3, [r7, #4]
	temp_value &= ~HC_CONTROL_HCFS;
  40718c:	687b      	ldr	r3, [r7, #4]
  40718e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  407192:	607b      	str	r3, [r7, #4]
	temp_value |= HC_CONTROL_HCFS_USBOPERATIONAL;
  407194:	687b      	ldr	r3, [r7, #4]
  407196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40719a:	607b      	str	r3, [r7, #4]
	OHCI->HcControl = temp_value;
  40719c:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4071a0:	687b      	ldr	r3, [r7, #4]
  4071a2:	6053      	str	r3, [r2, #4]


	OHCI->HcControl &= ~HC_CONTROL_RWE;
  4071a4:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4071a8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4071ac:	685b      	ldr	r3, [r3, #4]
  4071ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  4071b2:	6053      	str	r3, [r2, #4]
}
  4071b4:	bf00      	nop
  4071b6:	370c      	adds	r7, #12
  4071b8:	46bd      	mov	sp, r7
  4071ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4071bc:	00406d05 	.word	0x00406d05
  4071c0:	0040a309 	.word	0x0040a309
  4071c4:	20000001 	.word	0x20000001

004071c8 <ohci_add_ed_control>:
/**
 * \brief Add a control endpoint.
 * \return true for success.
 */
bool ohci_add_ed_control(ed_info_t *ed_info)
{
  4071c8:	b580      	push	{r7, lr}
  4071ca:	b082      	sub	sp, #8
  4071cc:	af00      	add	r7, sp, #0
  4071ce:	6078      	str	r0, [r7, #4]
	/* control endpoint. */	
	memset((void *)&control_ed, 0, sizeof(control_ed));
  4071d0:	2210      	movs	r2, #16
  4071d2:	2100      	movs	r1, #0
  4071d4:	4807      	ldr	r0, [pc, #28]	; (4071f4 <ohci_add_ed_control+0x2c>)
  4071d6:	4b08      	ldr	r3, [pc, #32]	; (4071f8 <ohci_add_ed_control+0x30>)
  4071d8:	4798      	blx	r3
	OHCI->HcControlHeadED = (uint32_t)&control_ed;
  4071da:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4071de:	4a05      	ldr	r2, [pc, #20]	; (4071f4 <ohci_add_ed_control+0x2c>)
  4071e0:	621a      	str	r2, [r3, #32]
	control_ed.ed_info.ul_ed_info = ed_info->ul_ed_info;
  4071e2:	687b      	ldr	r3, [r7, #4]
  4071e4:	681b      	ldr	r3, [r3, #0]
  4071e6:	4a03      	ldr	r2, [pc, #12]	; (4071f4 <ohci_add_ed_control+0x2c>)
  4071e8:	6013      	str	r3, [r2, #0]
	return true;
  4071ea:	2301      	movs	r3, #1
}
  4071ec:	4618      	mov	r0, r3
  4071ee:	3708      	adds	r7, #8
  4071f0:	46bd      	mov	sp, r7
  4071f2:	bd80      	pop	{r7, pc}
  4071f4:	20019800 	.word	0x20019800
  4071f8:	0040adc1 	.word	0x0040adc1

004071fc <ohci_add_ed_bulk>:
/**
 * \brief Add a bulk endpoint.
 * \return true for success.
 */
bool ohci_add_ed_bulk(ed_info_t *ed_info)
{
  4071fc:	b580      	push	{r7, lr}
  4071fe:	b086      	sub	sp, #24
  407200:	af00      	add	r7, sp, #0
  407202:	6078      	str	r0, [r7, #4]

	struct ohci_ed *bulk_ed_head;
	struct ohci_ed *bulk_ed_add;

	/* Check if there is free bulk endpoint. */
	for (i = 0; i < 8; i++) {
  407204:	2300      	movs	r3, #0
  407206:	617b      	str	r3, [r7, #20]
  407208:	e02a      	b.n	407260 <ohci_add_ed_bulk+0x64>
		if (!(bulk_ed_status & (1 << i))) {
  40720a:	4b32      	ldr	r3, [pc, #200]	; (4072d4 <ohci_add_ed_bulk+0xd8>)
  40720c:	781b      	ldrb	r3, [r3, #0]
  40720e:	b2db      	uxtb	r3, r3
  407210:	461a      	mov	r2, r3
  407212:	697b      	ldr	r3, [r7, #20]
  407214:	fa42 f303 	asr.w	r3, r2, r3
  407218:	f003 0301 	and.w	r3, r3, #1
  40721c:	2b00      	cmp	r3, #0
  40721e:	d11c      	bne.n	40725a <ohci_add_ed_bulk+0x5e>
			bulk_ed_status |= (1 << i);
  407220:	2201      	movs	r2, #1
  407222:	697b      	ldr	r3, [r7, #20]
  407224:	fa02 f303 	lsl.w	r3, r2, r3
  407228:	b25a      	sxtb	r2, r3
  40722a:	4b2a      	ldr	r3, [pc, #168]	; (4072d4 <ohci_add_ed_bulk+0xd8>)
  40722c:	781b      	ldrb	r3, [r3, #0]
  40722e:	b2db      	uxtb	r3, r3
  407230:	b25b      	sxtb	r3, r3
  407232:	4313      	orrs	r3, r2
  407234:	b25b      	sxtb	r3, r3
  407236:	b2da      	uxtb	r2, r3
  407238:	4b26      	ldr	r3, [pc, #152]	; (4072d4 <ohci_add_ed_bulk+0xd8>)
  40723a:	701a      	strb	r2, [r3, #0]
			memset((void *)&bulk_ed[i], 0, sizeof(bulk_ed[i]));
  40723c:	697b      	ldr	r3, [r7, #20]
  40723e:	011b      	lsls	r3, r3, #4
  407240:	4a25      	ldr	r2, [pc, #148]	; (4072d8 <ohci_add_ed_bulk+0xdc>)
  407242:	4413      	add	r3, r2
  407244:	2210      	movs	r2, #16
  407246:	2100      	movs	r1, #0
  407248:	4618      	mov	r0, r3
  40724a:	4b24      	ldr	r3, [pc, #144]	; (4072dc <ohci_add_ed_bulk+0xe0>)
  40724c:	4798      	blx	r3
			bulk_ed_add = (struct ohci_ed *)&bulk_ed[i];
  40724e:	697b      	ldr	r3, [r7, #20]
  407250:	011b      	lsls	r3, r3, #4
  407252:	4a21      	ldr	r2, [pc, #132]	; (4072d8 <ohci_add_ed_bulk+0xdc>)
  407254:	4413      	add	r3, r2
  407256:	60fb      	str	r3, [r7, #12]
			break;
  407258:	e005      	b.n	407266 <ohci_add_ed_bulk+0x6a>

	struct ohci_ed *bulk_ed_head;
	struct ohci_ed *bulk_ed_add;

	/* Check if there is free bulk endpoint. */
	for (i = 0; i < 8; i++) {
  40725a:	697b      	ldr	r3, [r7, #20]
  40725c:	3301      	adds	r3, #1
  40725e:	617b      	str	r3, [r7, #20]
  407260:	697b      	ldr	r3, [r7, #20]
  407262:	2b07      	cmp	r3, #7
  407264:	d9d1      	bls.n	40720a <ohci_add_ed_bulk+0xe>
			memset((void *)&bulk_ed[i], 0, sizeof(bulk_ed[i]));
			bulk_ed_add = (struct ohci_ed *)&bulk_ed[i];
			break;
		}
	}
	if (i == 8) {
  407266:	697b      	ldr	r3, [r7, #20]
  407268:	2b08      	cmp	r3, #8
  40726a:	d101      	bne.n	407270 <ohci_add_ed_bulk+0x74>
		return false;
  40726c:	2300      	movs	r3, #0
  40726e:	e02c      	b.n	4072ca <ohci_add_ed_bulk+0xce>
	}

	bulk_ed_head = (struct ohci_ed *)OHCI->HcBulkHeadED;
  407270:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407276:	613b      	str	r3, [r7, #16]

	if (bulk_ed_head == NULL) {
  407278:	693b      	ldr	r3, [r7, #16]
  40727a:	2b00      	cmp	r3, #0
  40727c:	d119      	bne.n	4072b2 <ohci_add_ed_bulk+0xb6>
		bulk_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
  40727e:	687b      	ldr	r3, [r7, #4]
  407280:	681a      	ldr	r2, [r3, #0]
  407282:	68fb      	ldr	r3, [r7, #12]
  407284:	601a      	str	r2, [r3, #0]
		OHCI->HcBulkHeadED = (uint32_t)bulk_ed_add;
  407286:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  40728a:	68fb      	ldr	r3, [r7, #12]
  40728c:	6293      	str	r3, [r2, #40]	; 0x28
  40728e:	e01b      	b.n	4072c8 <ohci_add_ed_bulk+0xcc>
	} else {
		/* Check if the endpoint has been allocated */
		while (bulk_ed_head->p_next_ed != NULL) {
			if (bulk_ed_head->ed_info.ed_info_s.bEndpointNumber ==
  407290:	693b      	ldr	r3, [r7, #16]
  407292:	881b      	ldrh	r3, [r3, #0]
  407294:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407298:	b2da      	uxtb	r2, r3
					ed_info->ed_info_s.bEndpointNumber) {
  40729a:	687b      	ldr	r3, [r7, #4]
  40729c:	881b      	ldrh	r3, [r3, #0]
  40729e:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  4072a2:	b2db      	uxtb	r3, r3
		bulk_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
		OHCI->HcBulkHeadED = (uint32_t)bulk_ed_add;
	} else {
		/* Check if the endpoint has been allocated */
		while (bulk_ed_head->p_next_ed != NULL) {
			if (bulk_ed_head->ed_info.ed_info_s.bEndpointNumber ==
  4072a4:	429a      	cmp	r2, r3
  4072a6:	d101      	bne.n	4072ac <ohci_add_ed_bulk+0xb0>
					ed_info->ed_info_s.bEndpointNumber) {
				return false;
  4072a8:	2300      	movs	r3, #0
  4072aa:	e00e      	b.n	4072ca <ohci_add_ed_bulk+0xce>
			}
			bulk_ed_head = bulk_ed_head->p_next_ed;
  4072ac:	693b      	ldr	r3, [r7, #16]
  4072ae:	68db      	ldr	r3, [r3, #12]
  4072b0:	613b      	str	r3, [r7, #16]
	if (bulk_ed_head == NULL) {
		bulk_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
		OHCI->HcBulkHeadED = (uint32_t)bulk_ed_add;
	} else {
		/* Check if the endpoint has been allocated */
		while (bulk_ed_head->p_next_ed != NULL) {
  4072b2:	693b      	ldr	r3, [r7, #16]
  4072b4:	68db      	ldr	r3, [r3, #12]
  4072b6:	2b00      	cmp	r3, #0
  4072b8:	d1ea      	bne.n	407290 <ohci_add_ed_bulk+0x94>
				return false;
			}
			bulk_ed_head = bulk_ed_head->p_next_ed;
		};

		bulk_ed_head->p_next_ed = bulk_ed_add;
  4072ba:	693b      	ldr	r3, [r7, #16]
  4072bc:	68fa      	ldr	r2, [r7, #12]
  4072be:	60da      	str	r2, [r3, #12]
		bulk_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
  4072c0:	687b      	ldr	r3, [r7, #4]
  4072c2:	681a      	ldr	r2, [r3, #0]
  4072c4:	68fb      	ldr	r3, [r7, #12]
  4072c6:	601a      	str	r2, [r3, #0]
	}
	return true;
  4072c8:	2301      	movs	r3, #1
}
  4072ca:	4618      	mov	r0, r3
  4072cc:	3718      	adds	r7, #24
  4072ce:	46bd      	mov	sp, r7
  4072d0:	bd80      	pop	{r7, pc}
  4072d2:	bf00      	nop
  4072d4:	200198b0 	.word	0x200198b0
  4072d8:	20019830 	.word	0x20019830
  4072dc:	0040adc1 	.word	0x0040adc1

004072e0 <ohci_add_ed_period>:
 * Simplify the management, only 32 interrupt ED support, no list on each entry.
 *
 * \return true for success.
 */
bool ohci_add_ed_period(ed_info_t *ed_info)
{
  4072e0:	b580      	push	{r7, lr}
  4072e2:	b086      	sub	sp, #24
  4072e4:	af00      	add	r7, sp, #0
  4072e6:	6078      	str	r0, [r7, #4]
	uint32_t i, j;
	struct ohci_ed *period_ed_add;
	struct ohci_ed *period_ed_header;

	if (ed_info->ed_info_s.bFormat) {
  4072e8:	687b      	ldr	r3, [r7, #4]
  4072ea:	785b      	ldrb	r3, [r3, #1]
  4072ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4072f0:	b2db      	uxtb	r3, r3
  4072f2:	2b00      	cmp	r3, #0
  4072f4:	d055      	beq.n	4073a2 <ohci_add_ed_period+0xc2>
		/* isochronous ED */

		/* Check if there is free isochronous endpoint. */
		for (j = 0; j < 8; j++) {
  4072f6:	2300      	movs	r3, #0
  4072f8:	613b      	str	r3, [r7, #16]
  4072fa:	e02a      	b.n	407352 <ohci_add_ed_period+0x72>
			if (!(isochronous_ed_status & (1 << j))) {
  4072fc:	4b64      	ldr	r3, [pc, #400]	; (407490 <ohci_add_ed_period+0x1b0>)
  4072fe:	781b      	ldrb	r3, [r3, #0]
  407300:	b2db      	uxtb	r3, r3
  407302:	461a      	mov	r2, r3
  407304:	693b      	ldr	r3, [r7, #16]
  407306:	fa42 f303 	asr.w	r3, r2, r3
  40730a:	f003 0301 	and.w	r3, r3, #1
  40730e:	2b00      	cmp	r3, #0
  407310:	d11c      	bne.n	40734c <ohci_add_ed_period+0x6c>
				isochronous_ed_status |= (1 << j);
  407312:	2201      	movs	r2, #1
  407314:	693b      	ldr	r3, [r7, #16]
  407316:	fa02 f303 	lsl.w	r3, r2, r3
  40731a:	b25a      	sxtb	r2, r3
  40731c:	4b5c      	ldr	r3, [pc, #368]	; (407490 <ohci_add_ed_period+0x1b0>)
  40731e:	781b      	ldrb	r3, [r3, #0]
  407320:	b2db      	uxtb	r3, r3
  407322:	b25b      	sxtb	r3, r3
  407324:	4313      	orrs	r3, r2
  407326:	b25b      	sxtb	r3, r3
  407328:	b2da      	uxtb	r2, r3
  40732a:	4b59      	ldr	r3, [pc, #356]	; (407490 <ohci_add_ed_period+0x1b0>)
  40732c:	701a      	strb	r2, [r3, #0]
				memset((void *)&isochronous_ed[j], 0, sizeof(isochronous_ed[j]));
  40732e:	693b      	ldr	r3, [r7, #16]
  407330:	011b      	lsls	r3, r3, #4
  407332:	4a58      	ldr	r2, [pc, #352]	; (407494 <ohci_add_ed_period+0x1b4>)
  407334:	4413      	add	r3, r2
  407336:	2210      	movs	r2, #16
  407338:	2100      	movs	r1, #0
  40733a:	4618      	mov	r0, r3
  40733c:	4b56      	ldr	r3, [pc, #344]	; (407498 <ohci_add_ed_period+0x1b8>)
  40733e:	4798      	blx	r3
				period_ed_add = (struct ohci_ed *)&isochronous_ed[j];
  407340:	693b      	ldr	r3, [r7, #16]
  407342:	011b      	lsls	r3, r3, #4
  407344:	4a53      	ldr	r2, [pc, #332]	; (407494 <ohci_add_ed_period+0x1b4>)
  407346:	4413      	add	r3, r2
  407348:	60fb      	str	r3, [r7, #12]
				break;
  40734a:	e005      	b.n	407358 <ohci_add_ed_period+0x78>

	if (ed_info->ed_info_s.bFormat) {
		/* isochronous ED */

		/* Check if there is free isochronous endpoint. */
		for (j = 0; j < 8; j++) {
  40734c:	693b      	ldr	r3, [r7, #16]
  40734e:	3301      	adds	r3, #1
  407350:	613b      	str	r3, [r7, #16]
  407352:	693b      	ldr	r3, [r7, #16]
  407354:	2b07      	cmp	r3, #7
  407356:	d9d1      	bls.n	4072fc <ohci_add_ed_period+0x1c>
				memset((void *)&isochronous_ed[j], 0, sizeof(isochronous_ed[j]));
				period_ed_add = (struct ohci_ed *)&isochronous_ed[j];
				break;
			}
		}
		if (j == 8) {
  407358:	693b      	ldr	r3, [r7, #16]
  40735a:	2b08      	cmp	r3, #8
  40735c:	d101      	bne.n	407362 <ohci_add_ed_period+0x82>
			return false;
  40735e:	2300      	movs	r3, #0
  407360:	e092      	b.n	407488 <ohci_add_ed_period+0x1a8>
		}

		period_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
  407362:	687b      	ldr	r3, [r7, #4]
  407364:	681a      	ldr	r2, [r3, #0]
  407366:	68fb      	ldr	r3, [r7, #12]
  407368:	601a      	str	r2, [r3, #0]
		for (i = 0; i < 32; i++) {
  40736a:	2300      	movs	r3, #0
  40736c:	617b      	str	r3, [r7, #20]
  40736e:	e013      	b.n	407398 <ohci_add_ed_period+0xb8>
			period_ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
  407370:	4a4a      	ldr	r2, [pc, #296]	; (40749c <ohci_add_ed_period+0x1bc>)
  407372:	697b      	ldr	r3, [r7, #20]
  407374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  407378:	60bb      	str	r3, [r7, #8]
			if (period_ed_header == NULL) {
  40737a:	68bb      	ldr	r3, [r7, #8]
  40737c:	2b00      	cmp	r3, #0
  40737e:	d105      	bne.n	40738c <ohci_add_ed_period+0xac>
				hcca.InterruptTable[i] = (uint32_t)period_ed_add;
  407380:	68fa      	ldr	r2, [r7, #12]
  407382:	4946      	ldr	r1, [pc, #280]	; (40749c <ohci_add_ed_period+0x1bc>)
  407384:	697b      	ldr	r3, [r7, #20]
  407386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40738a:	e002      	b.n	407392 <ohci_add_ed_period+0xb2>
			} else {
				period_ed_header->p_next_ed = period_ed_add;
  40738c:	68bb      	ldr	r3, [r7, #8]
  40738e:	68fa      	ldr	r2, [r7, #12]
  407390:	60da      	str	r2, [r3, #12]
		if (j == 8) {
			return false;
		}

		period_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
		for (i = 0; i < 32; i++) {
  407392:	697b      	ldr	r3, [r7, #20]
  407394:	3301      	adds	r3, #1
  407396:	617b      	str	r3, [r7, #20]
  407398:	697b      	ldr	r3, [r7, #20]
  40739a:	2b1f      	cmp	r3, #31
  40739c:	d9e8      	bls.n	407370 <ohci_add_ed_period+0x90>
				hcca.InterruptTable[i] = (uint32_t)period_ed_add;
			} else {
				period_ed_header->p_next_ed = period_ed_add;
			}
		}
		return true;
  40739e:	2301      	movs	r3, #1
  4073a0:	e072      	b.n	407488 <ohci_add_ed_period+0x1a8>
	} else {
		/* interrupt ED */

		/* Check if there is free interrupt endpoint. */
		for (j = 0; j < 8; j++) {
  4073a2:	2300      	movs	r3, #0
  4073a4:	613b      	str	r3, [r7, #16]
  4073a6:	e02a      	b.n	4073fe <ohci_add_ed_period+0x11e>
			if (!(interrupt_ed_status & (1 << j))) {
  4073a8:	4b3d      	ldr	r3, [pc, #244]	; (4074a0 <ohci_add_ed_period+0x1c0>)
  4073aa:	781b      	ldrb	r3, [r3, #0]
  4073ac:	b2db      	uxtb	r3, r3
  4073ae:	461a      	mov	r2, r3
  4073b0:	693b      	ldr	r3, [r7, #16]
  4073b2:	fa42 f303 	asr.w	r3, r2, r3
  4073b6:	f003 0301 	and.w	r3, r3, #1
  4073ba:	2b00      	cmp	r3, #0
  4073bc:	d11c      	bne.n	4073f8 <ohci_add_ed_period+0x118>
				interrupt_ed_status |= (1 << j);
  4073be:	2201      	movs	r2, #1
  4073c0:	693b      	ldr	r3, [r7, #16]
  4073c2:	fa02 f303 	lsl.w	r3, r2, r3
  4073c6:	b25a      	sxtb	r2, r3
  4073c8:	4b35      	ldr	r3, [pc, #212]	; (4074a0 <ohci_add_ed_period+0x1c0>)
  4073ca:	781b      	ldrb	r3, [r3, #0]
  4073cc:	b2db      	uxtb	r3, r3
  4073ce:	b25b      	sxtb	r3, r3
  4073d0:	4313      	orrs	r3, r2
  4073d2:	b25b      	sxtb	r3, r3
  4073d4:	b2da      	uxtb	r2, r3
  4073d6:	4b32      	ldr	r3, [pc, #200]	; (4074a0 <ohci_add_ed_period+0x1c0>)
  4073d8:	701a      	strb	r2, [r3, #0]
				memset((void *)&interrupt_ed[j], 0, sizeof(interrupt_ed[j]));
  4073da:	693b      	ldr	r3, [r7, #16]
  4073dc:	011b      	lsls	r3, r3, #4
  4073de:	4a31      	ldr	r2, [pc, #196]	; (4074a4 <ohci_add_ed_period+0x1c4>)
  4073e0:	4413      	add	r3, r2
  4073e2:	2210      	movs	r2, #16
  4073e4:	2100      	movs	r1, #0
  4073e6:	4618      	mov	r0, r3
  4073e8:	4b2b      	ldr	r3, [pc, #172]	; (407498 <ohci_add_ed_period+0x1b8>)
  4073ea:	4798      	blx	r3
				period_ed_add = (struct ohci_ed *)&interrupt_ed[j];
  4073ec:	693b      	ldr	r3, [r7, #16]
  4073ee:	011b      	lsls	r3, r3, #4
  4073f0:	4a2c      	ldr	r2, [pc, #176]	; (4074a4 <ohci_add_ed_period+0x1c4>)
  4073f2:	4413      	add	r3, r2
  4073f4:	60fb      	str	r3, [r7, #12]
				break;
  4073f6:	e005      	b.n	407404 <ohci_add_ed_period+0x124>
		return true;
	} else {
		/* interrupt ED */

		/* Check if there is free interrupt endpoint. */
		for (j = 0; j < 8; j++) {
  4073f8:	693b      	ldr	r3, [r7, #16]
  4073fa:	3301      	adds	r3, #1
  4073fc:	613b      	str	r3, [r7, #16]
  4073fe:	693b      	ldr	r3, [r7, #16]
  407400:	2b07      	cmp	r3, #7
  407402:	d9d1      	bls.n	4073a8 <ohci_add_ed_period+0xc8>
				memset((void *)&interrupt_ed[j], 0, sizeof(interrupt_ed[j]));
				period_ed_add = (struct ohci_ed *)&interrupt_ed[j];
				break;
			}
		}
		if (j == 8) {
  407404:	693b      	ldr	r3, [r7, #16]
  407406:	2b08      	cmp	r3, #8
  407408:	d101      	bne.n	40740e <ohci_add_ed_period+0x12e>
			return false;
  40740a:	2300      	movs	r3, #0
  40740c:	e03c      	b.n	407488 <ohci_add_ed_period+0x1a8>
		}

		for (i = 0; i < 8; i++) {
  40740e:	2300      	movs	r3, #0
  407410:	617b      	str	r3, [r7, #20]
  407412:	e035      	b.n	407480 <ohci_add_ed_period+0x1a0>
			period_ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
  407414:	4a21      	ldr	r2, [pc, #132]	; (40749c <ohci_add_ed_period+0x1bc>)
  407416:	697b      	ldr	r3, [r7, #20]
  407418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40741c:	60bb      	str	r3, [r7, #8]
			if (period_ed_header == NULL) {
  40741e:	68bb      	ldr	r3, [r7, #8]
  407420:	2b00      	cmp	r3, #0
  407422:	d11c      	bne.n	40745e <ohci_add_ed_period+0x17e>
				period_ed_add->ed_info.ul_ed_info = ed_info->ul_ed_info;
  407424:	687b      	ldr	r3, [r7, #4]
  407426:	681a      	ldr	r2, [r3, #0]
  407428:	68fb      	ldr	r3, [r7, #12]
  40742a:	601a      	str	r2, [r3, #0]
				hcca.InterruptTable[i] = (uint32_t)period_ed_add;
  40742c:	68fa      	ldr	r2, [r7, #12]
  40742e:	491b      	ldr	r1, [pc, #108]	; (40749c <ohci_add_ed_period+0x1bc>)
  407430:	697b      	ldr	r3, [r7, #20]
  407432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				hcca.InterruptTable[i + 8] = (uint32_t)period_ed_add;
  407436:	697b      	ldr	r3, [r7, #20]
  407438:	3308      	adds	r3, #8
  40743a:	68fa      	ldr	r2, [r7, #12]
  40743c:	4917      	ldr	r1, [pc, #92]	; (40749c <ohci_add_ed_period+0x1bc>)
  40743e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				hcca.InterruptTable[i + 16] = (uint32_t)period_ed_add;
  407442:	697b      	ldr	r3, [r7, #20]
  407444:	3310      	adds	r3, #16
  407446:	68fa      	ldr	r2, [r7, #12]
  407448:	4914      	ldr	r1, [pc, #80]	; (40749c <ohci_add_ed_period+0x1bc>)
  40744a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				hcca.InterruptTable[i + 24] = (uint32_t)period_ed_add;
  40744e:	697b      	ldr	r3, [r7, #20]
  407450:	3318      	adds	r3, #24
  407452:	68fa      	ldr	r2, [r7, #12]
  407454:	4911      	ldr	r1, [pc, #68]	; (40749c <ohci_add_ed_period+0x1bc>)
  407456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				return true;
  40745a:	2301      	movs	r3, #1
  40745c:	e014      	b.n	407488 <ohci_add_ed_period+0x1a8>
			} else {
				if (period_ed_header->ed_info.ed_info_s.bEndpointNumber
  40745e:	68bb      	ldr	r3, [r7, #8]
  407460:	881b      	ldrh	r3, [r3, #0]
  407462:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407466:	b2da      	uxtb	r2, r3
						== ed_info->ed_info_s.bEndpointNumber) {
  407468:	687b      	ldr	r3, [r7, #4]
  40746a:	881b      	ldrh	r3, [r3, #0]
  40746c:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407470:	b2db      	uxtb	r3, r3
				hcca.InterruptTable[i + 8] = (uint32_t)period_ed_add;
				hcca.InterruptTable[i + 16] = (uint32_t)period_ed_add;
				hcca.InterruptTable[i + 24] = (uint32_t)period_ed_add;
				return true;
			} else {
				if (period_ed_header->ed_info.ed_info_s.bEndpointNumber
  407472:	429a      	cmp	r2, r3
  407474:	d101      	bne.n	40747a <ohci_add_ed_period+0x19a>
						== ed_info->ed_info_s.bEndpointNumber) {
					return false;
  407476:	2300      	movs	r3, #0
  407478:	e006      	b.n	407488 <ohci_add_ed_period+0x1a8>
		}
		if (j == 8) {
			return false;
		}

		for (i = 0; i < 8; i++) {
  40747a:	697b      	ldr	r3, [r7, #20]
  40747c:	3301      	adds	r3, #1
  40747e:	617b      	str	r3, [r7, #20]
  407480:	697b      	ldr	r3, [r7, #20]
  407482:	2b07      	cmp	r3, #7
  407484:	d9c6      	bls.n	407414 <ohci_add_ed_period+0x134>
					return false;
				}
			}
		}
	}
	return false;
  407486:	2300      	movs	r3, #0
}
  407488:	4618      	mov	r0, r3
  40748a:	3718      	adds	r7, #24
  40748c:	46bd      	mov	sp, r7
  40748e:	bd80      	pop	{r7, pc}
  407490:	20019bd0 	.word	0x20019bd0
  407494:	20019b50 	.word	0x20019b50
  407498:	0040adc1 	.word	0x0040adc1
  40749c:	20019700 	.word	0x20019700
  4074a0:	20019a40 	.word	0x20019a40
  4074a4:	200199c0 	.word	0x200199c0

004074a8 <ohci_remove_ed>:
 * \brief Remove an endpoint.
 *
 * \param ep_number endpoint number.
 */
void ohci_remove_ed(uint8_t ep_number)
{
  4074a8:	b580      	push	{r7, lr}
  4074aa:	b086      	sub	sp, #24
  4074ac:	af00      	add	r7, sp, #0
  4074ae:	4603      	mov	r3, r0
  4074b0:	71fb      	strb	r3, [r7, #7]
	uint32_t i, j;
	struct ohci_ed *ed_header = 0;
  4074b2:	2300      	movs	r3, #0
  4074b4:	60fb      	str	r3, [r7, #12]
	struct ohci_ed *ed_free_header = 0;
  4074b6:	2300      	movs	r3, #0
  4074b8:	60bb      	str	r3, [r7, #8]

	/* Control endpoints. */
	if (ep_number == 0) {
  4074ba:	79fb      	ldrb	r3, [r7, #7]
  4074bc:	2b00      	cmp	r3, #0
  4074be:	d104      	bne.n	4074ca <ohci_remove_ed+0x22>
		memset((void *)&control_ed, 0, sizeof(control_ed));
  4074c0:	2210      	movs	r2, #16
  4074c2:	2100      	movs	r1, #0
  4074c4:	4867      	ldr	r0, [pc, #412]	; (407664 <ohci_remove_ed+0x1bc>)
  4074c6:	4b68      	ldr	r3, [pc, #416]	; (407668 <ohci_remove_ed+0x1c0>)
  4074c8:	4798      	blx	r3
	} 

	/* Bulk/Int/ISO endpoints. */
	if (ep_number != 0xFF) {
  4074ca:	79fb      	ldrb	r3, [r7, #7]
  4074cc:	2bff      	cmp	r3, #255	; 0xff
  4074ce:	f000 80a7 	beq.w	407620 <ohci_remove_ed+0x178>
		/* Bulk endpoints. */
		ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
  4074d2:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4074d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4074d8:	60fb      	str	r3, [r7, #12]
		if (ed_header != NULL) {
  4074da:	68fb      	ldr	r3, [r7, #12]
  4074dc:	2b00      	cmp	r3, #0
  4074de:	d02d      	beq.n	40753c <ohci_remove_ed+0x94>
			if (ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) {
  4074e0:	68fb      	ldr	r3, [r7, #12]
  4074e2:	881b      	ldrh	r3, [r3, #0]
  4074e4:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  4074e8:	b2db      	uxtb	r3, r3
  4074ea:	461a      	mov	r2, r3
  4074ec:	79fb      	ldrb	r3, [r7, #7]
  4074ee:	429a      	cmp	r2, r3
  4074f0:	d11d      	bne.n	40752e <ohci_remove_ed+0x86>
				OHCI->HcBulkHeadED = (uint32_t)ed_header->p_next_ed;
  4074f2:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4074f6:	68fb      	ldr	r3, [r7, #12]
  4074f8:	68db      	ldr	r3, [r3, #12]
  4074fa:	6293      	str	r3, [r2, #40]	; 0x28
				ed_free_header = ed_header;
  4074fc:	68fb      	ldr	r3, [r7, #12]
  4074fe:	60bb      	str	r3, [r7, #8]
  407500:	e01c      	b.n	40753c <ohci_remove_ed+0x94>
			} else {
				/* Check the list */
				while ((ed_header != NULL) && (ed_header->p_next_ed != NULL)) {
					if (ed_header->p_next_ed->ed_info.ed_info_s.bEndpointNumber
  407502:	68fb      	ldr	r3, [r7, #12]
  407504:	68db      	ldr	r3, [r3, #12]
  407506:	881b      	ldrh	r3, [r3, #0]
  407508:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  40750c:	b2db      	uxtb	r3, r3
							==	ep_number) {
  40750e:	461a      	mov	r2, r3
  407510:	79fb      	ldrb	r3, [r7, #7]
				OHCI->HcBulkHeadED = (uint32_t)ed_header->p_next_ed;
				ed_free_header = ed_header;
			} else {
				/* Check the list */
				while ((ed_header != NULL) && (ed_header->p_next_ed != NULL)) {
					if (ed_header->p_next_ed->ed_info.ed_info_s.bEndpointNumber
  407512:	429a      	cmp	r2, r3
  407514:	d108      	bne.n	407528 <ohci_remove_ed+0x80>
							==	ep_number) {
						ed_free_header = ed_header->p_next_ed;
  407516:	68fb      	ldr	r3, [r7, #12]
  407518:	68db      	ldr	r3, [r3, #12]
  40751a:	60bb      	str	r3, [r7, #8]
						ed_header->p_next_ed = ed_header->p_next_ed->p_next_ed;
  40751c:	68fb      	ldr	r3, [r7, #12]
  40751e:	68db      	ldr	r3, [r3, #12]
  407520:	68da      	ldr	r2, [r3, #12]
  407522:	68fb      	ldr	r3, [r7, #12]
  407524:	60da      	str	r2, [r3, #12]
						break;
  407526:	e009      	b.n	40753c <ohci_remove_ed+0x94>
					}
					ed_header = ed_header->p_next_ed;
  407528:	68fb      	ldr	r3, [r7, #12]
  40752a:	68db      	ldr	r3, [r3, #12]
  40752c:	60fb      	str	r3, [r7, #12]
			if (ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) {
				OHCI->HcBulkHeadED = (uint32_t)ed_header->p_next_ed;
				ed_free_header = ed_header;
			} else {
				/* Check the list */
				while ((ed_header != NULL) && (ed_header->p_next_ed != NULL)) {
  40752e:	68fb      	ldr	r3, [r7, #12]
  407530:	2b00      	cmp	r3, #0
  407532:	d003      	beq.n	40753c <ohci_remove_ed+0x94>
  407534:	68fb      	ldr	r3, [r7, #12]
  407536:	68db      	ldr	r3, [r3, #12]
  407538:	2b00      	cmp	r3, #0
  40753a:	d1e2      	bne.n	407502 <ohci_remove_ed+0x5a>
				};
			}
		}

		/* Int/ISO endpoints. */
		for (i = 0; i < 32; i++) {
  40753c:	2300      	movs	r3, #0
  40753e:	617b      	str	r3, [r7, #20]
  407540:	e01a      	b.n	407578 <ohci_remove_ed+0xd0>
			ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
  407542:	4a4a      	ldr	r2, [pc, #296]	; (40766c <ohci_remove_ed+0x1c4>)
  407544:	697b      	ldr	r3, [r7, #20]
  407546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40754a:	60fb      	str	r3, [r7, #12]
			while (ed_header != NULL) {
  40754c:	e00e      	b.n	40756c <ohci_remove_ed+0xc4>
				if (ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) {
  40754e:	68fb      	ldr	r3, [r7, #12]
  407550:	881b      	ldrh	r3, [r3, #0]
  407552:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407556:	b2db      	uxtb	r3, r3
  407558:	461a      	mov	r2, r3
  40755a:	79fb      	ldrb	r3, [r7, #7]
  40755c:	429a      	cmp	r2, r3
  40755e:	d102      	bne.n	407566 <ohci_remove_ed+0xbe>
					ed_free_header = ed_header;
  407560:	68fb      	ldr	r3, [r7, #12]
  407562:	60bb      	str	r3, [r7, #8]
					break;
  407564:	e005      	b.n	407572 <ohci_remove_ed+0xca>
				}
				ed_header = ed_header->p_next_ed;
  407566:	68fb      	ldr	r3, [r7, #12]
  407568:	68db      	ldr	r3, [r3, #12]
  40756a:	60fb      	str	r3, [r7, #12]
		}

		/* Int/ISO endpoints. */
		for (i = 0; i < 32; i++) {
			ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
			while (ed_header != NULL) {
  40756c:	68fb      	ldr	r3, [r7, #12]
  40756e:	2b00      	cmp	r3, #0
  407570:	d1ed      	bne.n	40754e <ohci_remove_ed+0xa6>
				};
			}
		}

		/* Int/ISO endpoints. */
		for (i = 0; i < 32; i++) {
  407572:	697b      	ldr	r3, [r7, #20]
  407574:	3301      	adds	r3, #1
  407576:	617b      	str	r3, [r7, #20]
  407578:	697b      	ldr	r3, [r7, #20]
  40757a:	2b1f      	cmp	r3, #31
  40757c:	d9e1      	bls.n	407542 <ohci_remove_ed+0x9a>
				}
				ed_header = ed_header->p_next_ed;
			}
		}

		for (j = 0; j < 8; j++) {
  40757e:	2300      	movs	r3, #0
  407580:	613b      	str	r3, [r7, #16]
  407582:	e04a      	b.n	40761a <ohci_remove_ed+0x172>
			if (ed_free_header == &bulk_ed[j]) {
  407584:	693b      	ldr	r3, [r7, #16]
  407586:	011b      	lsls	r3, r3, #4
  407588:	4a39      	ldr	r2, [pc, #228]	; (407670 <ohci_remove_ed+0x1c8>)
  40758a:	441a      	add	r2, r3
  40758c:	68bb      	ldr	r3, [r7, #8]
  40758e:	429a      	cmp	r2, r3
  407590:	d110      	bne.n	4075b4 <ohci_remove_ed+0x10c>
				bulk_ed_status &= ~(1 << j);
  407592:	2201      	movs	r2, #1
  407594:	693b      	ldr	r3, [r7, #16]
  407596:	fa02 f303 	lsl.w	r3, r2, r3
  40759a:	b25b      	sxtb	r3, r3
  40759c:	43db      	mvns	r3, r3
  40759e:	b25a      	sxtb	r2, r3
  4075a0:	4b34      	ldr	r3, [pc, #208]	; (407674 <ohci_remove_ed+0x1cc>)
  4075a2:	781b      	ldrb	r3, [r3, #0]
  4075a4:	b2db      	uxtb	r3, r3
  4075a6:	b25b      	sxtb	r3, r3
  4075a8:	4013      	ands	r3, r2
  4075aa:	b25b      	sxtb	r3, r3
  4075ac:	b2da      	uxtb	r2, r3
  4075ae:	4b31      	ldr	r3, [pc, #196]	; (407674 <ohci_remove_ed+0x1cc>)
  4075b0:	701a      	strb	r2, [r3, #0]
				break;
  4075b2:	e035      	b.n	407620 <ohci_remove_ed+0x178>
			}
			if (ed_free_header == &interrupt_ed[j]) {
  4075b4:	693b      	ldr	r3, [r7, #16]
  4075b6:	011b      	lsls	r3, r3, #4
  4075b8:	4a2f      	ldr	r2, [pc, #188]	; (407678 <ohci_remove_ed+0x1d0>)
  4075ba:	441a      	add	r2, r3
  4075bc:	68bb      	ldr	r3, [r7, #8]
  4075be:	429a      	cmp	r2, r3
  4075c0:	d110      	bne.n	4075e4 <ohci_remove_ed+0x13c>
				interrupt_ed_status &= ~(1 << j);
  4075c2:	2201      	movs	r2, #1
  4075c4:	693b      	ldr	r3, [r7, #16]
  4075c6:	fa02 f303 	lsl.w	r3, r2, r3
  4075ca:	b25b      	sxtb	r3, r3
  4075cc:	43db      	mvns	r3, r3
  4075ce:	b25a      	sxtb	r2, r3
  4075d0:	4b2a      	ldr	r3, [pc, #168]	; (40767c <ohci_remove_ed+0x1d4>)
  4075d2:	781b      	ldrb	r3, [r3, #0]
  4075d4:	b2db      	uxtb	r3, r3
  4075d6:	b25b      	sxtb	r3, r3
  4075d8:	4013      	ands	r3, r2
  4075da:	b25b      	sxtb	r3, r3
  4075dc:	b2da      	uxtb	r2, r3
  4075de:	4b27      	ldr	r3, [pc, #156]	; (40767c <ohci_remove_ed+0x1d4>)
  4075e0:	701a      	strb	r2, [r3, #0]
				break;
  4075e2:	e01d      	b.n	407620 <ohci_remove_ed+0x178>
			}
			if (ed_free_header == &isochronous_ed[j]) {
  4075e4:	693b      	ldr	r3, [r7, #16]
  4075e6:	011b      	lsls	r3, r3, #4
  4075e8:	4a25      	ldr	r2, [pc, #148]	; (407680 <ohci_remove_ed+0x1d8>)
  4075ea:	441a      	add	r2, r3
  4075ec:	68bb      	ldr	r3, [r7, #8]
  4075ee:	429a      	cmp	r2, r3
  4075f0:	d110      	bne.n	407614 <ohci_remove_ed+0x16c>
				isochronous_ed_status &= ~(1 << j);
  4075f2:	2201      	movs	r2, #1
  4075f4:	693b      	ldr	r3, [r7, #16]
  4075f6:	fa02 f303 	lsl.w	r3, r2, r3
  4075fa:	b25b      	sxtb	r3, r3
  4075fc:	43db      	mvns	r3, r3
  4075fe:	b25a      	sxtb	r2, r3
  407600:	4b20      	ldr	r3, [pc, #128]	; (407684 <ohci_remove_ed+0x1dc>)
  407602:	781b      	ldrb	r3, [r3, #0]
  407604:	b2db      	uxtb	r3, r3
  407606:	b25b      	sxtb	r3, r3
  407608:	4013      	ands	r3, r2
  40760a:	b25b      	sxtb	r3, r3
  40760c:	b2da      	uxtb	r2, r3
  40760e:	4b1d      	ldr	r3, [pc, #116]	; (407684 <ohci_remove_ed+0x1dc>)
  407610:	701a      	strb	r2, [r3, #0]
				break;
  407612:	e005      	b.n	407620 <ohci_remove_ed+0x178>
				}
				ed_header = ed_header->p_next_ed;
			}
		}

		for (j = 0; j < 8; j++) {
  407614:	693b      	ldr	r3, [r7, #16]
  407616:	3301      	adds	r3, #1
  407618:	613b      	str	r3, [r7, #16]
  40761a:	693b      	ldr	r3, [r7, #16]
  40761c:	2b07      	cmp	r3, #7
  40761e:	d9b1      	bls.n	407584 <ohci_remove_ed+0xdc>
		}

	}

	/* All endpoints. */
	if (ep_number == 0xFF) {
  407620:	79fb      	ldrb	r3, [r7, #7]
  407622:	2bff      	cmp	r3, #255	; 0xff
  407624:	d11a      	bne.n	40765c <ohci_remove_ed+0x1b4>
		/* Bulk endpoints. */
		OHCI->HcBulkHeadED = 0;
  407626:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  40762a:	2200      	movs	r2, #0
  40762c:	629a      	str	r2, [r3, #40]	; 0x28

		/* Int/ISO endpoints. */
		for (i = 0; i < 32; i++) {
  40762e:	2300      	movs	r3, #0
  407630:	617b      	str	r3, [r7, #20]
  407632:	e007      	b.n	407644 <ohci_remove_ed+0x19c>
			hcca.InterruptTable[i] = 0;
  407634:	4a0d      	ldr	r2, [pc, #52]	; (40766c <ohci_remove_ed+0x1c4>)
  407636:	697b      	ldr	r3, [r7, #20]
  407638:	2100      	movs	r1, #0
  40763a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	if (ep_number == 0xFF) {
		/* Bulk endpoints. */
		OHCI->HcBulkHeadED = 0;

		/* Int/ISO endpoints. */
		for (i = 0; i < 32; i++) {
  40763e:	697b      	ldr	r3, [r7, #20]
  407640:	3301      	adds	r3, #1
  407642:	617b      	str	r3, [r7, #20]
  407644:	697b      	ldr	r3, [r7, #20]
  407646:	2b1f      	cmp	r3, #31
  407648:	d9f4      	bls.n	407634 <ohci_remove_ed+0x18c>
			hcca.InterruptTable[i] = 0;
		}

		bulk_ed_status = 0;
  40764a:	4b0a      	ldr	r3, [pc, #40]	; (407674 <ohci_remove_ed+0x1cc>)
  40764c:	2200      	movs	r2, #0
  40764e:	701a      	strb	r2, [r3, #0]
		interrupt_ed_status = 0;
  407650:	4b0a      	ldr	r3, [pc, #40]	; (40767c <ohci_remove_ed+0x1d4>)
  407652:	2200      	movs	r2, #0
  407654:	701a      	strb	r2, [r3, #0]
		isochronous_ed_status = 0;
  407656:	4b0b      	ldr	r3, [pc, #44]	; (407684 <ohci_remove_ed+0x1dc>)
  407658:	2200      	movs	r2, #0
  40765a:	701a      	strb	r2, [r3, #0]
	};
}
  40765c:	bf00      	nop
  40765e:	3718      	adds	r7, #24
  407660:	46bd      	mov	sp, r7
  407662:	bd80      	pop	{r7, pc}
  407664:	20019800 	.word	0x20019800
  407668:	0040adc1 	.word	0x0040adc1
  40766c:	20019700 	.word	0x20019700
  407670:	20019830 	.word	0x20019830
  407674:	200198b0 	.word	0x200198b0
  407678:	200199c0 	.word	0x200199c0
  40767c:	20019a40 	.word	0x20019a40
  407680:	20019b50 	.word	0x20019b50
  407684:	20019bd0 	.word	0x20019bd0

00407688 <ohci_clear_ed_transfer_status>:
 * \brief Remove an endpoint transfer status.
 *
 * \param td_general_header TD used by the endpoint.
 */
void ohci_clear_ed_transfer_status(struct ohci_td_general *td_general_header)
{
  407688:	b480      	push	{r7}
  40768a:	b085      	sub	sp, #20
  40768c:	af00      	add	r7, sp, #0
  40768e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t temp_head;

	if (td_general_header == &control_td_head) {
  407690:	687b      	ldr	r3, [r7, #4]
  407692:	4a3c      	ldr	r2, [pc, #240]	; (407784 <ohci_clear_ed_transfer_status+0xfc>)
  407694:	4293      	cmp	r3, r2
  407696:	d109      	bne.n	4076ac <ohci_clear_ed_transfer_status+0x24>
		temp_head = (uint32_t)control_ed.p_td_head;
  407698:	4b3b      	ldr	r3, [pc, #236]	; (407788 <ohci_clear_ed_transfer_status+0x100>)
  40769a:	689b      	ldr	r3, [r3, #8]
  40769c:	60bb      	str	r3, [r7, #8]
		temp_head &= 0xFFFFFFF0;
  40769e:	68bb      	ldr	r3, [r7, #8]
  4076a0:	f023 030f 	bic.w	r3, r3, #15
  4076a4:	60bb      	str	r3, [r7, #8]
		control_ed.p_td_head = (void *)temp_head;
  4076a6:	68bb      	ldr	r3, [r7, #8]
  4076a8:	4a37      	ldr	r2, [pc, #220]	; (407788 <ohci_clear_ed_transfer_status+0x100>)
  4076aa:	6093      	str	r3, [r2, #8]
	}

	for (i = 0; i < 8; i++) {
  4076ac:	2300      	movs	r3, #0
  4076ae:	60fb      	str	r3, [r7, #12]
  4076b0:	e01b      	b.n	4076ea <ohci_clear_ed_transfer_status+0x62>
		if (td_general_header == &bulk_td_head[i]) {
  4076b2:	68fb      	ldr	r3, [r7, #12]
  4076b4:	011b      	lsls	r3, r3, #4
  4076b6:	4a35      	ldr	r2, [pc, #212]	; (40778c <ohci_clear_ed_transfer_status+0x104>)
  4076b8:	441a      	add	r2, r3
  4076ba:	687b      	ldr	r3, [r7, #4]
  4076bc:	429a      	cmp	r2, r3
  4076be:	d111      	bne.n	4076e4 <ohci_clear_ed_transfer_status+0x5c>
			temp_head = (uint32_t)bulk_ed[i].p_td_head;
  4076c0:	4a33      	ldr	r2, [pc, #204]	; (407790 <ohci_clear_ed_transfer_status+0x108>)
  4076c2:	68fb      	ldr	r3, [r7, #12]
  4076c4:	011b      	lsls	r3, r3, #4
  4076c6:	4413      	add	r3, r2
  4076c8:	3308      	adds	r3, #8
  4076ca:	681b      	ldr	r3, [r3, #0]
  4076cc:	60bb      	str	r3, [r7, #8]
			temp_head &= 0xFFFFFFF0;
  4076ce:	68bb      	ldr	r3, [r7, #8]
  4076d0:	f023 030f 	bic.w	r3, r3, #15
  4076d4:	60bb      	str	r3, [r7, #8]
			bulk_ed[i].p_td_head = (void *)temp_head;
  4076d6:	68ba      	ldr	r2, [r7, #8]
  4076d8:	492d      	ldr	r1, [pc, #180]	; (407790 <ohci_clear_ed_transfer_status+0x108>)
  4076da:	68fb      	ldr	r3, [r7, #12]
  4076dc:	011b      	lsls	r3, r3, #4
  4076de:	440b      	add	r3, r1
  4076e0:	3308      	adds	r3, #8
  4076e2:	601a      	str	r2, [r3, #0]
		temp_head = (uint32_t)control_ed.p_td_head;
		temp_head &= 0xFFFFFFF0;
		control_ed.p_td_head = (void *)temp_head;
	}

	for (i = 0; i < 8; i++) {
  4076e4:	68fb      	ldr	r3, [r7, #12]
  4076e6:	3301      	adds	r3, #1
  4076e8:	60fb      	str	r3, [r7, #12]
  4076ea:	68fb      	ldr	r3, [r7, #12]
  4076ec:	2b07      	cmp	r3, #7
  4076ee:	d9e0      	bls.n	4076b2 <ohci_clear_ed_transfer_status+0x2a>
			temp_head = (uint32_t)bulk_ed[i].p_td_head;
			temp_head &= 0xFFFFFFF0;
			bulk_ed[i].p_td_head = (void *)temp_head;
		}
	}
	for (i = 0; i < 8; i++) {
  4076f0:	2300      	movs	r3, #0
  4076f2:	60fb      	str	r3, [r7, #12]
  4076f4:	e01b      	b.n	40772e <ohci_clear_ed_transfer_status+0xa6>
		if (td_general_header == &interrupt_td_head[i]) {
  4076f6:	68fb      	ldr	r3, [r7, #12]
  4076f8:	011b      	lsls	r3, r3, #4
  4076fa:	4a26      	ldr	r2, [pc, #152]	; (407794 <ohci_clear_ed_transfer_status+0x10c>)
  4076fc:	441a      	add	r2, r3
  4076fe:	687b      	ldr	r3, [r7, #4]
  407700:	429a      	cmp	r2, r3
  407702:	d111      	bne.n	407728 <ohci_clear_ed_transfer_status+0xa0>
			temp_head = (uint32_t)interrupt_ed[i].p_td_head;
  407704:	4a24      	ldr	r2, [pc, #144]	; (407798 <ohci_clear_ed_transfer_status+0x110>)
  407706:	68fb      	ldr	r3, [r7, #12]
  407708:	011b      	lsls	r3, r3, #4
  40770a:	4413      	add	r3, r2
  40770c:	3308      	adds	r3, #8
  40770e:	681b      	ldr	r3, [r3, #0]
  407710:	60bb      	str	r3, [r7, #8]
			temp_head &= 0xFFFFFFF0;
  407712:	68bb      	ldr	r3, [r7, #8]
  407714:	f023 030f 	bic.w	r3, r3, #15
  407718:	60bb      	str	r3, [r7, #8]
			interrupt_ed[i].p_td_head = (void *)temp_head;
  40771a:	68ba      	ldr	r2, [r7, #8]
  40771c:	491e      	ldr	r1, [pc, #120]	; (407798 <ohci_clear_ed_transfer_status+0x110>)
  40771e:	68fb      	ldr	r3, [r7, #12]
  407720:	011b      	lsls	r3, r3, #4
  407722:	440b      	add	r3, r1
  407724:	3308      	adds	r3, #8
  407726:	601a      	str	r2, [r3, #0]
			temp_head = (uint32_t)bulk_ed[i].p_td_head;
			temp_head &= 0xFFFFFFF0;
			bulk_ed[i].p_td_head = (void *)temp_head;
		}
	}
	for (i = 0; i < 8; i++) {
  407728:	68fb      	ldr	r3, [r7, #12]
  40772a:	3301      	adds	r3, #1
  40772c:	60fb      	str	r3, [r7, #12]
  40772e:	68fb      	ldr	r3, [r7, #12]
  407730:	2b07      	cmp	r3, #7
  407732:	d9e0      	bls.n	4076f6 <ohci_clear_ed_transfer_status+0x6e>
			temp_head = (uint32_t)interrupt_ed[i].p_td_head;
			temp_head &= 0xFFFFFFF0;
			interrupt_ed[i].p_td_head = (void *)temp_head;
		}
	}
	for (i = 0; i < 8; i++) {
  407734:	2300      	movs	r3, #0
  407736:	60fb      	str	r3, [r7, #12]
  407738:	e01b      	b.n	407772 <ohci_clear_ed_transfer_status+0xea>
		if (td_general_header ==
					(struct ohci_td_general *)&isochronous_td_head[i]) {
  40773a:	68fb      	ldr	r3, [r7, #12]
  40773c:	015b      	lsls	r3, r3, #5
  40773e:	4a17      	ldr	r2, [pc, #92]	; (40779c <ohci_clear_ed_transfer_status+0x114>)
  407740:	441a      	add	r2, r3
			temp_head &= 0xFFFFFFF0;
			interrupt_ed[i].p_td_head = (void *)temp_head;
		}
	}
	for (i = 0; i < 8; i++) {
		if (td_general_header ==
  407742:	687b      	ldr	r3, [r7, #4]
  407744:	429a      	cmp	r2, r3
  407746:	d111      	bne.n	40776c <ohci_clear_ed_transfer_status+0xe4>
					(struct ohci_td_general *)&isochronous_td_head[i]) {
			temp_head = (uint32_t)isochronous_ed[i].p_td_head;
  407748:	4a15      	ldr	r2, [pc, #84]	; (4077a0 <ohci_clear_ed_transfer_status+0x118>)
  40774a:	68fb      	ldr	r3, [r7, #12]
  40774c:	011b      	lsls	r3, r3, #4
  40774e:	4413      	add	r3, r2
  407750:	3308      	adds	r3, #8
  407752:	681b      	ldr	r3, [r3, #0]
  407754:	60bb      	str	r3, [r7, #8]
			temp_head &= 0xFFFFFFF0;
  407756:	68bb      	ldr	r3, [r7, #8]
  407758:	f023 030f 	bic.w	r3, r3, #15
  40775c:	60bb      	str	r3, [r7, #8]
			isochronous_ed[i].p_td_head = (void *)temp_head;
  40775e:	68ba      	ldr	r2, [r7, #8]
  407760:	490f      	ldr	r1, [pc, #60]	; (4077a0 <ohci_clear_ed_transfer_status+0x118>)
  407762:	68fb      	ldr	r3, [r7, #12]
  407764:	011b      	lsls	r3, r3, #4
  407766:	440b      	add	r3, r1
  407768:	3308      	adds	r3, #8
  40776a:	601a      	str	r2, [r3, #0]
			temp_head = (uint32_t)interrupt_ed[i].p_td_head;
			temp_head &= 0xFFFFFFF0;
			interrupt_ed[i].p_td_head = (void *)temp_head;
		}
	}
	for (i = 0; i < 8; i++) {
  40776c:	68fb      	ldr	r3, [r7, #12]
  40776e:	3301      	adds	r3, #1
  407770:	60fb      	str	r3, [r7, #12]
  407772:	68fb      	ldr	r3, [r7, #12]
  407774:	2b07      	cmp	r3, #7
  407776:	d9e0      	bls.n	40773a <ohci_clear_ed_transfer_status+0xb2>
			temp_head = (uint32_t)isochronous_ed[i].p_td_head;
			temp_head &= 0xFFFFFFF0;
			isochronous_ed[i].p_td_head = (void *)temp_head;
		}
	}
}
  407778:	bf00      	nop
  40777a:	3714      	adds	r7, #20
  40777c:	46bd      	mov	sp, r7
  40777e:	f85d 7b04 	ldr.w	r7, [sp], #4
  407782:	4770      	bx	lr
  407784:	20019810 	.word	0x20019810
  407788:	20019800 	.word	0x20019800
  40778c:	200198c0 	.word	0x200198c0
  407790:	20019830 	.word	0x20019830
  407794:	20019a50 	.word	0x20019a50
  407798:	200199c0 	.word	0x200199c0
  40779c:	20019be0 	.word	0x20019be0
  4077a0:	20019b50 	.word	0x20019b50

004077a4 <ohci_add_td_control>:
 * \param buf_size Length of the data buffer.
 *
 * \return true for success.
 */
bool ohci_add_td_control(enum pid pid, uint8_t *buf, uint16_t buf_size)
{
  4077a4:	b580      	push	{r7, lr}
  4077a6:	b082      	sub	sp, #8
  4077a8:	af00      	add	r7, sp, #0
  4077aa:	4603      	mov	r3, r0
  4077ac:	6039      	str	r1, [r7, #0]
  4077ae:	71fb      	strb	r3, [r7, #7]
  4077b0:	4613      	mov	r3, r2
  4077b2:	80bb      	strh	r3, [r7, #4]
	OHCI->HcControl &= ~HC_CONTROL_CLE;
  4077b4:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  4077b8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4077bc:	685b      	ldr	r3, [r3, #4]
  4077be:	f023 0310 	bic.w	r3, r3, #16
  4077c2:	6053      	str	r3, [r2, #4]

	memset((void *)&control_td_head, 0, sizeof(control_td_head));
  4077c4:	2210      	movs	r2, #16
  4077c6:	2100      	movs	r1, #0
  4077c8:	4838      	ldr	r0, [pc, #224]	; (4078ac <ohci_add_td_control+0x108>)
  4077ca:	4b39      	ldr	r3, [pc, #228]	; (4078b0 <ohci_add_td_control+0x10c>)
  4077cc:	4798      	blx	r3
	memset((void *)&control_td_tail, 0, sizeof(control_td_tail));
  4077ce:	2210      	movs	r2, #16
  4077d0:	2100      	movs	r1, #0
  4077d2:	4838      	ldr	r0, [pc, #224]	; (4078b4 <ohci_add_td_control+0x110>)
  4077d4:	4b36      	ldr	r3, [pc, #216]	; (4078b0 <ohci_add_td_control+0x10c>)
  4077d6:	4798      	blx	r3

	control_td_head.td_info.bBufferRounding = 1;
  4077d8:	4a34      	ldr	r2, [pc, #208]	; (4078ac <ohci_add_td_control+0x108>)
  4077da:	6813      	ldr	r3, [r2, #0]
  4077dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4077e0:	6013      	str	r3, [r2, #0]
	control_td_head.td_info.bDirectionPID = pid;
  4077e2:	79fb      	ldrb	r3, [r7, #7]
  4077e4:	f003 0303 	and.w	r3, r3, #3
  4077e8:	b2d9      	uxtb	r1, r3
  4077ea:	4a30      	ldr	r2, [pc, #192]	; (4078ac <ohci_add_td_control+0x108>)
  4077ec:	6813      	ldr	r3, [r2, #0]
  4077ee:	f361 43d4 	bfi	r3, r1, #19, #2
  4077f2:	6013      	str	r3, [r2, #0]
	control_td_head.td_info.bDelayInterrupt = 0;
  4077f4:	4a2d      	ldr	r2, [pc, #180]	; (4078ac <ohci_add_td_control+0x108>)
  4077f6:	6813      	ldr	r3, [r2, #0]
  4077f8:	f36f 5357 	bfc	r3, #21, #3
  4077fc:	6013      	str	r3, [r2, #0]
	if (pid == TD_PID_SETUP) {
  4077fe:	79fb      	ldrb	r3, [r7, #7]
  407800:	2b00      	cmp	r3, #0
  407802:	d106      	bne.n	407812 <ohci_add_td_control+0x6e>
		control_td_head.td_info.bDataToggle = 2;
  407804:	4a29      	ldr	r2, [pc, #164]	; (4078ac <ohci_add_td_control+0x108>)
  407806:	6813      	ldr	r3, [r2, #0]
  407808:	2102      	movs	r1, #2
  40780a:	f361 6319 	bfi	r3, r1, #24, #2
  40780e:	6013      	str	r3, [r2, #0]
  407810:	e004      	b.n	40781c <ohci_add_td_control+0x78>
	} else {
		control_td_head.td_info.bDataToggle = 3;
  407812:	4a26      	ldr	r2, [pc, #152]	; (4078ac <ohci_add_td_control+0x108>)
  407814:	6813      	ldr	r3, [r2, #0]
  407816:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
  40781a:	6013      	str	r3, [r2, #0]
	}
	control_td_head.td_info.bErrorCount = 0;
  40781c:	4a23      	ldr	r2, [pc, #140]	; (4078ac <ohci_add_td_control+0x108>)
  40781e:	6813      	ldr	r3, [r2, #0]
  407820:	f36f 639b 	bfc	r3, #26, #2
  407824:	6013      	str	r3, [r2, #0]
	control_td_head.td_info.bConditionCode = 0xf;
  407826:	4a21      	ldr	r2, [pc, #132]	; (4078ac <ohci_add_td_control+0x108>)
  407828:	6813      	ldr	r3, [r2, #0]
  40782a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  40782e:	6013      	str	r3, [r2, #0]
	control_td_head.pCurrentBufferPointer= buf;
  407830:	4a1e      	ldr	r2, [pc, #120]	; (4078ac <ohci_add_td_control+0x108>)
  407832:	683b      	ldr	r3, [r7, #0]
  407834:	6053      	str	r3, [r2, #4]
	control_td_head.p_next_td = NULL;
  407836:	4b1d      	ldr	r3, [pc, #116]	; (4078ac <ohci_add_td_control+0x108>)
  407838:	2200      	movs	r2, #0
  40783a:	609a      	str	r2, [r3, #8]
	control_td_head.pBufferEnd = buf + buf_size - 1;
  40783c:	88bb      	ldrh	r3, [r7, #4]
  40783e:	3b01      	subs	r3, #1
  407840:	683a      	ldr	r2, [r7, #0]
  407842:	4413      	add	r3, r2
  407844:	4a19      	ldr	r2, [pc, #100]	; (4078ac <ohci_add_td_control+0x108>)
  407846:	60d3      	str	r3, [r2, #12]

	/* Check the halt status. */
	if ((uint32_t)control_ed.p_td_head & 0x01) {
  407848:	4b1b      	ldr	r3, [pc, #108]	; (4078b8 <ohci_add_td_control+0x114>)
  40784a:	689b      	ldr	r3, [r3, #8]
  40784c:	f003 0301 	and.w	r3, r3, #1
  407850:	2b00      	cmp	r3, #0
  407852:	d001      	beq.n	407858 <ohci_add_td_control+0xb4>
		return false;
  407854:	2300      	movs	r3, #0
  407856:	e024      	b.n	4078a2 <ohci_add_td_control+0xfe>
	}

	control_ed.p_td_head = (void *)&control_td_head;
  407858:	4b17      	ldr	r3, [pc, #92]	; (4078b8 <ohci_add_td_control+0x114>)
  40785a:	4a14      	ldr	r2, [pc, #80]	; (4078ac <ohci_add_td_control+0x108>)
  40785c:	609a      	str	r2, [r3, #8]
	control_ed.p_td_tail = NULL;
  40785e:	4b16      	ldr	r3, [pc, #88]	; (4078b8 <ohci_add_td_control+0x114>)
  407860:	2200      	movs	r2, #0
  407862:	605a      	str	r2, [r3, #4]

	OHCI->HcCommandStatus = HC_COMMANDSTATUS_CLF;
  407864:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407868:	2202      	movs	r2, #2
  40786a:	609a      	str	r2, [r3, #8]
	OHCI->HcControl |= HC_CONTROL_CLE;
  40786c:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407870:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407874:	685b      	ldr	r3, [r3, #4]
  407876:	f043 0310 	orr.w	r3, r3, #16
  40787a:	6053      	str	r3, [r2, #4]

	/* Wait for transfer done. */
	do {
		p_td_head = ((uint32_t)(control_ed.p_td_head)) & 0xFFFFFFF0;
  40787c:	4b0e      	ldr	r3, [pc, #56]	; (4078b8 <ohci_add_td_control+0x114>)
  40787e:	689b      	ldr	r3, [r3, #8]
  407880:	f023 030f 	bic.w	r3, r3, #15
  407884:	4a0d      	ldr	r2, [pc, #52]	; (4078bc <ohci_add_td_control+0x118>)
  407886:	6013      	str	r3, [r2, #0]
		p_td_tail = ((uint32_t)(control_ed.p_td_tail)) & 0xFFFFFFF0;
  407888:	4b0b      	ldr	r3, [pc, #44]	; (4078b8 <ohci_add_td_control+0x114>)
  40788a:	685b      	ldr	r3, [r3, #4]
  40788c:	f023 030f 	bic.w	r3, r3, #15
  407890:	4a0b      	ldr	r2, [pc, #44]	; (4078c0 <ohci_add_td_control+0x11c>)
  407892:	6013      	str	r3, [r2, #0]
	} while(p_td_head != p_td_tail);
  407894:	4b09      	ldr	r3, [pc, #36]	; (4078bc <ohci_add_td_control+0x118>)
  407896:	681a      	ldr	r2, [r3, #0]
  407898:	4b09      	ldr	r3, [pc, #36]	; (4078c0 <ohci_add_td_control+0x11c>)
  40789a:	681b      	ldr	r3, [r3, #0]
  40789c:	429a      	cmp	r2, r3
  40789e:	d1ed      	bne.n	40787c <ohci_add_td_control+0xd8>

	return true;
  4078a0:	2301      	movs	r3, #1
}
  4078a2:	4618      	mov	r0, r3
  4078a4:	3708      	adds	r7, #8
  4078a6:	46bd      	mov	sp, r7
  4078a8:	bd80      	pop	{r7, pc}
  4078aa:	bf00      	nop
  4078ac:	20019810 	.word	0x20019810
  4078b0:	0040adc1 	.word	0x0040adc1
  4078b4:	20019820 	.word	0x20019820
  4078b8:	20019800 	.word	0x20019800
  4078bc:	20019e08 	.word	0x20019e08
  4078c0:	20019e0c 	.word	0x20019e0c

004078c4 <ohci_add_td_non_control>:
 *
 * \return true for success.
 */
bool ohci_add_td_non_control(uint8_t ep_number, uint8_t *buf,
		uint32_t buf_size, struct ohci_td_general **td_general_header)
{
  4078c4:	b580      	push	{r7, lr}
  4078c6:	b088      	sub	sp, #32
  4078c8:	af00      	add	r7, sp, #0
  4078ca:	60b9      	str	r1, [r7, #8]
  4078cc:	607a      	str	r2, [r7, #4]
  4078ce:	603b      	str	r3, [r7, #0]
  4078d0:	4603      	mov	r3, r0
  4078d2:	73fb      	strb	r3, [r7, #15]
	struct ohci_ed *ed_header;
	uint32_t i;
	uint8_t ep_dir;

	if (ep_number & 0x80) {
  4078d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4078d8:	2b00      	cmp	r3, #0
  4078da:	da02      	bge.n	4078e2 <ohci_add_td_non_control+0x1e>
		ep_dir = 2;
  4078dc:	2302      	movs	r3, #2
  4078de:	75fb      	strb	r3, [r7, #23]
  4078e0:	e001      	b.n	4078e6 <ohci_add_td_non_control+0x22>
	} else {
		ep_dir = 1;
  4078e2:	2301      	movs	r3, #1
  4078e4:	75fb      	strb	r3, [r7, #23]
	}
	ep_number = ep_number & 0xF;
  4078e6:	7bfb      	ldrb	r3, [r7, #15]
  4078e8:	f003 030f 	and.w	r3, r3, #15
  4078ec:	73fb      	strb	r3, [r7, #15]

	/* Bulk endpoints. */
	i = 0;
  4078ee:	2300      	movs	r3, #0
  4078f0:	61bb      	str	r3, [r7, #24]
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
  4078f2:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  4078f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4078f8:	61fb      	str	r3, [r7, #28]
	while (ed_header != NULL) {
  4078fa:	e0c7      	b.n	407a8c <ohci_add_td_non_control+0x1c8>
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  4078fc:	69fb      	ldr	r3, [r7, #28]
  4078fe:	881b      	ldrh	r3, [r3, #0]
  407900:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407904:	b2db      	uxtb	r3, r3
  407906:	461a      	mov	r2, r3
  407908:	7bfb      	ldrb	r3, [r7, #15]
  40790a:	429a      	cmp	r2, r3
  40790c:	f040 80b8 	bne.w	407a80 <ohci_add_td_non_control+0x1bc>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
  407910:	69fb      	ldr	r3, [r7, #28]
  407912:	785b      	ldrb	r3, [r3, #1]
  407914:	f3c3 03c1 	ubfx	r3, r3, #3, #2
  407918:	b2db      	uxtb	r3, r3
  40791a:	461a      	mov	r2, r3
  40791c:	7dfb      	ldrb	r3, [r7, #23]

	/* Bulk endpoints. */
	i = 0;
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
	while (ed_header != NULL) {
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  40791e:	429a      	cmp	r2, r3
  407920:	f040 80ae 	bne.w	407a80 <ohci_add_td_non_control+0x1bc>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			/* Wait for transfer done. */
			do {
				p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  407924:	69fb      	ldr	r3, [r7, #28]
  407926:	689b      	ldr	r3, [r3, #8]
  407928:	f023 030f 	bic.w	r3, r3, #15
  40792c:	4a5b      	ldr	r2, [pc, #364]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  40792e:	6013      	str	r3, [r2, #0]
				p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  407930:	69fb      	ldr	r3, [r7, #28]
  407932:	685b      	ldr	r3, [r3, #4]
  407934:	f023 030f 	bic.w	r3, r3, #15
  407938:	4a59      	ldr	r2, [pc, #356]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  40793a:	6013      	str	r3, [r2, #0]
			} while(p_td_head != p_td_tail);
  40793c:	4b57      	ldr	r3, [pc, #348]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  40793e:	681a      	ldr	r2, [r3, #0]
  407940:	4b57      	ldr	r3, [pc, #348]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  407942:	681b      	ldr	r3, [r3, #0]
  407944:	429a      	cmp	r2, r3
  407946:	d1ed      	bne.n	407924 <ohci_add_td_non_control+0x60>

			memset((void *)&bulk_td_head[i], 0, sizeof(bulk_td_head[i]));
  407948:	69bb      	ldr	r3, [r7, #24]
  40794a:	011b      	lsls	r3, r3, #4
  40794c:	4a55      	ldr	r2, [pc, #340]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  40794e:	4413      	add	r3, r2
  407950:	2210      	movs	r2, #16
  407952:	2100      	movs	r1, #0
  407954:	4618      	mov	r0, r3
  407956:	4b54      	ldr	r3, [pc, #336]	; (407aa8 <ohci_add_td_non_control+0x1e4>)
  407958:	4798      	blx	r3
			memset((void *)&bulk_td_tail[i], 0, sizeof(bulk_td_tail[i]));
  40795a:	69bb      	ldr	r3, [r7, #24]
  40795c:	011b      	lsls	r3, r3, #4
  40795e:	4a53      	ldr	r2, [pc, #332]	; (407aac <ohci_add_td_non_control+0x1e8>)
  407960:	4413      	add	r3, r2
  407962:	2210      	movs	r2, #16
  407964:	2100      	movs	r1, #0
  407966:	4618      	mov	r0, r3
  407968:	4b4f      	ldr	r3, [pc, #316]	; (407aa8 <ohci_add_td_non_control+0x1e4>)
  40796a:	4798      	blx	r3

			bulk_td_head[i].td_info.bBufferRounding = 1;
  40796c:	4a4d      	ldr	r2, [pc, #308]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  40796e:	69bb      	ldr	r3, [r7, #24]
  407970:	011b      	lsls	r3, r3, #4
  407972:	441a      	add	r2, r3
  407974:	6813      	ldr	r3, [r2, #0]
  407976:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40797a:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].td_info.bDirectionPID = 3;
  40797c:	4a49      	ldr	r2, [pc, #292]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  40797e:	69bb      	ldr	r3, [r7, #24]
  407980:	011b      	lsls	r3, r3, #4
  407982:	441a      	add	r2, r3
  407984:	6813      	ldr	r3, [r2, #0]
  407986:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
  40798a:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].td_info.bDelayInterrupt = 0;
  40798c:	4a45      	ldr	r2, [pc, #276]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  40798e:	69bb      	ldr	r3, [r7, #24]
  407990:	011b      	lsls	r3, r3, #4
  407992:	441a      	add	r2, r3
  407994:	6813      	ldr	r3, [r2, #0]
  407996:	f36f 5357 	bfc	r3, #21, #3
  40799a:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].td_info.bDataToggle = 0;
  40799c:	4a41      	ldr	r2, [pc, #260]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  40799e:	69bb      	ldr	r3, [r7, #24]
  4079a0:	011b      	lsls	r3, r3, #4
  4079a2:	441a      	add	r2, r3
  4079a4:	6813      	ldr	r3, [r2, #0]
  4079a6:	f36f 6319 	bfc	r3, #24, #2
  4079aa:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].td_info.bErrorCount = 0;
  4079ac:	4a3d      	ldr	r2, [pc, #244]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  4079ae:	69bb      	ldr	r3, [r7, #24]
  4079b0:	011b      	lsls	r3, r3, #4
  4079b2:	441a      	add	r2, r3
  4079b4:	6813      	ldr	r3, [r2, #0]
  4079b6:	f36f 639b 	bfc	r3, #26, #2
  4079ba:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].td_info.bConditionCode = 0;
  4079bc:	4a39      	ldr	r2, [pc, #228]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  4079be:	69bb      	ldr	r3, [r7, #24]
  4079c0:	011b      	lsls	r3, r3, #4
  4079c2:	441a      	add	r2, r3
  4079c4:	6813      	ldr	r3, [r2, #0]
  4079c6:	f36f 731f 	bfc	r3, #28, #4
  4079ca:	6013      	str	r3, [r2, #0]
			bulk_td_head[i].pCurrentBufferPointer= buf;
  4079cc:	4a35      	ldr	r2, [pc, #212]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  4079ce:	69bb      	ldr	r3, [r7, #24]
  4079d0:	011b      	lsls	r3, r3, #4
  4079d2:	4413      	add	r3, r2
  4079d4:	3304      	adds	r3, #4
  4079d6:	68ba      	ldr	r2, [r7, #8]
  4079d8:	601a      	str	r2, [r3, #0]
			bulk_td_head[i].p_next_td = NULL;
  4079da:	4a32      	ldr	r2, [pc, #200]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  4079dc:	69bb      	ldr	r3, [r7, #24]
  4079de:	011b      	lsls	r3, r3, #4
  4079e0:	4413      	add	r3, r2
  4079e2:	3308      	adds	r3, #8
  4079e4:	2200      	movs	r2, #0
  4079e6:	601a      	str	r2, [r3, #0]
			bulk_td_head[i].pBufferEnd = buf + buf_size - 1;
  4079e8:	687b      	ldr	r3, [r7, #4]
  4079ea:	3b01      	subs	r3, #1
  4079ec:	68ba      	ldr	r2, [r7, #8]
  4079ee:	441a      	add	r2, r3
  4079f0:	492c      	ldr	r1, [pc, #176]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  4079f2:	69bb      	ldr	r3, [r7, #24]
  4079f4:	011b      	lsls	r3, r3, #4
  4079f6:	440b      	add	r3, r1
  4079f8:	330c      	adds	r3, #12
  4079fa:	601a      	str	r2, [r3, #0]

			/* Check the halt status. */
			if ((uint32_t)ed_header->p_td_head & 0x01) {
  4079fc:	69fb      	ldr	r3, [r7, #28]
  4079fe:	689b      	ldr	r3, [r3, #8]
  407a00:	f003 0301 	and.w	r3, r3, #1
  407a04:	2b00      	cmp	r3, #0
  407a06:	d001      	beq.n	407a0c <ohci_add_td_non_control+0x148>
				return false;
  407a08:	2300      	movs	r3, #0
  407a0a:	e1dc      	b.n	407dc6 <ohci_add_td_non_control+0x502>
			}

			p_td_head = (uint32_t)(&bulk_td_head[i]);
  407a0c:	69bb      	ldr	r3, [r7, #24]
  407a0e:	011b      	lsls	r3, r3, #4
  407a10:	4a24      	ldr	r2, [pc, #144]	; (407aa4 <ohci_add_td_non_control+0x1e0>)
  407a12:	4413      	add	r3, r2
  407a14:	461a      	mov	r2, r3
  407a16:	4b21      	ldr	r3, [pc, #132]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a18:	601a      	str	r2, [r3, #0]
			p_td_head &= 0xFFFFFFF0;
  407a1a:	4b20      	ldr	r3, [pc, #128]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a1c:	681b      	ldr	r3, [r3, #0]
  407a1e:	f023 030f 	bic.w	r3, r3, #15
  407a22:	4a1e      	ldr	r2, [pc, #120]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a24:	6013      	str	r3, [r2, #0]
			*td_general_header = (struct ohci_td_general *)p_td_head;
  407a26:	4b1d      	ldr	r3, [pc, #116]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a28:	681b      	ldr	r3, [r3, #0]
  407a2a:	461a      	mov	r2, r3
  407a2c:	683b      	ldr	r3, [r7, #0]
  407a2e:	601a      	str	r2, [r3, #0]
			p_td_tail = (uint32_t)(ed_header->p_td_head);
  407a30:	69fb      	ldr	r3, [r7, #28]
  407a32:	689b      	ldr	r3, [r3, #8]
  407a34:	461a      	mov	r2, r3
  407a36:	4b1a      	ldr	r3, [pc, #104]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  407a38:	601a      	str	r2, [r3, #0]
			p_td_tail &= 0x0000000F;
  407a3a:	4b19      	ldr	r3, [pc, #100]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  407a3c:	681b      	ldr	r3, [r3, #0]
  407a3e:	f003 030f 	and.w	r3, r3, #15
  407a42:	4a17      	ldr	r2, [pc, #92]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  407a44:	6013      	str	r3, [r2, #0]
			p_td_head |= p_td_tail;
  407a46:	4b16      	ldr	r3, [pc, #88]	; (407aa0 <ohci_add_td_non_control+0x1dc>)
  407a48:	681a      	ldr	r2, [r3, #0]
  407a4a:	4b14      	ldr	r3, [pc, #80]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a4c:	681b      	ldr	r3, [r3, #0]
  407a4e:	4313      	orrs	r3, r2
  407a50:	4a12      	ldr	r2, [pc, #72]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a52:	6013      	str	r3, [r2, #0]

			ed_header->p_td_head = (void *)p_td_head;
  407a54:	4b11      	ldr	r3, [pc, #68]	; (407a9c <ohci_add_td_non_control+0x1d8>)
  407a56:	681b      	ldr	r3, [r3, #0]
  407a58:	461a      	mov	r2, r3
  407a5a:	69fb      	ldr	r3, [r7, #28]
  407a5c:	609a      	str	r2, [r3, #8]
			ed_header->p_td_tail = NULL;
  407a5e:	69fb      	ldr	r3, [r7, #28]
  407a60:	2200      	movs	r2, #0
  407a62:	605a      	str	r2, [r3, #4]

			OHCI->HcCommandStatus = HC_COMMANDSTATUS_BLF;
  407a64:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407a68:	2204      	movs	r2, #4
  407a6a:	609a      	str	r2, [r3, #8]
			OHCI->HcControl |= HC_CONTROL_BLE;
  407a6c:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407a70:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407a74:	685b      	ldr	r3, [r3, #4]
  407a76:	f043 0320 	orr.w	r3, r3, #32
  407a7a:	6053      	str	r3, [r2, #4]
				
			return true;
  407a7c:	2301      	movs	r3, #1
  407a7e:	e1a2      	b.n	407dc6 <ohci_add_td_non_control+0x502>
		} else {
			ed_header = ed_header->p_next_ed;
  407a80:	69fb      	ldr	r3, [r7, #28]
  407a82:	68db      	ldr	r3, [r3, #12]
  407a84:	61fb      	str	r3, [r7, #28]
			i++;
  407a86:	69bb      	ldr	r3, [r7, #24]
  407a88:	3301      	adds	r3, #1
  407a8a:	61bb      	str	r3, [r7, #24]
	ep_number = ep_number & 0xF;

	/* Bulk endpoints. */
	i = 0;
	ed_header = (struct ohci_ed *)OHCI->HcBulkHeadED;
	while (ed_header != NULL) {
  407a8c:	69fb      	ldr	r3, [r7, #28]
  407a8e:	2b00      	cmp	r3, #0
  407a90:	f47f af34 	bne.w	4078fc <ohci_add_td_non_control+0x38>
			i++;
		}
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
  407a94:	2300      	movs	r3, #0
  407a96:	61bb      	str	r3, [r7, #24]
  407a98:	e190      	b.n	407dbc <ohci_add_td_non_control+0x4f8>
  407a9a:	bf00      	nop
  407a9c:	20019e08 	.word	0x20019e08
  407aa0:	20019e0c 	.word	0x20019e0c
  407aa4:	200198c0 	.word	0x200198c0
  407aa8:	0040adc1 	.word	0x0040adc1
  407aac:	20019940 	.word	0x20019940
		ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
  407ab0:	4a71      	ldr	r2, [pc, #452]	; (407c78 <ohci_add_td_non_control+0x3b4>)
  407ab2:	69bb      	ldr	r3, [r7, #24]
  407ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  407ab8:	61fb      	str	r3, [r7, #28]
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  407aba:	69fb      	ldr	r3, [r7, #28]
  407abc:	881b      	ldrh	r3, [r3, #0]
  407abe:	f3c3 13c3 	ubfx	r3, r3, #7, #4
  407ac2:	b2db      	uxtb	r3, r3
  407ac4:	461a      	mov	r2, r3
  407ac6:	7bfb      	ldrb	r3, [r7, #15]
  407ac8:	429a      	cmp	r2, r3
  407aca:	f040 8174 	bne.w	407db6 <ohci_add_td_non_control+0x4f2>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
  407ace:	69fb      	ldr	r3, [r7, #28]
  407ad0:	785b      	ldrb	r3, [r3, #1]
  407ad2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
  407ad6:	b2db      	uxtb	r3, r3
  407ad8:	461a      	mov	r2, r3
  407ada:	7dfb      	ldrb	r3, [r7, #23]
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
		ed_header = (struct ohci_ed *)hcca.InterruptTable[i];
		if ((ed_header->ed_info.ed_info_s.bEndpointNumber == ep_number) &&
  407adc:	429a      	cmp	r2, r3
  407ade:	f040 816a 	bne.w	407db6 <ohci_add_td_non_control+0x4f2>
				(ed_header->ed_info.ed_info_s.bDirection == ep_dir)) {
			if (ed_header->ed_info.ed_info_s.bFormat == 0) {
  407ae2:	69fb      	ldr	r3, [r7, #28]
  407ae4:	785b      	ldrb	r3, [r3, #1]
  407ae6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  407aea:	b2db      	uxtb	r3, r3
  407aec:	2b00      	cmp	r3, #0
  407aee:	f040 80cf 	bne.w	407c90 <ohci_add_td_non_control+0x3cc>
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  407af2:	69fb      	ldr	r3, [r7, #28]
  407af4:	689b      	ldr	r3, [r3, #8]
  407af6:	f023 030f 	bic.w	r3, r3, #15
  407afa:	4a60      	ldr	r2, [pc, #384]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407afc:	6013      	str	r3, [r2, #0]
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  407afe:	69fb      	ldr	r3, [r7, #28]
  407b00:	685b      	ldr	r3, [r3, #4]
  407b02:	f023 030f 	bic.w	r3, r3, #15
  407b06:	4a5e      	ldr	r2, [pc, #376]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407b08:	6013      	str	r3, [r2, #0]
				} while(p_td_head != p_td_tail);
  407b0a:	4b5c      	ldr	r3, [pc, #368]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407b0c:	681a      	ldr	r2, [r3, #0]
  407b0e:	4b5c      	ldr	r3, [pc, #368]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407b10:	681b      	ldr	r3, [r3, #0]
  407b12:	429a      	cmp	r2, r3
  407b14:	d1ed      	bne.n	407af2 <ohci_add_td_non_control+0x22e>

				OHCI->HcControl &= ~HC_CONTROL_PLE;
  407b16:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407b1a:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407b1e:	685b      	ldr	r3, [r3, #4]
  407b20:	f023 0304 	bic.w	r3, r3, #4
  407b24:	6053      	str	r3, [r2, #4]
				OHCI->HcControl &= ~HC_CONTROL_IE;
  407b26:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407b2a:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407b2e:	685b      	ldr	r3, [r3, #4]
  407b30:	f023 0308 	bic.w	r3, r3, #8
  407b34:	6053      	str	r3, [r2, #4]
				
				memset((void *)&interrupt_td_head[i], 0, sizeof(interrupt_td_head[i]));
  407b36:	69bb      	ldr	r3, [r7, #24]
  407b38:	011b      	lsls	r3, r3, #4
  407b3a:	4a52      	ldr	r2, [pc, #328]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b3c:	4413      	add	r3, r2
  407b3e:	2210      	movs	r2, #16
  407b40:	2100      	movs	r1, #0
  407b42:	4618      	mov	r0, r3
  407b44:	4b50      	ldr	r3, [pc, #320]	; (407c88 <ohci_add_td_non_control+0x3c4>)
  407b46:	4798      	blx	r3
				memset((void *)&interrupt_td_tail[i], 0, sizeof(interrupt_td_tail[i]));
  407b48:	69bb      	ldr	r3, [r7, #24]
  407b4a:	011b      	lsls	r3, r3, #4
  407b4c:	4a4f      	ldr	r2, [pc, #316]	; (407c8c <ohci_add_td_non_control+0x3c8>)
  407b4e:	4413      	add	r3, r2
  407b50:	2210      	movs	r2, #16
  407b52:	2100      	movs	r1, #0
  407b54:	4618      	mov	r0, r3
  407b56:	4b4c      	ldr	r3, [pc, #304]	; (407c88 <ohci_add_td_non_control+0x3c4>)
  407b58:	4798      	blx	r3

				interrupt_td_head[i].td_info.bBufferRounding = 1;
  407b5a:	4a4a      	ldr	r2, [pc, #296]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b5c:	69bb      	ldr	r3, [r7, #24]
  407b5e:	011b      	lsls	r3, r3, #4
  407b60:	441a      	add	r2, r3
  407b62:	6813      	ldr	r3, [r2, #0]
  407b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  407b68:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].td_info.bDirectionPID = 3;
  407b6a:	4a46      	ldr	r2, [pc, #280]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b6c:	69bb      	ldr	r3, [r7, #24]
  407b6e:	011b      	lsls	r3, r3, #4
  407b70:	441a      	add	r2, r3
  407b72:	6813      	ldr	r3, [r2, #0]
  407b74:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
  407b78:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].td_info.bDelayInterrupt = 0;
  407b7a:	4a42      	ldr	r2, [pc, #264]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b7c:	69bb      	ldr	r3, [r7, #24]
  407b7e:	011b      	lsls	r3, r3, #4
  407b80:	441a      	add	r2, r3
  407b82:	6813      	ldr	r3, [r2, #0]
  407b84:	f36f 5357 	bfc	r3, #21, #3
  407b88:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].td_info.bDataToggle = 0;
  407b8a:	4a3e      	ldr	r2, [pc, #248]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b8c:	69bb      	ldr	r3, [r7, #24]
  407b8e:	011b      	lsls	r3, r3, #4
  407b90:	441a      	add	r2, r3
  407b92:	6813      	ldr	r3, [r2, #0]
  407b94:	f36f 6319 	bfc	r3, #24, #2
  407b98:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].td_info.bErrorCount = 0;
  407b9a:	4a3a      	ldr	r2, [pc, #232]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407b9c:	69bb      	ldr	r3, [r7, #24]
  407b9e:	011b      	lsls	r3, r3, #4
  407ba0:	441a      	add	r2, r3
  407ba2:	6813      	ldr	r3, [r2, #0]
  407ba4:	f36f 639b 	bfc	r3, #26, #2
  407ba8:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].td_info.bConditionCode = 0;
  407baa:	4a36      	ldr	r2, [pc, #216]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407bac:	69bb      	ldr	r3, [r7, #24]
  407bae:	011b      	lsls	r3, r3, #4
  407bb0:	441a      	add	r2, r3
  407bb2:	6813      	ldr	r3, [r2, #0]
  407bb4:	f36f 731f 	bfc	r3, #28, #4
  407bb8:	6013      	str	r3, [r2, #0]
				interrupt_td_head[i].pCurrentBufferPointer= buf;
  407bba:	4a32      	ldr	r2, [pc, #200]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407bbc:	69bb      	ldr	r3, [r7, #24]
  407bbe:	011b      	lsls	r3, r3, #4
  407bc0:	4413      	add	r3, r2
  407bc2:	3304      	adds	r3, #4
  407bc4:	68ba      	ldr	r2, [r7, #8]
  407bc6:	601a      	str	r2, [r3, #0]
				interrupt_td_head[i].p_next_td = NULL;
  407bc8:	4a2e      	ldr	r2, [pc, #184]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407bca:	69bb      	ldr	r3, [r7, #24]
  407bcc:	011b      	lsls	r3, r3, #4
  407bce:	4413      	add	r3, r2
  407bd0:	3308      	adds	r3, #8
  407bd2:	2200      	movs	r2, #0
  407bd4:	601a      	str	r2, [r3, #0]
				interrupt_td_head[i].pBufferEnd = buf + buf_size - 1;
  407bd6:	687b      	ldr	r3, [r7, #4]
  407bd8:	3b01      	subs	r3, #1
  407bda:	68ba      	ldr	r2, [r7, #8]
  407bdc:	441a      	add	r2, r3
  407bde:	4929      	ldr	r1, [pc, #164]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407be0:	69bb      	ldr	r3, [r7, #24]
  407be2:	011b      	lsls	r3, r3, #4
  407be4:	440b      	add	r3, r1
  407be6:	330c      	adds	r3, #12
  407be8:	601a      	str	r2, [r3, #0]

				/* Check the halt status. */
				if ((uint32_t)ed_header->p_td_head & 0x01) {
  407bea:	69fb      	ldr	r3, [r7, #28]
  407bec:	689b      	ldr	r3, [r3, #8]
  407bee:	f003 0301 	and.w	r3, r3, #1
  407bf2:	2b00      	cmp	r3, #0
  407bf4:	d001      	beq.n	407bfa <ohci_add_td_non_control+0x336>
					return false;
  407bf6:	2300      	movs	r3, #0
  407bf8:	e0e5      	b.n	407dc6 <ohci_add_td_non_control+0x502>
				}

				p_td_head = (uint32_t)(&interrupt_td_head[i]);
  407bfa:	69bb      	ldr	r3, [r7, #24]
  407bfc:	011b      	lsls	r3, r3, #4
  407bfe:	4a21      	ldr	r2, [pc, #132]	; (407c84 <ohci_add_td_non_control+0x3c0>)
  407c00:	4413      	add	r3, r2
  407c02:	461a      	mov	r2, r3
  407c04:	4b1d      	ldr	r3, [pc, #116]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c06:	601a      	str	r2, [r3, #0]
				p_td_head &= 0xFFFFFFF0;
  407c08:	4b1c      	ldr	r3, [pc, #112]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c0a:	681b      	ldr	r3, [r3, #0]
  407c0c:	f023 030f 	bic.w	r3, r3, #15
  407c10:	4a1a      	ldr	r2, [pc, #104]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c12:	6013      	str	r3, [r2, #0]
				*td_general_header = (struct ohci_td_general *)p_td_head;
  407c14:	4b19      	ldr	r3, [pc, #100]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c16:	681b      	ldr	r3, [r3, #0]
  407c18:	461a      	mov	r2, r3
  407c1a:	683b      	ldr	r3, [r7, #0]
  407c1c:	601a      	str	r2, [r3, #0]
				p_td_tail = (uint32_t)(ed_header->p_td_head);
  407c1e:	69fb      	ldr	r3, [r7, #28]
  407c20:	689b      	ldr	r3, [r3, #8]
  407c22:	461a      	mov	r2, r3
  407c24:	4b16      	ldr	r3, [pc, #88]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407c26:	601a      	str	r2, [r3, #0]
				p_td_tail &= 0x0000000F;
  407c28:	4b15      	ldr	r3, [pc, #84]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407c2a:	681b      	ldr	r3, [r3, #0]
  407c2c:	f003 030f 	and.w	r3, r3, #15
  407c30:	4a13      	ldr	r2, [pc, #76]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407c32:	6013      	str	r3, [r2, #0]
				p_td_head |= p_td_tail;
  407c34:	4b12      	ldr	r3, [pc, #72]	; (407c80 <ohci_add_td_non_control+0x3bc>)
  407c36:	681a      	ldr	r2, [r3, #0]
  407c38:	4b10      	ldr	r3, [pc, #64]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c3a:	681b      	ldr	r3, [r3, #0]
  407c3c:	4313      	orrs	r3, r2
  407c3e:	4a0f      	ldr	r2, [pc, #60]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c40:	6013      	str	r3, [r2, #0]
				ed_header->p_td_head = (void *)p_td_head;
  407c42:	4b0e      	ldr	r3, [pc, #56]	; (407c7c <ohci_add_td_non_control+0x3b8>)
  407c44:	681b      	ldr	r3, [r3, #0]
  407c46:	461a      	mov	r2, r3
  407c48:	69fb      	ldr	r3, [r7, #28]
  407c4a:	609a      	str	r2, [r3, #8]
				ed_header->p_td_tail = NULL;
  407c4c:	69fb      	ldr	r3, [r7, #28]
  407c4e:	2200      	movs	r2, #0
  407c50:	605a      	str	r2, [r3, #4]

				OHCI->HcControl |= HC_CONTROL_PLE;
  407c52:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407c56:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407c5a:	685b      	ldr	r3, [r3, #4]
  407c5c:	f043 0304 	orr.w	r3, r3, #4
  407c60:	6053      	str	r3, [r2, #4]
				OHCI->HcControl |= HC_CONTROL_IE;
  407c62:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407c66:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407c6a:	685b      	ldr	r3, [r3, #4]
  407c6c:	f043 0308 	orr.w	r3, r3, #8
  407c70:	6053      	str	r3, [r2, #4]

				return true;
  407c72:	2301      	movs	r3, #1
  407c74:	e0a7      	b.n	407dc6 <ohci_add_td_non_control+0x502>
  407c76:	bf00      	nop
  407c78:	20019700 	.word	0x20019700
  407c7c:	20019e08 	.word	0x20019e08
  407c80:	20019e0c 	.word	0x20019e0c
  407c84:	20019a50 	.word	0x20019a50
  407c88:	0040adc1 	.word	0x0040adc1
  407c8c:	20019ad0 	.word	0x20019ad0
			} else {
				/* Wait for transfer done. */
				do {
					p_td_head = ((uint32_t)(ed_header->p_td_head)) & 0xFFFFFFF0;
  407c90:	69fb      	ldr	r3, [r7, #28]
  407c92:	689b      	ldr	r3, [r3, #8]
  407c94:	f023 030f 	bic.w	r3, r3, #15
  407c98:	4a4d      	ldr	r2, [pc, #308]	; (407dd0 <ohci_add_td_non_control+0x50c>)
  407c9a:	6013      	str	r3, [r2, #0]
					p_td_tail = ((uint32_t)(ed_header->p_td_tail)) & 0xFFFFFFF0;
  407c9c:	69fb      	ldr	r3, [r7, #28]
  407c9e:	685b      	ldr	r3, [r3, #4]
  407ca0:	f023 030f 	bic.w	r3, r3, #15
  407ca4:	4a4b      	ldr	r2, [pc, #300]	; (407dd4 <ohci_add_td_non_control+0x510>)
  407ca6:	6013      	str	r3, [r2, #0]
				} while(p_td_head != p_td_tail);
  407ca8:	4b49      	ldr	r3, [pc, #292]	; (407dd0 <ohci_add_td_non_control+0x50c>)
  407caa:	681a      	ldr	r2, [r3, #0]
  407cac:	4b49      	ldr	r3, [pc, #292]	; (407dd4 <ohci_add_td_non_control+0x510>)
  407cae:	681b      	ldr	r3, [r3, #0]
  407cb0:	429a      	cmp	r2, r3
  407cb2:	d1ed      	bne.n	407c90 <ohci_add_td_non_control+0x3cc>

				OHCI->HcControl &= ~HC_CONTROL_PLE;
  407cb4:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407cb8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407cbc:	685b      	ldr	r3, [r3, #4]
  407cbe:	f023 0304 	bic.w	r3, r3, #4
  407cc2:	6053      	str	r3, [r2, #4]
				OHCI->HcControl &= ~HC_CONTROL_IE;
  407cc4:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407cc8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407ccc:	685b      	ldr	r3, [r3, #4]
  407cce:	f023 0308 	bic.w	r3, r3, #8
  407cd2:	6053      	str	r3, [r2, #4]
				
				memset((void *)&isochronous_td_head[i], 0, sizeof(isochronous_td_head[i]));
  407cd4:	69bb      	ldr	r3, [r7, #24]
  407cd6:	015b      	lsls	r3, r3, #5
  407cd8:	4a3f      	ldr	r2, [pc, #252]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407cda:	4413      	add	r3, r2
  407cdc:	2220      	movs	r2, #32
  407cde:	2100      	movs	r1, #0
  407ce0:	4618      	mov	r0, r3
  407ce2:	4b3e      	ldr	r3, [pc, #248]	; (407ddc <ohci_add_td_non_control+0x518>)
  407ce4:	4798      	blx	r3
				memset((void *)&isochronous_td_tail[i], 0, sizeof(isochronous_td_tail[i]));
  407ce6:	69bb      	ldr	r3, [r7, #24]
  407ce8:	015b      	lsls	r3, r3, #5
  407cea:	4a3d      	ldr	r2, [pc, #244]	; (407de0 <ohci_add_td_non_control+0x51c>)
  407cec:	4413      	add	r3, r2
  407cee:	2220      	movs	r2, #32
  407cf0:	2100      	movs	r1, #0
  407cf2:	4618      	mov	r0, r3
  407cf4:	4b39      	ldr	r3, [pc, #228]	; (407ddc <ohci_add_td_non_control+0x518>)
  407cf6:	4798      	blx	r3

				/* Start after 3 frame. */
				isochronous_td_head[i].td_info.bStartingFrame = ohci_get_frame_number() + 3;
  407cf8:	4b3a      	ldr	r3, [pc, #232]	; (407de4 <ohci_add_td_non_control+0x520>)
  407cfa:	4798      	blx	r3
  407cfc:	4603      	mov	r3, r0
  407cfe:	3303      	adds	r3, #3
  407d00:	b299      	uxth	r1, r3
  407d02:	4a35      	ldr	r2, [pc, #212]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d04:	69bb      	ldr	r3, [r7, #24]
  407d06:	015b      	lsls	r3, r3, #5
  407d08:	441a      	add	r2, r3
  407d0a:	6813      	ldr	r3, [r2, #0]
  407d0c:	f361 030f 	bfi	r3, r1, #0, #16
  407d10:	6013      	str	r3, [r2, #0]
				isochronous_td_head[i].td_info.bDelayInterrupt = 0;
  407d12:	4a31      	ldr	r2, [pc, #196]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d14:	69bb      	ldr	r3, [r7, #24]
  407d16:	015b      	lsls	r3, r3, #5
  407d18:	441a      	add	r2, r3
  407d1a:	6813      	ldr	r3, [r2, #0]
  407d1c:	f36f 5357 	bfc	r3, #21, #3
  407d20:	6013      	str	r3, [r2, #0]
				isochronous_td_head[i].td_info.FrameCount = 0;				// one frame transaction
  407d22:	4a2d      	ldr	r2, [pc, #180]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d24:	69bb      	ldr	r3, [r7, #24]
  407d26:	015b      	lsls	r3, r3, #5
  407d28:	441a      	add	r2, r3
  407d2a:	6813      	ldr	r3, [r2, #0]
  407d2c:	f36f 631a 	bfc	r3, #24, #3
  407d30:	6013      	str	r3, [r2, #0]
				isochronous_td_head[i].td_info.bConditionCode = 0;
  407d32:	4a29      	ldr	r2, [pc, #164]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d34:	69bb      	ldr	r3, [r7, #24]
  407d36:	015b      	lsls	r3, r3, #5
  407d38:	441a      	add	r2, r3
  407d3a:	6813      	ldr	r3, [r2, #0]
  407d3c:	f36f 731f 	bfc	r3, #28, #4
  407d40:	6013      	str	r3, [r2, #0]
				isochronous_td_head[i].pBufferPage0= buf;
  407d42:	4a25      	ldr	r2, [pc, #148]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d44:	69bb      	ldr	r3, [r7, #24]
  407d46:	015b      	lsls	r3, r3, #5
  407d48:	4413      	add	r3, r2
  407d4a:	3304      	adds	r3, #4
  407d4c:	68ba      	ldr	r2, [r7, #8]
  407d4e:	601a      	str	r2, [r3, #0]
				isochronous_td_head[i].p_next_td = NULL;
  407d50:	4a21      	ldr	r2, [pc, #132]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d52:	69bb      	ldr	r3, [r7, #24]
  407d54:	015b      	lsls	r3, r3, #5
  407d56:	4413      	add	r3, r2
  407d58:	3308      	adds	r3, #8
  407d5a:	2200      	movs	r2, #0
  407d5c:	601a      	str	r2, [r3, #0]
				isochronous_td_head[i].pBufferEnd = buf + buf_size - 1;
  407d5e:	687b      	ldr	r3, [r7, #4]
  407d60:	3b01      	subs	r3, #1
  407d62:	68ba      	ldr	r2, [r7, #8]
  407d64:	441a      	add	r2, r3
  407d66:	491c      	ldr	r1, [pc, #112]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d68:	69bb      	ldr	r3, [r7, #24]
  407d6a:	015b      	lsls	r3, r3, #5
  407d6c:	440b      	add	r3, r1
  407d6e:	330c      	adds	r3, #12
  407d70:	601a      	str	r2, [r3, #0]
				isochronous_td_head[i].offset_psw[0] = 0;
  407d72:	4a19      	ldr	r2, [pc, #100]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d74:	69bb      	ldr	r3, [r7, #24]
  407d76:	015b      	lsls	r3, r3, #5
  407d78:	4413      	add	r3, r2
  407d7a:	3310      	adds	r3, #16
  407d7c:	2200      	movs	r2, #0
  407d7e:	801a      	strh	r2, [r3, #0]
//				}

				// set the skip
//				ed_header->ed_info.ed_info_s.bSkip = 1;

				ed_header->p_td_head = (void *)&isochronous_td_head[i];
  407d80:	69bb      	ldr	r3, [r7, #24]
  407d82:	015b      	lsls	r3, r3, #5
  407d84:	4a14      	ldr	r2, [pc, #80]	; (407dd8 <ohci_add_td_non_control+0x514>)
  407d86:	441a      	add	r2, r3
  407d88:	69fb      	ldr	r3, [r7, #28]
  407d8a:	609a      	str	r2, [r3, #8]
				ed_header->p_td_tail = NULL;
  407d8c:	69fb      	ldr	r3, [r7, #28]
  407d8e:	2200      	movs	r2, #0
  407d90:	605a      	str	r2, [r3, #4]

				// clear the skip
//				ed_header->ed_info.ed_info_s.bSkip = 0;

				OHCI->HcControl |= HC_CONTROL_PLE;
  407d92:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407d96:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407d9a:	685b      	ldr	r3, [r3, #4]
  407d9c:	f043 0304 	orr.w	r3, r3, #4
  407da0:	6053      	str	r3, [r2, #4]
				OHCI->HcControl |= HC_CONTROL_IE;
  407da2:	f04f 5201 	mov.w	r2, #541065216	; 0x20400000
  407da6:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407daa:	685b      	ldr	r3, [r3, #4]
  407dac:	f043 0308 	orr.w	r3, r3, #8
  407db0:	6053      	str	r3, [r2, #4]
					
				return true;
  407db2:	2301      	movs	r3, #1
  407db4:	e007      	b.n	407dc6 <ohci_add_td_non_control+0x502>
			i++;
		}
	}

	/* Int/ISO endpoints. */
	for (i = 0; i < 8; i++) {
  407db6:	69bb      	ldr	r3, [r7, #24]
  407db8:	3301      	adds	r3, #1
  407dba:	61bb      	str	r3, [r7, #24]
  407dbc:	69bb      	ldr	r3, [r7, #24]
  407dbe:	2b07      	cmp	r3, #7
  407dc0:	f67f ae76 	bls.w	407ab0 <ohci_add_td_non_control+0x1ec>
					
				return true;
			}
		}
	}
	return false;
  407dc4:	2300      	movs	r3, #0
}
  407dc6:	4618      	mov	r0, r3
  407dc8:	3720      	adds	r7, #32
  407dca:	46bd      	mov	sp, r7
  407dcc:	bd80      	pop	{r7, pc}
  407dce:	bf00      	nop
  407dd0:	20019e08 	.word	0x20019e08
  407dd4:	20019e0c 	.word	0x20019e0c
  407dd8:	20019be0 	.word	0x20019be0
  407ddc:	0040adc1 	.word	0x0040adc1
  407de0:	20019ce0 	.word	0x20019ce0
  407de4:	00406ff5 	.word	0x00406ff5

00407de8 <ohci_register_callback>:
 *
 * \param int_source interrupt source type.
 * \param call_back Pointer to the callback function.
 */
void ohci_register_callback(enum ohci_interrupt_source int_source, void *call_back)
{
  407de8:	b480      	push	{r7}
  407dea:	b083      	sub	sp, #12
  407dec:	af00      	add	r7, sp, #0
  407dee:	4603      	mov	r3, r0
  407df0:	6039      	str	r1, [r7, #0]
  407df2:	71fb      	strb	r3, [r7, #7]
	ohci_callback_pointer[int_source] = (ohci_callback_t)call_back;
  407df4:	79fb      	ldrb	r3, [r7, #7]
  407df6:	683a      	ldr	r2, [r7, #0]
  407df8:	4904      	ldr	r1, [pc, #16]	; (407e0c <ohci_register_callback+0x24>)
  407dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  407dfe:	bf00      	nop
  407e00:	370c      	adds	r7, #12
  407e02:	46bd      	mov	sp, r7
  407e04:	f85d 7b04 	ldr.w	r7, [sp], #4
  407e08:	4770      	bx	lr
  407e0a:	bf00      	nop
  407e0c:	20019de0 	.word	0x20019de0

00407e10 <UHP_Handler>:

/**
 * \brief USB host interrupt handler.
 */
void UHP_Handler()
{
  407e10:	b580      	push	{r7, lr}
  407e12:	b084      	sub	sp, #16
  407e14:	af00      	add	r7, sp, #0
	uint32_t int_status;
	uint32_t rh_status;
	uint32_t rh_port_status;
	struct ohci_td_general *td_general_header;

	rh_status = OHCI->HcRhStatus;
  407e16:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  407e1c:	60fb      	str	r3, [r7, #12]
	rh_port_status = OHCI->HcRhPortStatus;
  407e1e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  407e24:	60bb      	str	r3, [r7, #8]
	/**
	 * Read interrupt status (and flush pending writes).  We ignore the
	 * optimization of checking the LSB of hcca->done_head; it doesn't
	 * work on all systems (edge triggering for OHCI can be a factor).
	 */
	int_status = OHCI->HcInterruptStatus;
  407e26:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407e2a:	68db      	ldr	r3, [r3, #12]
  407e2c:	607b      	str	r3, [r7, #4]

	/* We only care about interrupts that are enabled */
	int_status &= OHCI->HcInterruptEnable;
  407e2e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407e32:	691b      	ldr	r3, [r3, #16]
  407e34:	687a      	ldr	r2, [r7, #4]
  407e36:	4013      	ands	r3, r2
  407e38:	607b      	str	r3, [r7, #4]

	if (int_status & HC_INTERRUPT_WDH) {
  407e3a:	687b      	ldr	r3, [r7, #4]
  407e3c:	f003 0302 	and.w	r3, r3, #2
  407e40:	2b00      	cmp	r3, #0
  407e42:	d02c      	beq.n	407e9e <UHP_Handler+0x8e>
		td_general_header = (struct ohci_td_general *)hcca.pDoneHead;
  407e44:	4b57      	ldr	r3, [pc, #348]	; (407fa4 <UHP_Handler+0x194>)
  407e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
  407e4a:	603b      	str	r3, [r7, #0]
		OHCI->HcInterruptStatus = HC_INTERRUPT_WDH;
  407e4c:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407e50:	2202      	movs	r2, #2
  407e52:	60da      	str	r2, [r3, #12]
		callback_para = (uint32_t)td_general_header;
  407e54:	683b      	ldr	r3, [r7, #0]
  407e56:	4a54      	ldr	r2, [pc, #336]	; (407fa8 <UHP_Handler+0x198>)
  407e58:	6013      	str	r3, [r2, #0]
		callback_para &= 0xFFFFFFF0;
  407e5a:	4b53      	ldr	r3, [pc, #332]	; (407fa8 <UHP_Handler+0x198>)
  407e5c:	681b      	ldr	r3, [r3, #0]
  407e5e:	f023 030f 	bic.w	r3, r3, #15
  407e62:	4a51      	ldr	r2, [pc, #324]	; (407fa8 <UHP_Handler+0x198>)
  407e64:	6013      	str	r3, [r2, #0]
		if (callback_para == ((uint32_t)&control_td_head & 0xFFFFFFF0)) {
  407e66:	4b50      	ldr	r3, [pc, #320]	; (407fa8 <UHP_Handler+0x198>)
  407e68:	681a      	ldr	r2, [r3, #0]
  407e6a:	4b50      	ldr	r3, [pc, #320]	; (407fac <UHP_Handler+0x19c>)
  407e6c:	f023 030f 	bic.w	r3, r3, #15
  407e70:	429a      	cmp	r2, r3
  407e72:	d105      	bne.n	407e80 <UHP_Handler+0x70>
			callback_para |= 0x80000000;
  407e74:	4b4c      	ldr	r3, [pc, #304]	; (407fa8 <UHP_Handler+0x198>)
  407e76:	681b      	ldr	r3, [r3, #0]
  407e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407e7c:	4a4a      	ldr	r2, [pc, #296]	; (407fa8 <UHP_Handler+0x198>)
  407e7e:	6013      	str	r3, [r2, #0]
		}
		callback_para |= td_general_header->td_info.bConditionCode;
  407e80:	683b      	ldr	r3, [r7, #0]
  407e82:	78db      	ldrb	r3, [r3, #3]
  407e84:	f3c3 1303 	ubfx	r3, r3, #4, #4
  407e88:	b2db      	uxtb	r3, r3
  407e8a:	461a      	mov	r2, r3
  407e8c:	4b46      	ldr	r3, [pc, #280]	; (407fa8 <UHP_Handler+0x198>)
  407e8e:	681b      	ldr	r3, [r3, #0]
  407e90:	4313      	orrs	r3, r2
  407e92:	4a45      	ldr	r2, [pc, #276]	; (407fa8 <UHP_Handler+0x198>)
  407e94:	6013      	str	r3, [r2, #0]
		ohci_callback_pointer[OHCI_INTERRUPT_WDH](&callback_para);
  407e96:	4b46      	ldr	r3, [pc, #280]	; (407fb0 <UHP_Handler+0x1a0>)
  407e98:	685b      	ldr	r3, [r3, #4]
  407e9a:	4843      	ldr	r0, [pc, #268]	; (407fa8 <UHP_Handler+0x198>)
  407e9c:	4798      	blx	r3
	/**
	 * For connect and disconnect events, we expect the controller
	 * to turn on RHSC along with RD.  But for remote wakeup events
	 * this might not happen.
	 */
	if (int_status & HC_INTERRUPT_RD) {
  407e9e:	687b      	ldr	r3, [r7, #4]
  407ea0:	f003 0308 	and.w	r3, r3, #8
  407ea4:	2b00      	cmp	r3, #0
  407ea6:	d009      	beq.n	407ebc <UHP_Handler+0xac>
		/* Resume detected. */
		OHCI->HcInterruptStatus = HC_INTERRUPT_RD;
  407ea8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407eac:	2208      	movs	r2, #8
  407eae:	60da      	str	r2, [r3, #12]
		ohci_bus_resume();
  407eb0:	4b40      	ldr	r3, [pc, #256]	; (407fb4 <UHP_Handler+0x1a4>)
  407eb2:	4798      	blx	r3
		ohci_callback_pointer[OHCI_INTERRUPT_RD](&callback_para);
  407eb4:	4b3e      	ldr	r3, [pc, #248]	; (407fb0 <UHP_Handler+0x1a0>)
  407eb6:	68db      	ldr	r3, [r3, #12]
  407eb8:	483b      	ldr	r0, [pc, #236]	; (407fa8 <UHP_Handler+0x198>)
  407eba:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_RHSC) {
  407ebc:	687b      	ldr	r3, [r7, #4]
  407ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  407ec2:	2b00      	cmp	r3, #0
  407ec4:	d042      	beq.n	407f4c <UHP_Handler+0x13c>
		if (bus_reset_flag) {
  407ec6:	4b3c      	ldr	r3, [pc, #240]	; (407fb8 <UHP_Handler+0x1a8>)
  407ec8:	681b      	ldr	r3, [r3, #0]
  407eca:	2b00      	cmp	r3, #0
  407ecc:	d013      	beq.n	407ef6 <UHP_Handler+0xe6>
			OHCI->HcRhPortStatus = RH_PS_PRSC;
  407ece:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407ed2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  407ed6:	655a      	str	r2, [r3, #84]	; 0x54
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  407ed8:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407edc:	2240      	movs	r2, #64	; 0x40
  407ede:	60da      	str	r2, [r3, #12]
			bus_reset_flag = false;
  407ee0:	4b35      	ldr	r3, [pc, #212]	; (407fb8 <UHP_Handler+0x1a8>)
  407ee2:	2200      	movs	r2, #0
  407ee4:	601a      	str	r2, [r3, #0]
			callback_para = BUS_RESET;
  407ee6:	4b30      	ldr	r3, [pc, #192]	; (407fa8 <UHP_Handler+0x198>)
  407ee8:	2202      	movs	r2, #2
  407eea:	601a      	str	r2, [r3, #0]
			ohci_callback_pointer[OHCI_INTERRUPT_RHSC](&callback_para);
  407eec:	4b30      	ldr	r3, [pc, #192]	; (407fb0 <UHP_Handler+0x1a0>)
  407eee:	699b      	ldr	r3, [r3, #24]
  407ef0:	482d      	ldr	r0, [pc, #180]	; (407fa8 <UHP_Handler+0x198>)
  407ef2:	4798      	blx	r3
  407ef4:	e02a      	b.n	407f4c <UHP_Handler+0x13c>
		} else if (rh_port_status & RH_PS_CSC) {
  407ef6:	68bb      	ldr	r3, [r7, #8]
  407ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  407efc:	2b00      	cmp	r3, #0
  407efe:	d01e      	beq.n	407f3e <UHP_Handler+0x12e>
			OHCI->HcRhPortStatus = RH_PS_CSC;
  407f00:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f04:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  407f08:	655a      	str	r2, [r3, #84]	; 0x54
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  407f0a:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f0e:	2240      	movs	r2, #64	; 0x40
  407f10:	60da      	str	r2, [r3, #12]
			if (!(rh_status & RH_HS_DRWE)) {
  407f12:	68fb      	ldr	r3, [r7, #12]
  407f14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  407f18:	2b00      	cmp	r3, #0
  407f1a:	d117      	bne.n	407f4c <UHP_Handler+0x13c>
				if (rh_port_status & RH_PS_CCS) {
  407f1c:	68bb      	ldr	r3, [r7, #8]
  407f1e:	f003 0301 	and.w	r3, r3, #1
  407f22:	2b00      	cmp	r3, #0
  407f24:	d003      	beq.n	407f2e <UHP_Handler+0x11e>
					callback_para = BUS_CONNECT;
  407f26:	4b20      	ldr	r3, [pc, #128]	; (407fa8 <UHP_Handler+0x198>)
  407f28:	2200      	movs	r2, #0
  407f2a:	601a      	str	r2, [r3, #0]
  407f2c:	e002      	b.n	407f34 <UHP_Handler+0x124>
				} else {
					callback_para = BUS_DISCONNECT;
  407f2e:	4b1e      	ldr	r3, [pc, #120]	; (407fa8 <UHP_Handler+0x198>)
  407f30:	2201      	movs	r2, #1
  407f32:	601a      	str	r2, [r3, #0]
				}
				ohci_callback_pointer[OHCI_INTERRUPT_RHSC](&callback_para);
  407f34:	4b1e      	ldr	r3, [pc, #120]	; (407fb0 <UHP_Handler+0x1a0>)
  407f36:	699b      	ldr	r3, [r3, #24]
  407f38:	481b      	ldr	r0, [pc, #108]	; (407fa8 <UHP_Handler+0x198>)
  407f3a:	4798      	blx	r3
  407f3c:	e006      	b.n	407f4c <UHP_Handler+0x13c>
			}
		} else {
			OHCI->HcInterruptStatus = HC_INTERRUPT_RHSC;
  407f3e:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f42:	2240      	movs	r2, #64	; 0x40
  407f44:	60da      	str	r2, [r3, #12]
			callback_para = 0xff;
  407f46:	4b18      	ldr	r3, [pc, #96]	; (407fa8 <UHP_Handler+0x198>)
  407f48:	22ff      	movs	r2, #255	; 0xff
  407f4a:	601a      	str	r2, [r3, #0]
		}
	}

	if (int_status & HC_INTERRUPT_SF) {
  407f4c:	687b      	ldr	r3, [r7, #4]
  407f4e:	f003 0304 	and.w	r3, r3, #4
  407f52:	2b00      	cmp	r3, #0
  407f54:	d007      	beq.n	407f66 <UHP_Handler+0x156>
		OHCI->HcInterruptStatus = HC_INTERRUPT_SF;
  407f56:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f5a:	2204      	movs	r2, #4
  407f5c:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_SF](&callback_para);
  407f5e:	4b14      	ldr	r3, [pc, #80]	; (407fb0 <UHP_Handler+0x1a0>)
  407f60:	689b      	ldr	r3, [r3, #8]
  407f62:	4811      	ldr	r0, [pc, #68]	; (407fa8 <UHP_Handler+0x198>)
  407f64:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_SO) {
  407f66:	687b      	ldr	r3, [r7, #4]
  407f68:	f003 0301 	and.w	r3, r3, #1
  407f6c:	2b00      	cmp	r3, #0
  407f6e:	d007      	beq.n	407f80 <UHP_Handler+0x170>
		OHCI->HcInterruptStatus = HC_INTERRUPT_SO;
  407f70:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f74:	2201      	movs	r2, #1
  407f76:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_SO](&callback_para);
  407f78:	4b0d      	ldr	r3, [pc, #52]	; (407fb0 <UHP_Handler+0x1a0>)
  407f7a:	681b      	ldr	r3, [r3, #0]
  407f7c:	480a      	ldr	r0, [pc, #40]	; (407fa8 <UHP_Handler+0x198>)
  407f7e:	4798      	blx	r3
	}

	if (int_status & HC_INTERRUPT_UE) {
  407f80:	687b      	ldr	r3, [r7, #4]
  407f82:	f003 0310 	and.w	r3, r3, #16
  407f86:	2b00      	cmp	r3, #0
  407f88:	d007      	beq.n	407f9a <UHP_Handler+0x18a>
		OHCI->HcInterruptStatus = HC_INTERRUPT_UE;
  407f8a:	f04f 5301 	mov.w	r3, #541065216	; 0x20400000
  407f8e:	2210      	movs	r2, #16
  407f90:	60da      	str	r2, [r3, #12]
		ohci_callback_pointer[OHCI_INTERRUPT_UE](&callback_para);
  407f92:	4b07      	ldr	r3, [pc, #28]	; (407fb0 <UHP_Handler+0x1a0>)
  407f94:	691b      	ldr	r3, [r3, #16]
  407f96:	4804      	ldr	r0, [pc, #16]	; (407fa8 <UHP_Handler+0x198>)
  407f98:	4798      	blx	r3
	}
}
  407f9a:	bf00      	nop
  407f9c:	3710      	adds	r7, #16
  407f9e:	46bd      	mov	sp, r7
  407fa0:	bd80      	pop	{r7, pc}
  407fa2:	bf00      	nop
  407fa4:	20019700 	.word	0x20019700
  407fa8:	20019e00 	.word	0x20019e00
  407fac:	20019810 	.word	0x20019810
  407fb0:	20019de0 	.word	0x20019de0
  407fb4:	004070f5 	.word	0x004070f5
  407fb8:	20019e04 	.word	0x20019e04

00407fbc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  407fbc:	b480      	push	{r7}
  407fbe:	b083      	sub	sp, #12
  407fc0:	af00      	add	r7, sp, #0
  407fc2:	4603      	mov	r3, r0
  407fc4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  407fc6:	4909      	ldr	r1, [pc, #36]	; (407fec <NVIC_EnableIRQ+0x30>)
  407fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407fcc:	095b      	lsrs	r3, r3, #5
  407fce:	79fa      	ldrb	r2, [r7, #7]
  407fd0:	f002 021f 	and.w	r2, r2, #31
  407fd4:	2001      	movs	r0, #1
  407fd6:	fa00 f202 	lsl.w	r2, r0, r2
  407fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  407fde:	bf00      	nop
  407fe0:	370c      	adds	r7, #12
  407fe2:	46bd      	mov	sp, r7
  407fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
  407fe8:	4770      	bx	lr
  407fea:	bf00      	nop
  407fec:	e000e100 	.word	0xe000e100

00407ff0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  407ff0:	b480      	push	{r7}
  407ff2:	b083      	sub	sp, #12
  407ff4:	af00      	add	r7, sp, #0
  407ff6:	4603      	mov	r3, r0
  407ff8:	6039      	str	r1, [r7, #0]
  407ffa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  407ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  408000:	2b00      	cmp	r3, #0
  408002:	da0b      	bge.n	40801c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  408004:	490d      	ldr	r1, [pc, #52]	; (40803c <NVIC_SetPriority+0x4c>)
  408006:	79fb      	ldrb	r3, [r7, #7]
  408008:	f003 030f 	and.w	r3, r3, #15
  40800c:	3b04      	subs	r3, #4
  40800e:	683a      	ldr	r2, [r7, #0]
  408010:	b2d2      	uxtb	r2, r2
  408012:	0112      	lsls	r2, r2, #4
  408014:	b2d2      	uxtb	r2, r2
  408016:	440b      	add	r3, r1
  408018:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40801a:	e009      	b.n	408030 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40801c:	4908      	ldr	r1, [pc, #32]	; (408040 <NVIC_SetPriority+0x50>)
  40801e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  408022:	683a      	ldr	r2, [r7, #0]
  408024:	b2d2      	uxtb	r2, r2
  408026:	0112      	lsls	r2, r2, #4
  408028:	b2d2      	uxtb	r2, r2
  40802a:	440b      	add	r3, r1
  40802c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  408030:	bf00      	nop
  408032:	370c      	adds	r7, #12
  408034:	46bd      	mov	sp, r7
  408036:	f85d 7b04 	ldr.w	r7, [sp], #4
  40803a:	4770      	bx	lr
  40803c:	e000ed00 	.word	0xe000ed00
  408040:	e000e100 	.word	0xe000e100

00408044 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  408044:	b480      	push	{r7}
  408046:	b083      	sub	sp, #12
  408048:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40804a:	f3ef 8310 	mrs	r3, PRIMASK
  40804e:	603b      	str	r3, [r7, #0]
  return(result);
  408050:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  408052:	2b00      	cmp	r3, #0
  408054:	bf0c      	ite	eq
  408056:	2301      	moveq	r3, #1
  408058:	2300      	movne	r3, #0
  40805a:	b2db      	uxtb	r3, r3
  40805c:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40805e:	b672      	cpsid	i
  408060:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  408064:	4b04      	ldr	r3, [pc, #16]	; (408078 <cpu_irq_save+0x34>)
  408066:	2200      	movs	r2, #0
  408068:	701a      	strb	r2, [r3, #0]
	return flags;
  40806a:	687b      	ldr	r3, [r7, #4]
}
  40806c:	4618      	mov	r0, r3
  40806e:	370c      	adds	r7, #12
  408070:	46bd      	mov	sp, r7
  408072:	f85d 7b04 	ldr.w	r7, [sp], #4
  408076:	4770      	bx	lr
  408078:	20000130 	.word	0x20000130

0040807c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  40807c:	b480      	push	{r7}
  40807e:	b083      	sub	sp, #12
  408080:	af00      	add	r7, sp, #0
  408082:	6078      	str	r0, [r7, #4]
	return (flags);
  408084:	687b      	ldr	r3, [r7, #4]
  408086:	2b00      	cmp	r3, #0
  408088:	bf14      	ite	ne
  40808a:	2301      	movne	r3, #1
  40808c:	2300      	moveq	r3, #0
  40808e:	b2db      	uxtb	r3, r3
}
  408090:	4618      	mov	r0, r3
  408092:	370c      	adds	r7, #12
  408094:	46bd      	mov	sp, r7
  408096:	f85d 7b04 	ldr.w	r7, [sp], #4
  40809a:	4770      	bx	lr

0040809c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40809c:	b580      	push	{r7, lr}
  40809e:	b082      	sub	sp, #8
  4080a0:	af00      	add	r7, sp, #0
  4080a2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4080a4:	6878      	ldr	r0, [r7, #4]
  4080a6:	4b07      	ldr	r3, [pc, #28]	; (4080c4 <cpu_irq_restore+0x28>)
  4080a8:	4798      	blx	r3
  4080aa:	4603      	mov	r3, r0
  4080ac:	2b00      	cmp	r3, #0
  4080ae:	d005      	beq.n	4080bc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4080b0:	4b05      	ldr	r3, [pc, #20]	; (4080c8 <cpu_irq_restore+0x2c>)
  4080b2:	2201      	movs	r2, #1
  4080b4:	701a      	strb	r2, [r3, #0]
  4080b6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4080ba:	b662      	cpsie	i
}
  4080bc:	bf00      	nop
  4080be:	3708      	adds	r7, #8
  4080c0:	46bd      	mov	sp, r7
  4080c2:	bd80      	pop	{r7, pc}
  4080c4:	0040807d 	.word	0x0040807d
  4080c8:	20000130 	.word	0x20000130

004080cc <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4080cc:	b580      	push	{r7, lr}
  4080ce:	b084      	sub	sp, #16
  4080d0:	af00      	add	r7, sp, #0
  4080d2:	4603      	mov	r3, r0
  4080d4:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4080d6:	79fb      	ldrb	r3, [r7, #7]
  4080d8:	4a0a      	ldr	r2, [pc, #40]	; (408104 <sleepmgr_lock_mode+0x38>)
  4080da:	5cd3      	ldrb	r3, [r2, r3]
  4080dc:	2bff      	cmp	r3, #255	; 0xff
  4080de:	d100      	bne.n	4080e2 <sleepmgr_lock_mode+0x16>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
  4080e0:	e7fe      	b.n	4080e0 <sleepmgr_lock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  4080e2:	4b09      	ldr	r3, [pc, #36]	; (408108 <sleepmgr_lock_mode+0x3c>)
  4080e4:	4798      	blx	r3
  4080e6:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  4080e8:	79fb      	ldrb	r3, [r7, #7]
  4080ea:	4a06      	ldr	r2, [pc, #24]	; (408104 <sleepmgr_lock_mode+0x38>)
  4080ec:	5cd2      	ldrb	r2, [r2, r3]
  4080ee:	3201      	adds	r2, #1
  4080f0:	b2d1      	uxtb	r1, r2
  4080f2:	4a04      	ldr	r2, [pc, #16]	; (408104 <sleepmgr_lock_mode+0x38>)
  4080f4:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4080f6:	68f8      	ldr	r0, [r7, #12]
  4080f8:	4b04      	ldr	r3, [pc, #16]	; (40810c <sleepmgr_lock_mode+0x40>)
  4080fa:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4080fc:	bf00      	nop
  4080fe:	3710      	adds	r7, #16
  408100:	46bd      	mov	sp, r7
  408102:	bd80      	pop	{r7, pc}
  408104:	2001c534 	.word	0x2001c534
  408108:	00408045 	.word	0x00408045
  40810c:	0040809d 	.word	0x0040809d

00408110 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
  408110:	b580      	push	{r7, lr}
  408112:	b084      	sub	sp, #16
  408114:	af00      	add	r7, sp, #0
  408116:	4603      	mov	r3, r0
  408118:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  40811a:	79fb      	ldrb	r3, [r7, #7]
  40811c:	4a0a      	ldr	r2, [pc, #40]	; (408148 <sleepmgr_unlock_mode+0x38>)
  40811e:	5cd3      	ldrb	r3, [r2, r3]
  408120:	2b00      	cmp	r3, #0
  408122:	d100      	bne.n	408126 <sleepmgr_unlock_mode+0x16>
		while (true) {
			// Warning: minimum value of sleepmgr_locks buffer is no less than 0.
			// Check APP.
		}
  408124:	e7fe      	b.n	408124 <sleepmgr_unlock_mode+0x14>
	}

	// Enter a critical section
	flags = cpu_irq_save();
  408126:	4b09      	ldr	r3, [pc, #36]	; (40814c <sleepmgr_unlock_mode+0x3c>)
  408128:	4798      	blx	r3
  40812a:	60f8      	str	r0, [r7, #12]

	--sleepmgr_locks[mode];
  40812c:	79fb      	ldrb	r3, [r7, #7]
  40812e:	4a06      	ldr	r2, [pc, #24]	; (408148 <sleepmgr_unlock_mode+0x38>)
  408130:	5cd2      	ldrb	r2, [r2, r3]
  408132:	3a01      	subs	r2, #1
  408134:	b2d1      	uxtb	r1, r2
  408136:	4a04      	ldr	r2, [pc, #16]	; (408148 <sleepmgr_unlock_mode+0x38>)
  408138:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  40813a:	68f8      	ldr	r0, [r7, #12]
  40813c:	4b04      	ldr	r3, [pc, #16]	; (408150 <sleepmgr_unlock_mode+0x40>)
  40813e:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  408140:	bf00      	nop
  408142:	3710      	adds	r7, #16
  408144:	46bd      	mov	sp, r7
  408146:	bd80      	pop	{r7, pc}
  408148:	2001c534 	.word	0x2001c534
  40814c:	00408045 	.word	0x00408045
  408150:	0040809d 	.word	0x0040809d

00408154 <uhd_sleep_mode>:
 * \brief Manages the sleep mode following the UHP state
 *
 * \param new_state  New UHP state
 */
static void uhd_sleep_mode(enum uhd_uhp_state_enum new_state)
{
  408154:	b580      	push	{r7, lr}
  408156:	b084      	sub	sp, #16
  408158:	af00      	add	r7, sp, #0
  40815a:	4603      	mov	r3, r0
  40815c:	71fb      	strb	r3, [r7, #7]
	enum sleepmgr_mode sleep_mode[] = {
  40815e:	f107 0308 	add.w	r3, r7, #8
  408162:	2200      	movs	r2, #0
  408164:	601a      	str	r2, [r3, #0]
  408166:	809a      	strh	r2, [r3, #4]
		SLEEPMGR_ACTIVE, // UHD_STATE_IDLE
	};

	static enum uhd_uhp_state_enum uhd_state = UHD_STATE_OFF;

	if (uhd_state == new_state) {
  408168:	4b13      	ldr	r3, [pc, #76]	; (4081b8 <uhd_sleep_mode+0x64>)
  40816a:	781b      	ldrb	r3, [r3, #0]
  40816c:	79fa      	ldrb	r2, [r7, #7]
  40816e:	429a      	cmp	r2, r3
  408170:	d01d      	beq.n	4081ae <uhd_sleep_mode+0x5a>
		return; // No change
	}
	if (new_state != UHD_STATE_OFF) {
  408172:	79fb      	ldrb	r3, [r7, #7]
  408174:	2b00      	cmp	r3, #0
  408176:	d008      	beq.n	40818a <uhd_sleep_mode+0x36>
		/* Lock new limit. */
		sleepmgr_lock_mode(sleep_mode[new_state]);
  408178:	79fb      	ldrb	r3, [r7, #7]
  40817a:	f107 0210 	add.w	r2, r7, #16
  40817e:	4413      	add	r3, r2
  408180:	f813 3c08 	ldrb.w	r3, [r3, #-8]
  408184:	4618      	mov	r0, r3
  408186:	4b0d      	ldr	r3, [pc, #52]	; (4081bc <uhd_sleep_mode+0x68>)
  408188:	4798      	blx	r3
	}
	if (uhd_state != UHD_STATE_OFF) {
  40818a:	4b0b      	ldr	r3, [pc, #44]	; (4081b8 <uhd_sleep_mode+0x64>)
  40818c:	781b      	ldrb	r3, [r3, #0]
  40818e:	2b00      	cmp	r3, #0
  408190:	d009      	beq.n	4081a6 <uhd_sleep_mode+0x52>
		/* Unlock old limit. */
		sleepmgr_unlock_mode(sleep_mode[uhd_state]);
  408192:	4b09      	ldr	r3, [pc, #36]	; (4081b8 <uhd_sleep_mode+0x64>)
  408194:	781b      	ldrb	r3, [r3, #0]
  408196:	f107 0210 	add.w	r2, r7, #16
  40819a:	4413      	add	r3, r2
  40819c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
  4081a0:	4618      	mov	r0, r3
  4081a2:	4b07      	ldr	r3, [pc, #28]	; (4081c0 <uhd_sleep_mode+0x6c>)
  4081a4:	4798      	blx	r3
	}
	uhd_state = new_state;
  4081a6:	4a04      	ldr	r2, [pc, #16]	; (4081b8 <uhd_sleep_mode+0x64>)
  4081a8:	79fb      	ldrb	r3, [r7, #7]
  4081aa:	7013      	strb	r3, [r2, #0]
  4081ac:	e000      	b.n	4081b0 <uhd_sleep_mode+0x5c>
	};

	static enum uhd_uhp_state_enum uhd_state = UHD_STATE_OFF;

	if (uhd_state == new_state) {
		return; // No change
  4081ae:	bf00      	nop
	if (uhd_state != UHD_STATE_OFF) {
		/* Unlock old limit. */
		sleepmgr_unlock_mode(sleep_mode[uhd_state]);
	}
	uhd_state = new_state;
}
  4081b0:	3710      	adds	r7, #16
  4081b2:	46bd      	mov	sp, r7
  4081b4:	bd80      	pop	{r7, pc}
  4081b6:	bf00      	nop
  4081b8:	20019ebe 	.word	0x20019ebe
  4081bc:	004080cd 	.word	0x004080cd
  4081c0:	00408111 	.word	0x00408111

004081c4 <uhd_transfer_end>:
/**
 * \internal
 * \brief Manages callback in transfer end
 */
static void uhd_transfer_end(void *pointer)
{
  4081c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4081c6:	b08b      	sub	sp, #44	; 0x2c
  4081c8:	af00      	add	r7, sp, #0
  4081ca:	6078      	str	r0, [r7, #4]
	uint32_t completion_code;
	uint32_t i;
	struct ohci_td_general *td_general_header;
	iram_size_t current_buffer_point;

	td_general_header = (struct ohci_td_general *)pointer;
  4081cc:	687b      	ldr	r3, [r7, #4]
  4081ce:	623b      	str	r3, [r7, #32]

	uint32_t *type = (uint32_t *)pointer;
  4081d0:	687b      	ldr	r3, [r7, #4]
  4081d2:	61bb      	str	r3, [r7, #24]
	volatile uint32_t callback_type = *type;
  4081d4:	69bb      	ldr	r3, [r7, #24]
  4081d6:	681b      	ldr	r3, [r3, #0]
  4081d8:	60fb      	str	r3, [r7, #12]

	if (!(callback_type & 0x80000000)) {
  4081da:	68fb      	ldr	r3, [r7, #12]
  4081dc:	2b00      	cmp	r3, #0
  4081de:	f2c0 808e 	blt.w	4082fe <uhd_transfer_end+0x13a>
		td_general_header = (struct ohci_td_general *)(callback_type & 0xFFFFFFF0);
  4081e2:	68fb      	ldr	r3, [r7, #12]
  4081e4:	f023 030f 	bic.w	r3, r3, #15
  4081e8:	623b      	str	r3, [r7, #32]
		while (td_general_header != NULL) {
  4081ea:	e083      	b.n	4082f4 <uhd_transfer_end+0x130>
			/* Check if there is free callback resource. */
			for (i = 0; i < 8; i++) {
  4081ec:	2300      	movs	r3, #0
  4081ee:	627b      	str	r3, [r7, #36]	; 0x24
  4081f0:	e00e      	b.n	408210 <uhd_transfer_end+0x4c>
				if (callback_trans_end_para[i].td_general_header ==
  4081f2:	4950      	ldr	r1, [pc, #320]	; (408334 <uhd_transfer_end+0x170>)
  4081f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4081f6:	4613      	mov	r3, r2
  4081f8:	009b      	lsls	r3, r3, #2
  4081fa:	4413      	add	r3, r2
  4081fc:	009b      	lsls	r3, r3, #2
  4081fe:	440b      	add	r3, r1
  408200:	3308      	adds	r3, #8
  408202:	681a      	ldr	r2, [r3, #0]
  408204:	6a3b      	ldr	r3, [r7, #32]
  408206:	429a      	cmp	r2, r3
  408208:	d006      	beq.n	408218 <uhd_transfer_end+0x54>

	if (!(callback_type & 0x80000000)) {
		td_general_header = (struct ohci_td_general *)(callback_type & 0xFFFFFFF0);
		while (td_general_header != NULL) {
			/* Check if there is free callback resource. */
			for (i = 0; i < 8; i++) {
  40820a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40820c:	3301      	adds	r3, #1
  40820e:	627b      	str	r3, [r7, #36]	; 0x24
  408210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  408212:	2b07      	cmp	r3, #7
  408214:	d9ed      	bls.n	4081f2 <uhd_transfer_end+0x2e>
  408216:	e000      	b.n	40821a <uhd_transfer_end+0x56>
				if (callback_trans_end_para[i].td_general_header ==
							td_general_header) {
					break;
  408218:	bf00      	nop
				}
			}
			if (i == 8) {
  40821a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40821c:	2b08      	cmp	r3, #8
  40821e:	f000 8084 	beq.w	40832a <uhd_transfer_end+0x166>
				return;
			}

			if (callback_trans_end_para[i].callback_trans_end_func != NULL) {
  408222:	4944      	ldr	r1, [pc, #272]	; (408334 <uhd_transfer_end+0x170>)
  408224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  408226:	4613      	mov	r3, r2
  408228:	009b      	lsls	r3, r3, #2
  40822a:	4413      	add	r3, r2
  40822c:	009b      	lsls	r3, r3, #2
  40822e:	440b      	add	r3, r1
  408230:	330c      	adds	r3, #12
  408232:	681b      	ldr	r3, [r3, #0]
  408234:	2b00      	cmp	r3, #0
  408236:	d05a      	beq.n	4082ee <uhd_transfer_end+0x12a>
				current_buffer_point =
						(iram_size_t)td_general_header->pCurrentBufferPointer;
  408238:	6a3b      	ldr	r3, [r7, #32]
  40823a:	685b      	ldr	r3, [r3, #4]
			if (i == 8) {
				return;
			}

			if (callback_trans_end_para[i].callback_trans_end_func != NULL) {
				current_buffer_point =
  40823c:	61fb      	str	r3, [r7, #28]
						(iram_size_t)td_general_header->pCurrentBufferPointer;
				if (!current_buffer_point) {
  40823e:	69fb      	ldr	r3, [r7, #28]
  408240:	2b00      	cmp	r3, #0
  408242:	d103      	bne.n	40824c <uhd_transfer_end+0x88>
					current_buffer_point =
						(iram_size_t)td_general_header->pBufferEnd + 1;
  408244:	6a3b      	ldr	r3, [r7, #32]
  408246:	68db      	ldr	r3, [r3, #12]

			if (callback_trans_end_para[i].callback_trans_end_func != NULL) {
				current_buffer_point =
						(iram_size_t)td_general_header->pCurrentBufferPointer;
				if (!current_buffer_point) {
					current_buffer_point =
  408248:	3301      	adds	r3, #1
  40824a:	61fb      	str	r3, [r7, #28]
						(iram_size_t)td_general_header->pBufferEnd + 1;
				}

				completion_code = (callback_type & 0x0000000F);
  40824c:	68fb      	ldr	r3, [r7, #12]
  40824e:	f003 030f 	and.w	r3, r3, #15
  408252:	617b      	str	r3, [r7, #20]
				if (completion_code == TD_CONDITIONCODE_STALL) {
  408254:	697b      	ldr	r3, [r7, #20]
  408256:	2b04      	cmp	r3, #4
  408258:	d10c      	bne.n	408274 <uhd_transfer_end+0xb0>
					callback_trans_end_para[i].status = UHD_TRANS_STALL;
  40825a:	4936      	ldr	r1, [pc, #216]	; (408334 <uhd_transfer_end+0x170>)
  40825c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40825e:	4613      	mov	r3, r2
  408260:	009b      	lsls	r3, r3, #2
  408262:	4413      	add	r3, r2
  408264:	009b      	lsls	r3, r3, #2
  408266:	440b      	add	r3, r1
  408268:	3302      	adds	r3, #2
  40826a:	2204      	movs	r2, #4
  40826c:	701a      	strb	r2, [r3, #0]
					ohci_clear_ed_transfer_status(td_general_header);
  40826e:	6a38      	ldr	r0, [r7, #32]
  408270:	4b31      	ldr	r3, [pc, #196]	; (408338 <uhd_transfer_end+0x174>)
  408272:	4798      	blx	r3
				}

				callback_trans_end_para[i].callback_trans_end_func(
  408274:	492f      	ldr	r1, [pc, #188]	; (408334 <uhd_transfer_end+0x170>)
  408276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  408278:	4613      	mov	r3, r2
  40827a:	009b      	lsls	r3, r3, #2
  40827c:	4413      	add	r3, r2
  40827e:	009b      	lsls	r3, r3, #2
  408280:	440b      	add	r3, r1
  408282:	330c      	adds	r3, #12
  408284:	681c      	ldr	r4, [r3, #0]
  408286:	492b      	ldr	r1, [pc, #172]	; (408334 <uhd_transfer_end+0x170>)
  408288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40828a:	4613      	mov	r3, r2
  40828c:	009b      	lsls	r3, r3, #2
  40828e:	4413      	add	r3, r2
  408290:	009b      	lsls	r3, r3, #2
  408292:	440b      	add	r3, r1
  408294:	7818      	ldrb	r0, [r3, #0]
  408296:	4927      	ldr	r1, [pc, #156]	; (408334 <uhd_transfer_end+0x170>)
  408298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40829a:	4613      	mov	r3, r2
  40829c:	009b      	lsls	r3, r3, #2
  40829e:	4413      	add	r3, r2
  4082a0:	009b      	lsls	r3, r3, #2
  4082a2:	440b      	add	r3, r1
  4082a4:	3301      	adds	r3, #1
  4082a6:	781d      	ldrb	r5, [r3, #0]
  4082a8:	4922      	ldr	r1, [pc, #136]	; (408334 <uhd_transfer_end+0x170>)
  4082aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4082ac:	4613      	mov	r3, r2
  4082ae:	009b      	lsls	r3, r3, #2
  4082b0:	4413      	add	r3, r2
  4082b2:	009b      	lsls	r3, r3, #2
  4082b4:	440b      	add	r3, r1
  4082b6:	3302      	adds	r3, #2
  4082b8:	781e      	ldrb	r6, [r3, #0]
						callback_trans_end_para[i].add,
						callback_trans_end_para[i].ep,
						callback_trans_end_para[i].status,
						(current_buffer_point
						- callback_trans_end_para[i].nb_transfered));
  4082ba:	491e      	ldr	r1, [pc, #120]	; (408334 <uhd_transfer_end+0x170>)
  4082bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4082be:	4613      	mov	r3, r2
  4082c0:	009b      	lsls	r3, r3, #2
  4082c2:	4413      	add	r3, r2
  4082c4:	009b      	lsls	r3, r3, #2
  4082c6:	440b      	add	r3, r1
  4082c8:	3304      	adds	r3, #4
  4082ca:	681b      	ldr	r3, [r3, #0]
				if (completion_code == TD_CONDITIONCODE_STALL) {
					callback_trans_end_para[i].status = UHD_TRANS_STALL;
					ohci_clear_ed_transfer_status(td_general_header);
				}

				callback_trans_end_para[i].callback_trans_end_func(
  4082cc:	69fa      	ldr	r2, [r7, #28]
  4082ce:	1ad3      	subs	r3, r2, r3
  4082d0:	4632      	mov	r2, r6
  4082d2:	4629      	mov	r1, r5
  4082d4:	47a0      	blx	r4
						callback_trans_end_para[i].ep,
						callback_trans_end_para[i].status,
						(current_buffer_point
						- callback_trans_end_para[i].nb_transfered));

				memset((void *)&callback_trans_end_para[i], 0,
  4082d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4082d8:	4613      	mov	r3, r2
  4082da:	009b      	lsls	r3, r3, #2
  4082dc:	4413      	add	r3, r2
  4082de:	009b      	lsls	r3, r3, #2
  4082e0:	4a14      	ldr	r2, [pc, #80]	; (408334 <uhd_transfer_end+0x170>)
  4082e2:	4413      	add	r3, r2
  4082e4:	2214      	movs	r2, #20
  4082e6:	2100      	movs	r1, #0
  4082e8:	4618      	mov	r0, r3
  4082ea:	4b14      	ldr	r3, [pc, #80]	; (40833c <uhd_transfer_end+0x178>)
  4082ec:	4798      	blx	r3
						sizeof(callback_trans_end_para[i]));
			}

			td_general_header = td_general_header->p_next_td;
  4082ee:	6a3b      	ldr	r3, [r7, #32]
  4082f0:	689b      	ldr	r3, [r3, #8]
  4082f2:	623b      	str	r3, [r7, #32]
	uint32_t *type = (uint32_t *)pointer;
	volatile uint32_t callback_type = *type;

	if (!(callback_type & 0x80000000)) {
		td_general_header = (struct ohci_td_general *)(callback_type & 0xFFFFFFF0);
		while (td_general_header != NULL) {
  4082f4:	6a3b      	ldr	r3, [r7, #32]
  4082f6:	2b00      	cmp	r3, #0
  4082f8:	f47f af78 	bne.w	4081ec <uhd_transfer_end+0x28>
  4082fc:	e016      	b.n	40832c <uhd_transfer_end+0x168>
						sizeof(callback_trans_end_para[i]));
			}

			td_general_header = td_general_header->p_next_td;
		}
	} else if (callback_type & 0x80000000) {
  4082fe:	68fb      	ldr	r3, [r7, #12]
  408300:	2b00      	cmp	r3, #0
  408302:	da13      	bge.n	40832c <uhd_transfer_end+0x168>
		if (callback_setup_end_func != NULL) {
  408304:	4b0e      	ldr	r3, [pc, #56]	; (408340 <uhd_transfer_end+0x17c>)
  408306:	681b      	ldr	r3, [r3, #0]
  408308:	2b00      	cmp	r3, #0
  40830a:	d00f      	beq.n	40832c <uhd_transfer_end+0x168>
			uhd_callback_setup_end_t callback_setup = callback_setup_end_func;
  40830c:	4b0c      	ldr	r3, [pc, #48]	; (408340 <uhd_transfer_end+0x17c>)
  40830e:	681b      	ldr	r3, [r3, #0]
  408310:	613b      	str	r3, [r7, #16]
			callback_setup_end_func = NULL;
  408312:	4b0b      	ldr	r3, [pc, #44]	; (408340 <uhd_transfer_end+0x17c>)
  408314:	2200      	movs	r2, #0
  408316:	601a      	str	r2, [r3, #0]

			callback_setup(callback_setup_end_para.add,
  408318:	4b0a      	ldr	r3, [pc, #40]	; (408344 <uhd_transfer_end+0x180>)
  40831a:	7818      	ldrb	r0, [r3, #0]
  40831c:	4b09      	ldr	r3, [pc, #36]	; (408344 <uhd_transfer_end+0x180>)
  40831e:	7859      	ldrb	r1, [r3, #1]
  408320:	4b08      	ldr	r3, [pc, #32]	; (408344 <uhd_transfer_end+0x180>)
  408322:	885a      	ldrh	r2, [r3, #2]
  408324:	693b      	ldr	r3, [r7, #16]
  408326:	4798      	blx	r3
  408328:	e000      	b.n	40832c <uhd_transfer_end+0x168>
							td_general_header) {
					break;
				}
			}
			if (i == 8) {
				return;
  40832a:	bf00      	nop
						callback_setup_end_para.status,
						callback_setup_end_para.payload_trans);

		}
	}
}
  40832c:	372c      	adds	r7, #44	; 0x2c
  40832e:	46bd      	mov	sp, r7
  408330:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408332:	bf00      	nop
  408334:	20019e1c 	.word	0x20019e1c
  408338:	00407689 	.word	0x00407689
  40833c:	0040adc1 	.word	0x0040adc1
  408340:	20019e18 	.word	0x20019e18
  408344:	20019e14 	.word	0x20019e14

00408348 <uhd_sof_interrupt>:
 * \brief Manages timeouts and actions based on SOF events
 * - UHC user notification
 * - SOF user notification
 */
static void uhd_sof_interrupt(void *pointer)
{
  408348:	b580      	push	{r7, lr}
  40834a:	b082      	sub	sp, #8
  40834c:	af00      	add	r7, sp, #0
  40834e:	6078      	str	r0, [r7, #4]
	UNUSED(pointer);

	/* Manage a delay to enter in suspend */
	if (uhd_suspend_start) {
  408350:	4b19      	ldr	r3, [pc, #100]	; (4083b8 <uhd_sof_interrupt+0x70>)
  408352:	781b      	ldrb	r3, [r3, #0]
  408354:	2b00      	cmp	r3, #0
  408356:	d00f      	beq.n	408378 <uhd_sof_interrupt+0x30>
		if (--uhd_suspend_start == 0) {
  408358:	4b17      	ldr	r3, [pc, #92]	; (4083b8 <uhd_sof_interrupt+0x70>)
  40835a:	781b      	ldrb	r3, [r3, #0]
  40835c:	3b01      	subs	r3, #1
  40835e:	b2da      	uxtb	r2, r3
  408360:	4b15      	ldr	r3, [pc, #84]	; (4083b8 <uhd_sof_interrupt+0x70>)
  408362:	701a      	strb	r2, [r3, #0]
  408364:	4b14      	ldr	r3, [pc, #80]	; (4083b8 <uhd_sof_interrupt+0x70>)
  408366:	781b      	ldrb	r3, [r3, #0]
  408368:	2b00      	cmp	r3, #0
  40836a:	d11f      	bne.n	4083ac <uhd_sof_interrupt+0x64>
			ohci_bus_suspend();
  40836c:	4b13      	ldr	r3, [pc, #76]	; (4083bc <uhd_sof_interrupt+0x74>)
  40836e:	4798      	blx	r3
			uhd_sleep_mode(UHD_STATE_SUSPEND);
  408370:	2004      	movs	r0, #4
  408372:	4b13      	ldr	r3, [pc, #76]	; (4083c0 <uhd_sof_interrupt+0x78>)
  408374:	4798      	blx	r3
		}
		return; // Abort SOF events
  408376:	e019      	b.n	4083ac <uhd_sof_interrupt+0x64>
	}

	/* Manage a delay to exit of suspend */
	if (uhd_resume_start) {
  408378:	4b12      	ldr	r3, [pc, #72]	; (4083c4 <uhd_sof_interrupt+0x7c>)
  40837a:	781b      	ldrb	r3, [r3, #0]
  40837c:	2b00      	cmp	r3, #0
  40837e:	d00f      	beq.n	4083a0 <uhd_sof_interrupt+0x58>
		if (--uhd_resume_start == 0) {
  408380:	4b10      	ldr	r3, [pc, #64]	; (4083c4 <uhd_sof_interrupt+0x7c>)
  408382:	781b      	ldrb	r3, [r3, #0]
  408384:	3b01      	subs	r3, #1
  408386:	b2da      	uxtb	r2, r3
  408388:	4b0e      	ldr	r3, [pc, #56]	; (4083c4 <uhd_sof_interrupt+0x7c>)
  40838a:	701a      	strb	r2, [r3, #0]
  40838c:	4b0d      	ldr	r3, [pc, #52]	; (4083c4 <uhd_sof_interrupt+0x7c>)
  40838e:	781b      	ldrb	r3, [r3, #0]
  408390:	2b00      	cmp	r3, #0
  408392:	d10d      	bne.n	4083b0 <uhd_sof_interrupt+0x68>
			// Notify the UHC
			uhc_notify_resume();
  408394:	4b0c      	ldr	r3, [pc, #48]	; (4083c8 <uhd_sof_interrupt+0x80>)
  408396:	4798      	blx	r3
			uhd_sleep_mode(UHD_STATE_IDLE);
  408398:	2005      	movs	r0, #5
  40839a:	4b09      	ldr	r3, [pc, #36]	; (4083c0 <uhd_sof_interrupt+0x78>)
  40839c:	4798      	blx	r3
		}
		return; // Abort SOF events
  40839e:	e007      	b.n	4083b0 <uhd_sof_interrupt+0x68>
	}	

	/* Notify the UHC. */
	uhc_notify_sof(false);
  4083a0:	2000      	movs	r0, #0
  4083a2:	4b0a      	ldr	r3, [pc, #40]	; (4083cc <uhd_sof_interrupt+0x84>)
  4083a4:	4798      	blx	r3

	/* Notify the user application. */
	UHC_SOF_EVENT();
  4083a6:	4b0a      	ldr	r3, [pc, #40]	; (4083d0 <uhd_sof_interrupt+0x88>)
  4083a8:	4798      	blx	r3
  4083aa:	e002      	b.n	4083b2 <uhd_sof_interrupt+0x6a>
	if (uhd_suspend_start) {
		if (--uhd_suspend_start == 0) {
			ohci_bus_suspend();
			uhd_sleep_mode(UHD_STATE_SUSPEND);
		}
		return; // Abort SOF events
  4083ac:	bf00      	nop
  4083ae:	e000      	b.n	4083b2 <uhd_sof_interrupt+0x6a>
		if (--uhd_resume_start == 0) {
			// Notify the UHC
			uhc_notify_resume();
			uhd_sleep_mode(UHD_STATE_IDLE);
		}
		return; // Abort SOF events
  4083b0:	bf00      	nop
	/* Notify the UHC. */
	uhc_notify_sof(false);

	/* Notify the user application. */
	UHC_SOF_EVENT();
}
  4083b2:	3708      	adds	r7, #8
  4083b4:	46bd      	mov	sp, r7
  4083b6:	bd80      	pop	{r7, pc}
  4083b8:	20019ebc 	.word	0x20019ebc
  4083bc:	004070a9 	.word	0x004070a9
  4083c0:	00408155 	.word	0x00408155
  4083c4:	20019ebd 	.word	0x20019ebd
  4083c8:	00405e0d 	.word	0x00405e0d
  4083cc:	00405d8d 	.word	0x00405d8d
  4083d0:	00403fa9 	.word	0x00403fa9

004083d4 <uhd_remote_wakeup>:

static void uhd_remote_wakeup(void *pointer)
{
  4083d4:	b480      	push	{r7}
  4083d6:	b083      	sub	sp, #12
  4083d8:	af00      	add	r7, sp, #0
  4083da:	6078      	str	r0, [r7, #4]
	UNUSED(pointer);

	/* Wait 50ms before restarting transfer. */
	uhd_resume_start = 50;
  4083dc:	4b04      	ldr	r3, [pc, #16]	; (4083f0 <uhd_remote_wakeup+0x1c>)
  4083de:	2232      	movs	r2, #50	; 0x32
  4083e0:	701a      	strb	r2, [r3, #0]
}
  4083e2:	bf00      	nop
  4083e4:	370c      	adds	r7, #12
  4083e6:	46bd      	mov	sp, r7
  4083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4083ec:	4770      	bx	lr
  4083ee:	bf00      	nop
  4083f0:	20019ebd 	.word	0x20019ebd

004083f4 <uhd_status_change>:

static void uhd_status_change(void *pointer)
{
  4083f4:	b580      	push	{r7, lr}
  4083f6:	b084      	sub	sp, #16
  4083f8:	af00      	add	r7, sp, #0
  4083fa:	6078      	str	r0, [r7, #4]
	uint32_t *bus_flag;

	bus_flag = (uint32_t *)pointer;
  4083fc:	687b      	ldr	r3, [r7, #4]
  4083fe:	60fb      	str	r3, [r7, #12]

	if (*bus_flag == BUS_CONNECT) {
  408400:	68fb      	ldr	r3, [r7, #12]
  408402:	681b      	ldr	r3, [r3, #0]
  408404:	2b00      	cmp	r3, #0
  408406:	d103      	bne.n	408410 <uhd_status_change+0x1c>
		uhc_notify_connection(true);
  408408:	2001      	movs	r0, #1
  40840a:	4b0e      	ldr	r3, [pc, #56]	; (408444 <uhd_status_change+0x50>)
  40840c:	4798      	blx	r3
		if (uhd_reset_callback != NULL) {
			uhd_reset_callback();
			uhd_reset_callback = NULL;
		}
	}
}
  40840e:	e015      	b.n	40843c <uhd_status_change+0x48>

	bus_flag = (uint32_t *)pointer;

	if (*bus_flag == BUS_CONNECT) {
		uhc_notify_connection(true);
	} else if (*bus_flag == BUS_DISCONNECT) {
  408410:	68fb      	ldr	r3, [r7, #12]
  408412:	681b      	ldr	r3, [r3, #0]
  408414:	2b01      	cmp	r3, #1
  408416:	d103      	bne.n	408420 <uhd_status_change+0x2c>
		uhc_notify_connection(false);
  408418:	2000      	movs	r0, #0
  40841a:	4b0a      	ldr	r3, [pc, #40]	; (408444 <uhd_status_change+0x50>)
  40841c:	4798      	blx	r3
		if (uhd_reset_callback != NULL) {
			uhd_reset_callback();
			uhd_reset_callback = NULL;
		}
	}
}
  40841e:	e00d      	b.n	40843c <uhd_status_change+0x48>

	if (*bus_flag == BUS_CONNECT) {
		uhc_notify_connection(true);
	} else if (*bus_flag == BUS_DISCONNECT) {
		uhc_notify_connection(false);
	} else if (*bus_flag == BUS_RESET) {
  408420:	68fb      	ldr	r3, [r7, #12]
  408422:	681b      	ldr	r3, [r3, #0]
  408424:	2b02      	cmp	r3, #2
  408426:	d109      	bne.n	40843c <uhd_status_change+0x48>
		if (uhd_reset_callback != NULL) {
  408428:	4b07      	ldr	r3, [pc, #28]	; (408448 <uhd_status_change+0x54>)
  40842a:	681b      	ldr	r3, [r3, #0]
  40842c:	2b00      	cmp	r3, #0
  40842e:	d005      	beq.n	40843c <uhd_status_change+0x48>
			uhd_reset_callback();
  408430:	4b05      	ldr	r3, [pc, #20]	; (408448 <uhd_status_change+0x54>)
  408432:	681b      	ldr	r3, [r3, #0]
  408434:	4798      	blx	r3
			uhd_reset_callback = NULL;
  408436:	4b04      	ldr	r3, [pc, #16]	; (408448 <uhd_status_change+0x54>)
  408438:	2200      	movs	r2, #0
  40843a:	601a      	str	r2, [r3, #0]
		}
	}
}
  40843c:	bf00      	nop
  40843e:	3710      	adds	r7, #16
  408440:	46bd      	mov	sp, r7
  408442:	bd80      	pop	{r7, pc}
  408444:	00405d59 	.word	0x00405d59
  408448:	20019e10 	.word	0x20019e10

0040844c <uhd_enable>:

void uhd_enable(void)
{
  40844c:	b580      	push	{r7, lr}
  40844e:	b082      	sub	sp, #8
  408450:	af00      	add	r7, sp, #0
	irqflags_t flags;

	uhd_suspend_start = 0;
  408452:	4b19      	ldr	r3, [pc, #100]	; (4084b8 <uhd_enable+0x6c>)
  408454:	2200      	movs	r2, #0
  408456:	701a      	strb	r2, [r3, #0]
	uhd_resume_start = 0;
  408458:	4b18      	ldr	r3, [pc, #96]	; (4084bc <uhd_enable+0x70>)
  40845a:	2200      	movs	r2, #0
  40845c:	701a      	strb	r2, [r3, #0]

	uhd_sleep_mode(UHD_STATE_DISCONNECT);
  40845e:	2003      	movs	r0, #3
  408460:	4b17      	ldr	r3, [pc, #92]	; (4084c0 <uhd_enable+0x74>)
  408462:	4798      	blx	r3

#if SAMG55
	matrix_set_usb_host();
  408464:	4b17      	ldr	r3, [pc, #92]	; (4084c4 <uhd_enable+0x78>)
  408466:	4798      	blx	r3
#endif

	/* Enable USB hardware clock. */
	sysclk_enable_usb();
  408468:	4b17      	ldr	r3, [pc, #92]	; (4084c8 <uhd_enable+0x7c>)
  40846a:	4798      	blx	r3
	pmc_enable_periph_clk(ID_UHP);
  40846c:	202f      	movs	r0, #47	; 0x2f
  40846e:	4b17      	ldr	r3, [pc, #92]	; (4084cc <uhd_enable+0x80>)
  408470:	4798      	blx	r3

	/**
	 * Always authorize asynchronous USB interrupts to exit of sleep mode
	 * For SAMG55 USB wake up device except BACKUP mode.
	 */
	NVIC_SetPriority((IRQn_Type)ID_UHP, UHD_USB_INT_LEVEL);
  408472:	2105      	movs	r1, #5
  408474:	202f      	movs	r0, #47	; 0x2f
  408476:	4b16      	ldr	r3, [pc, #88]	; (4084d0 <uhd_enable+0x84>)
  408478:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type)ID_UHP);
  40847a:	202f      	movs	r0, #47	; 0x2f
  40847c:	4b15      	ldr	r3, [pc, #84]	; (4084d4 <uhd_enable+0x88>)
  40847e:	4798      	blx	r3
//	pmc_set_fast_startup_input(PMC_FSMR_USBAL);

	/* To avoid USB interrupt before end of initialization. */
	flags = cpu_irq_save();
  408480:	4b15      	ldr	r3, [pc, #84]	; (4084d8 <uhd_enable+0x8c>)
  408482:	4798      	blx	r3
  408484:	6078      	str	r0, [r7, #4]

	ohci_init();
  408486:	4b15      	ldr	r3, [pc, #84]	; (4084dc <uhd_enable+0x90>)
  408488:	4798      	blx	r3
	ohci_register_callback(OHCI_INTERRUPT_WDH, (void *)uhd_transfer_end);
  40848a:	4915      	ldr	r1, [pc, #84]	; (4084e0 <uhd_enable+0x94>)
  40848c:	2001      	movs	r0, #1
  40848e:	4b15      	ldr	r3, [pc, #84]	; (4084e4 <uhd_enable+0x98>)
  408490:	4798      	blx	r3
	ohci_register_callback(OHCI_INTERRUPT_SF, (void *)uhd_sof_interrupt);
  408492:	4915      	ldr	r1, [pc, #84]	; (4084e8 <uhd_enable+0x9c>)
  408494:	2002      	movs	r0, #2
  408496:	4b13      	ldr	r3, [pc, #76]	; (4084e4 <uhd_enable+0x98>)
  408498:	4798      	blx	r3
	ohci_register_callback(OHCI_INTERRUPT_RD, (void *)uhd_remote_wakeup);
  40849a:	4914      	ldr	r1, [pc, #80]	; (4084ec <uhd_enable+0xa0>)
  40849c:	2003      	movs	r0, #3
  40849e:	4b11      	ldr	r3, [pc, #68]	; (4084e4 <uhd_enable+0x98>)
  4084a0:	4798      	blx	r3
	ohci_register_callback(OHCI_INTERRUPT_RHSC, (void *)uhd_status_change);
  4084a2:	4913      	ldr	r1, [pc, #76]	; (4084f0 <uhd_enable+0xa4>)
  4084a4:	2006      	movs	r0, #6
  4084a6:	4b0f      	ldr	r3, [pc, #60]	; (4084e4 <uhd_enable+0x98>)
  4084a8:	4798      	blx	r3

	cpu_irq_restore(flags);
  4084aa:	6878      	ldr	r0, [r7, #4]
  4084ac:	4b11      	ldr	r3, [pc, #68]	; (4084f4 <uhd_enable+0xa8>)
  4084ae:	4798      	blx	r3
}
  4084b0:	bf00      	nop
  4084b2:	3708      	adds	r7, #8
  4084b4:	46bd      	mov	sp, r7
  4084b6:	bd80      	pop	{r7, pc}
  4084b8:	20019ebc 	.word	0x20019ebc
  4084bc:	20019ebd 	.word	0x20019ebd
  4084c0:	00408155 	.word	0x00408155
  4084c4:	00406469 	.word	0x00406469
  4084c8:	00404399 	.word	0x00404399
  4084cc:	00406ad1 	.word	0x00406ad1
  4084d0:	00407ff1 	.word	0x00407ff1
  4084d4:	00407fbd 	.word	0x00407fbd
  4084d8:	00408045 	.word	0x00408045
  4084dc:	00406d19 	.word	0x00406d19
  4084e0:	004081c5 	.word	0x004081c5
  4084e4:	00407de9 	.word	0x00407de9
  4084e8:	00408349 	.word	0x00408349
  4084ec:	004083d5 	.word	0x004083d5
  4084f0:	004083f5 	.word	0x004083f5
  4084f4:	0040809d 	.word	0x0040809d

004084f8 <uhd_get_speed>:
	uhd_sleep_mode(UHD_STATE_OFF);

}

uhd_speed_t uhd_get_speed(void)
{
  4084f8:	b580      	push	{r7, lr}
  4084fa:	af00      	add	r7, sp, #0
	switch (ohci_get_device_speed()) {
  4084fc:	4b07      	ldr	r3, [pc, #28]	; (40851c <uhd_get_speed+0x24>)
  4084fe:	4798      	blx	r3
  408500:	4603      	mov	r3, r0
  408502:	2b00      	cmp	r3, #0
  408504:	d002      	beq.n	40850c <uhd_get_speed+0x14>
  408506:	2b01      	cmp	r3, #1
  408508:	d002      	beq.n	408510 <uhd_get_speed+0x18>
  40850a:	e003      	b.n	408514 <uhd_get_speed+0x1c>

	case 0:
		return UHD_SPEED_FULL;
  40850c:	2301      	movs	r3, #1
  40850e:	e002      	b.n	408516 <uhd_get_speed+0x1e>

	case 1:
		return UHD_SPEED_LOW;
  408510:	2300      	movs	r3, #0
  408512:	e000      	b.n	408516 <uhd_get_speed+0x1e>

	default:
		Assert(false);
		return UHD_SPEED_LOW;
  408514:	2300      	movs	r3, #0
	}
}
  408516:	4618      	mov	r0, r3
  408518:	bd80      	pop	{r7, pc}
  40851a:	bf00      	nop
  40851c:	00406fd1 	.word	0x00406fd1

00408520 <uhd_get_frame_number>:

uint16_t uhd_get_frame_number(void)
{
  408520:	b580      	push	{r7, lr}
  408522:	af00      	add	r7, sp, #0
	return ohci_get_frame_number();
  408524:	4b02      	ldr	r3, [pc, #8]	; (408530 <uhd_get_frame_number+0x10>)
  408526:	4798      	blx	r3
  408528:	4603      	mov	r3, r0
}
  40852a:	4618      	mov	r0, r3
  40852c:	bd80      	pop	{r7, pc}
  40852e:	bf00      	nop
  408530:	00406ff5 	.word	0x00406ff5

00408534 <uhd_get_microframe_number>:

uint16_t uhd_get_microframe_number(void)
{
  408534:	b480      	push	{r7}
  408536:	af00      	add	r7, sp, #0
	return 0; // Not supported
  408538:	2300      	movs	r3, #0
}
  40853a:	4618      	mov	r0, r3
  40853c:	46bd      	mov	sp, r7
  40853e:	f85d 7b04 	ldr.w	r7, [sp], #4
  408542:	4770      	bx	lr

00408544 <uhd_send_reset>:

void uhd_send_reset(uhd_callback_reset_t callback)
{
  408544:	b580      	push	{r7, lr}
  408546:	b082      	sub	sp, #8
  408548:	af00      	add	r7, sp, #0
  40854a:	6078      	str	r0, [r7, #4]
	uhd_reset_callback = callback;
  40854c:	4a04      	ldr	r2, [pc, #16]	; (408560 <uhd_send_reset+0x1c>)
  40854e:	687b      	ldr	r3, [r7, #4]
  408550:	6013      	str	r3, [r2, #0]
	ohci_bus_reset();
  408552:	4b04      	ldr	r3, [pc, #16]	; (408564 <uhd_send_reset+0x20>)
  408554:	4798      	blx	r3
}
  408556:	bf00      	nop
  408558:	3708      	adds	r7, #8
  40855a:	46bd      	mov	sp, r7
  40855c:	bd80      	pop	{r7, pc}
  40855e:	bf00      	nop
  408560:	20019e10 	.word	0x20019e10
  408564:	00407011 	.word	0x00407011

00408568 <uhd_suspend>:

void uhd_suspend(void)
{
  408568:	b480      	push	{r7}
  40856a:	af00      	add	r7, sp, #0
	/* Wait three SOFs before entering in suspend state. */
	uhd_suspend_start = 3;
  40856c:	4b03      	ldr	r3, [pc, #12]	; (40857c <uhd_suspend+0x14>)
  40856e:	2203      	movs	r2, #3
  408570:	701a      	strb	r2, [r3, #0]
}
  408572:	bf00      	nop
  408574:	46bd      	mov	sp, r7
  408576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40857a:	4770      	bx	lr
  40857c:	20019ebc 	.word	0x20019ebc

00408580 <uhd_ep0_alloc>:
	/* Wait 50ms before restarting transfer. */
	uhd_resume_start = 50;
}

bool uhd_ep0_alloc(usb_add_t add, uint8_t ep_size)
{
  408580:	b580      	push	{r7, lr}
  408582:	b084      	sub	sp, #16
  408584:	af00      	add	r7, sp, #0
  408586:	4603      	mov	r3, r0
  408588:	460a      	mov	r2, r1
  40858a:	71fb      	strb	r3, [r7, #7]
  40858c:	4613      	mov	r3, r2
  40858e:	71bb      	strb	r3, [r7, #6]
	ed_info_t ed_info_temp;

	if (ep_size < 8) {
  408590:	79bb      	ldrb	r3, [r7, #6]
  408592:	2b07      	cmp	r3, #7
  408594:	d801      	bhi.n	40859a <uhd_ep0_alloc+0x1a>
		return false;
  408596:	2300      	movs	r3, #0
  408598:	e02d      	b.n	4085f6 <uhd_ep0_alloc+0x76>
	}

	ed_info_temp.ed_info_s.bFunctionAddress = add;             // device address
  40859a:	79fb      	ldrb	r3, [r7, #7]
  40859c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4085a0:	b2da      	uxtb	r2, r3
  4085a2:	7b3b      	ldrb	r3, [r7, #12]
  4085a4:	f362 0306 	bfi	r3, r2, #0, #7
  4085a8:	733b      	strb	r3, [r7, #12]
	ed_info_temp.ed_info_s.bEndpointNumber = 0;                // endpoint 0
  4085aa:	89bb      	ldrh	r3, [r7, #12]
  4085ac:	f36f 13ca 	bfc	r3, #7, #4
  4085b0:	81bb      	strh	r3, [r7, #12]
	ed_info_temp.ed_info_s.bDirection = 0;                     // in TD
  4085b2:	7b7b      	ldrb	r3, [r7, #13]
  4085b4:	f36f 03c4 	bfc	r3, #3, #2
  4085b8:	737b      	strb	r3, [r7, #13]
	ed_info_temp.ed_info_s.bSpeed = ohci_get_device_speed();   // speed
  4085ba:	4b11      	ldr	r3, [pc, #68]	; (408600 <uhd_ep0_alloc+0x80>)
  4085bc:	4798      	blx	r3
  4085be:	4603      	mov	r3, r0
  4085c0:	461a      	mov	r2, r3
  4085c2:	7b7b      	ldrb	r3, [r7, #13]
  4085c4:	f362 1345 	bfi	r3, r2, #5, #1
  4085c8:	737b      	strb	r3, [r7, #13]
	ed_info_temp.ed_info_s.bSkip = 0;                          // no skip
  4085ca:	7b7b      	ldrb	r3, [r7, #13]
  4085cc:	f36f 1386 	bfc	r3, #6, #1
  4085d0:	737b      	strb	r3, [r7, #13]
	ed_info_temp.ed_info_s.bFormat = 0;                        // General TD
  4085d2:	7b7b      	ldrb	r3, [r7, #13]
  4085d4:	f36f 13c7 	bfc	r3, #7, #1
  4085d8:	737b      	strb	r3, [r7, #13]
	ed_info_temp.ed_info_s.bMaximumPacketSize = ep_size;       // max packet size
  4085da:	79bb      	ldrb	r3, [r7, #6]
  4085dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4085e0:	b29a      	uxth	r2, r3
  4085e2:	89fb      	ldrh	r3, [r7, #14]
  4085e4:	f362 030a 	bfi	r3, r2, #0, #11
  4085e8:	81fb      	strh	r3, [r7, #14]

	ohci_add_ed_control(&ed_info_temp);
  4085ea:	f107 030c 	add.w	r3, r7, #12
  4085ee:	4618      	mov	r0, r3
  4085f0:	4b04      	ldr	r3, [pc, #16]	; (408604 <uhd_ep0_alloc+0x84>)
  4085f2:	4798      	blx	r3

	return true;
  4085f4:	2301      	movs	r3, #1
}
  4085f6:	4618      	mov	r0, r3
  4085f8:	3710      	adds	r7, #16
  4085fa:	46bd      	mov	sp, r7
  4085fc:	bd80      	pop	{r7, pc}
  4085fe:	bf00      	nop
  408600:	00406fd1 	.word	0x00406fd1
  408604:	004071c9 	.word	0x004071c9

00408608 <uhd_ep_alloc>:

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
{
  408608:	b580      	push	{r7, lr}
  40860a:	b084      	sub	sp, #16
  40860c:	af00      	add	r7, sp, #0
  40860e:	4603      	mov	r3, r0
  408610:	6039      	str	r1, [r7, #0]
  408612:	71fb      	strb	r3, [r7, #7]
	ed_info_t ed_info_temp;
	bool return_value;
	uint8_t ep_type;
	uint8_t ep_dir;

	ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
  408614:	683b      	ldr	r3, [r7, #0]
  408616:	78db      	ldrb	r3, [r3, #3]
  408618:	f003 0303 	and.w	r3, r3, #3
  40861c:	737b      	strb	r3, [r7, #13]
	if (ep_desc->bEndpointAddress & USB_EP_DIR_IN) {
  40861e:	683b      	ldr	r3, [r7, #0]
  408620:	789b      	ldrb	r3, [r3, #2]
  408622:	b25b      	sxtb	r3, r3
  408624:	2b00      	cmp	r3, #0
  408626:	da02      	bge.n	40862e <uhd_ep_alloc+0x26>
		ep_dir = 2;
  408628:	2302      	movs	r3, #2
  40862a:	73bb      	strb	r3, [r7, #14]
  40862c:	e001      	b.n	408632 <uhd_ep_alloc+0x2a>
	} else {
		ep_dir = 1;
  40862e:	2301      	movs	r3, #1
  408630:	73bb      	strb	r3, [r7, #14]
	}

	ed_info_temp.ed_info_s.bFunctionAddress = add;			   // device address=UHC_DEVICE_ENUM_ADD=1
  408632:	79fb      	ldrb	r3, [r7, #7]
  408634:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  408638:	b2da      	uxtb	r2, r3
  40863a:	7a3b      	ldrb	r3, [r7, #8]
  40863c:	f362 0306 	bfi	r3, r2, #0, #7
  408640:	723b      	strb	r3, [r7, #8]
	ed_info_temp.ed_info_s.bEndpointNumber = ep_desc->bEndpointAddress; // endpoint number
  408642:	683b      	ldr	r3, [r7, #0]
  408644:	789b      	ldrb	r3, [r3, #2]
  408646:	f003 030f 	and.w	r3, r3, #15
  40864a:	b2da      	uxtb	r2, r3
  40864c:	893b      	ldrh	r3, [r7, #8]
  40864e:	f362 13ca 	bfi	r3, r2, #7, #4
  408652:	813b      	strh	r3, [r7, #8]
	ed_info_temp.ed_info_s.bDirection = ep_dir;				   // Set direction
  408654:	7bbb      	ldrb	r3, [r7, #14]
  408656:	f003 0303 	and.w	r3, r3, #3
  40865a:	b2da      	uxtb	r2, r3
  40865c:	7a7b      	ldrb	r3, [r7, #9]
  40865e:	f362 03c4 	bfi	r3, r2, #3, #2
  408662:	727b      	strb	r3, [r7, #9]
	ed_info_temp.ed_info_s.bSpeed = ohci_get_device_speed();   // speed
  408664:	4b21      	ldr	r3, [pc, #132]	; (4086ec <uhd_ep_alloc+0xe4>)
  408666:	4798      	blx	r3
  408668:	4603      	mov	r3, r0
  40866a:	461a      	mov	r2, r3
  40866c:	7a7b      	ldrb	r3, [r7, #9]
  40866e:	f362 1345 	bfi	r3, r2, #5, #1
  408672:	727b      	strb	r3, [r7, #9]
	ed_info_temp.ed_info_s.bSkip = 0;						   // no skip
  408674:	7a7b      	ldrb	r3, [r7, #9]
  408676:	f36f 1386 	bfc	r3, #6, #1
  40867a:	727b      	strb	r3, [r7, #9]
	ed_info_temp.ed_info_s.bFormat = 0; 					   // General TD
  40867c:	7a7b      	ldrb	r3, [r7, #9]
  40867e:	f36f 13c7 	bfc	r3, #7, #1
  408682:	727b      	strb	r3, [r7, #9]
	ed_info_temp.ed_info_s.bMaximumPacketSize = ep_desc->wMaxPacketSize;  // max packet size
  408684:	683b      	ldr	r3, [r7, #0]
  408686:	889b      	ldrh	r3, [r3, #4]
  408688:	b29b      	uxth	r3, r3
  40868a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40868e:	b29a      	uxth	r2, r3
  408690:	897b      	ldrh	r3, [r7, #10]
  408692:	f362 030a 	bfi	r3, r2, #0, #11
  408696:	817b      	strh	r3, [r7, #10]

	switch(ep_type) {
  408698:	7b7b      	ldrb	r3, [r7, #13]
  40869a:	2b02      	cmp	r3, #2
  40869c:	d017      	beq.n	4086ce <uhd_ep_alloc+0xc6>
  40869e:	2b03      	cmp	r3, #3
  4086a0:	d00d      	beq.n	4086be <uhd_ep_alloc+0xb6>
  4086a2:	2b01      	cmp	r3, #1
  4086a4:	d11b      	bne.n	4086de <uhd_ep_alloc+0xd6>
	case USB_EP_TYPE_ISOCHRONOUS:
		ed_info_temp.ed_info_s.bFormat = 1;                // ISO TD
  4086a6:	7a7b      	ldrb	r3, [r7, #9]
  4086a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4086ac:	727b      	strb	r3, [r7, #9]
		return_value = ohci_add_ed_period(&ed_info_temp);
  4086ae:	f107 0308 	add.w	r3, r7, #8
  4086b2:	4618      	mov	r0, r3
  4086b4:	4b0e      	ldr	r3, [pc, #56]	; (4086f0 <uhd_ep_alloc+0xe8>)
  4086b6:	4798      	blx	r3
  4086b8:	4603      	mov	r3, r0
  4086ba:	73fb      	strb	r3, [r7, #15]
		break;
  4086bc:	e011      	b.n	4086e2 <uhd_ep_alloc+0xda>
	case USB_EP_TYPE_INTERRUPT:
		return_value = ohci_add_ed_period(&ed_info_temp);
  4086be:	f107 0308 	add.w	r3, r7, #8
  4086c2:	4618      	mov	r0, r3
  4086c4:	4b0a      	ldr	r3, [pc, #40]	; (4086f0 <uhd_ep_alloc+0xe8>)
  4086c6:	4798      	blx	r3
  4086c8:	4603      	mov	r3, r0
  4086ca:	73fb      	strb	r3, [r7, #15]
		break;
  4086cc:	e009      	b.n	4086e2 <uhd_ep_alloc+0xda>
	case USB_EP_TYPE_BULK:
		return_value = ohci_add_ed_bulk(&ed_info_temp);
  4086ce:	f107 0308 	add.w	r3, r7, #8
  4086d2:	4618      	mov	r0, r3
  4086d4:	4b07      	ldr	r3, [pc, #28]	; (4086f4 <uhd_ep_alloc+0xec>)
  4086d6:	4798      	blx	r3
  4086d8:	4603      	mov	r3, r0
  4086da:	73fb      	strb	r3, [r7, #15]
		break;
  4086dc:	e001      	b.n	4086e2 <uhd_ep_alloc+0xda>
	default:
		Assert(false);
		return false;
  4086de:	2300      	movs	r3, #0
  4086e0:	e000      	b.n	4086e4 <uhd_ep_alloc+0xdc>
	}

	return return_value;
  4086e2:	7bfb      	ldrb	r3, [r7, #15]
}
  4086e4:	4618      	mov	r0, r3
  4086e6:	3710      	adds	r7, #16
  4086e8:	46bd      	mov	sp, r7
  4086ea:	bd80      	pop	{r7, pc}
  4086ec:	00406fd1 	.word	0x00406fd1
  4086f0:	004072e1 	.word	0x004072e1
  4086f4:	004071fd 	.word	0x004071fd

004086f8 <uhd_ep_free>:


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
  4086f8:	b580      	push	{r7, lr}
  4086fa:	b082      	sub	sp, #8
  4086fc:	af00      	add	r7, sp, #0
  4086fe:	4603      	mov	r3, r0
  408700:	460a      	mov	r2, r1
  408702:	71fb      	strb	r3, [r7, #7]
  408704:	4613      	mov	r3, r2
  408706:	71bb      	strb	r3, [r7, #6]
	UNUSED(add);

	ohci_remove_ed(endp);
  408708:	79bb      	ldrb	r3, [r7, #6]
  40870a:	4618      	mov	r0, r3
  40870c:	4b02      	ldr	r3, [pc, #8]	; (408718 <uhd_ep_free+0x20>)
  40870e:	4798      	blx	r3
}
  408710:	bf00      	nop
  408712:	3708      	adds	r7, #8
  408714:	46bd      	mov	sp, r7
  408716:	bd80      	pop	{r7, pc}
  408718:	004074a9 	.word	0x004074a9

0040871c <uhd_setup_request>:
		usb_setup_req_t *req,
		uint8_t *payload,
		uint16_t payload_size,
		uhd_callback_setup_run_t callback_run,
		uhd_callback_setup_end_t callback_end)
{
  40871c:	b580      	push	{r7, lr}
  40871e:	b086      	sub	sp, #24
  408720:	af00      	add	r7, sp, #0
  408722:	60b9      	str	r1, [r7, #8]
  408724:	607a      	str	r2, [r7, #4]
  408726:	461a      	mov	r2, r3
  408728:	4603      	mov	r3, r0
  40872a:	73fb      	strb	r3, [r7, #15]
  40872c:	4613      	mov	r3, r2
  40872e:	81bb      	strh	r3, [r7, #12]
	UNUSED(callback_run);

	bool return_value;

	irqflags_t flags;
	flags = cpu_irq_save();
  408730:	4b47      	ldr	r3, [pc, #284]	; (408850 <uhd_setup_request+0x134>)
  408732:	4798      	blx	r3
  408734:	6178      	str	r0, [r7, #20]

	/* Add setup TD. */
	return_value = ohci_add_td_control(TD_PID_SETUP, (uint8_t *)req, sizeof(usb_setup_req_t));
  408736:	2208      	movs	r2, #8
  408738:	68b9      	ldr	r1, [r7, #8]
  40873a:	2000      	movs	r0, #0
  40873c:	4b45      	ldr	r3, [pc, #276]	; (408854 <uhd_setup_request+0x138>)
  40873e:	4798      	blx	r3
  408740:	4603      	mov	r3, r0
  408742:	74fb      	strb	r3, [r7, #19]
	if (return_value == false) {
  408744:	7cfb      	ldrb	r3, [r7, #19]
  408746:	f083 0301 	eor.w	r3, r3, #1
  40874a:	b2db      	uxtb	r3, r3
  40874c:	2b00      	cmp	r3, #0
  40874e:	d004      	beq.n	40875a <uhd_setup_request+0x3e>
		cpu_irq_restore(flags);
  408750:	6978      	ldr	r0, [r7, #20]
  408752:	4b41      	ldr	r3, [pc, #260]	; (408858 <uhd_setup_request+0x13c>)
  408754:	4798      	blx	r3
		return false;
  408756:	2300      	movs	r3, #0
  408758:	e075      	b.n	408846 <uhd_setup_request+0x12a>
	}

	if ((req->bmRequestType & USB_REQ_DIR_MASK) == USB_REQ_DIR_IN) {
  40875a:	68bb      	ldr	r3, [r7, #8]
  40875c:	781b      	ldrb	r3, [r3, #0]
  40875e:	b25b      	sxtb	r3, r3
  408760:	2b00      	cmp	r3, #0
  408762:	da24      	bge.n	4087ae <uhd_setup_request+0x92>
		/* Add in TD. */
		return_value = ohci_add_td_control(TD_PID_IN, payload, payload_size);
  408764:	89bb      	ldrh	r3, [r7, #12]
  408766:	461a      	mov	r2, r3
  408768:	6879      	ldr	r1, [r7, #4]
  40876a:	2002      	movs	r0, #2
  40876c:	4b39      	ldr	r3, [pc, #228]	; (408854 <uhd_setup_request+0x138>)
  40876e:	4798      	blx	r3
  408770:	4603      	mov	r3, r0
  408772:	74fb      	strb	r3, [r7, #19]
		if (return_value == false) {
  408774:	7cfb      	ldrb	r3, [r7, #19]
  408776:	f083 0301 	eor.w	r3, r3, #1
  40877a:	b2db      	uxtb	r3, r3
  40877c:	2b00      	cmp	r3, #0
  40877e:	d004      	beq.n	40878a <uhd_setup_request+0x6e>
			cpu_irq_restore(flags);
  408780:	6978      	ldr	r0, [r7, #20]
  408782:	4b35      	ldr	r3, [pc, #212]	; (408858 <uhd_setup_request+0x13c>)
  408784:	4798      	blx	r3
			return false;
  408786:	2300      	movs	r3, #0
  408788:	e05d      	b.n	408846 <uhd_setup_request+0x12a>
		}

		/* Add out TD. */
		return_value = ohci_add_td_control(TD_PID_OUT, payload, 0);
  40878a:	2200      	movs	r2, #0
  40878c:	6879      	ldr	r1, [r7, #4]
  40878e:	2001      	movs	r0, #1
  408790:	4b30      	ldr	r3, [pc, #192]	; (408854 <uhd_setup_request+0x138>)
  408792:	4798      	blx	r3
  408794:	4603      	mov	r3, r0
  408796:	74fb      	strb	r3, [r7, #19]
		if (return_value == false) {
  408798:	7cfb      	ldrb	r3, [r7, #19]
  40879a:	f083 0301 	eor.w	r3, r3, #1
  40879e:	b2db      	uxtb	r3, r3
  4087a0:	2b00      	cmp	r3, #0
  4087a2:	d040      	beq.n	408826 <uhd_setup_request+0x10a>
			cpu_irq_restore(flags);
  4087a4:	6978      	ldr	r0, [r7, #20]
  4087a6:	4b2c      	ldr	r3, [pc, #176]	; (408858 <uhd_setup_request+0x13c>)
  4087a8:	4798      	blx	r3
			return false;
  4087aa:	2300      	movs	r3, #0
  4087ac:	e04b      	b.n	408846 <uhd_setup_request+0x12a>
		}
	} else {
		if (req->wLength) {
  4087ae:	68bb      	ldr	r3, [r7, #8]
  4087b0:	88db      	ldrh	r3, [r3, #6]
  4087b2:	b29b      	uxth	r3, r3
  4087b4:	2b00      	cmp	r3, #0
  4087b6:	d024      	beq.n	408802 <uhd_setup_request+0xe6>
			/* Add out TD. */
			return_value = ohci_add_td_control(TD_PID_OUT, payload, payload_size);
  4087b8:	89bb      	ldrh	r3, [r7, #12]
  4087ba:	461a      	mov	r2, r3
  4087bc:	6879      	ldr	r1, [r7, #4]
  4087be:	2001      	movs	r0, #1
  4087c0:	4b24      	ldr	r3, [pc, #144]	; (408854 <uhd_setup_request+0x138>)
  4087c2:	4798      	blx	r3
  4087c4:	4603      	mov	r3, r0
  4087c6:	74fb      	strb	r3, [r7, #19]
			if (return_value == false) {
  4087c8:	7cfb      	ldrb	r3, [r7, #19]
  4087ca:	f083 0301 	eor.w	r3, r3, #1
  4087ce:	b2db      	uxtb	r3, r3
  4087d0:	2b00      	cmp	r3, #0
  4087d2:	d004      	beq.n	4087de <uhd_setup_request+0xc2>
				cpu_irq_restore(flags);
  4087d4:	6978      	ldr	r0, [r7, #20]
  4087d6:	4b20      	ldr	r3, [pc, #128]	; (408858 <uhd_setup_request+0x13c>)
  4087d8:	4798      	blx	r3
				return false;
  4087da:	2300      	movs	r3, #0
  4087dc:	e033      	b.n	408846 <uhd_setup_request+0x12a>
			}

			/* Add in TD. */
			return_value = ohci_add_td_control(TD_PID_IN, payload, 0);
  4087de:	2200      	movs	r2, #0
  4087e0:	6879      	ldr	r1, [r7, #4]
  4087e2:	2002      	movs	r0, #2
  4087e4:	4b1b      	ldr	r3, [pc, #108]	; (408854 <uhd_setup_request+0x138>)
  4087e6:	4798      	blx	r3
  4087e8:	4603      	mov	r3, r0
  4087ea:	74fb      	strb	r3, [r7, #19]
			if (return_value == false) {
  4087ec:	7cfb      	ldrb	r3, [r7, #19]
  4087ee:	f083 0301 	eor.w	r3, r3, #1
  4087f2:	b2db      	uxtb	r3, r3
  4087f4:	2b00      	cmp	r3, #0
  4087f6:	d016      	beq.n	408826 <uhd_setup_request+0x10a>
				cpu_irq_restore(flags);
  4087f8:	6978      	ldr	r0, [r7, #20]
  4087fa:	4b17      	ldr	r3, [pc, #92]	; (408858 <uhd_setup_request+0x13c>)
  4087fc:	4798      	blx	r3
				return false;
  4087fe:	2300      	movs	r3, #0
  408800:	e021      	b.n	408846 <uhd_setup_request+0x12a>
			}
		} else {
			/* No DATA phase */
			return_value = ohci_add_td_control(TD_PID_IN, payload, 0);
  408802:	2200      	movs	r2, #0
  408804:	6879      	ldr	r1, [r7, #4]
  408806:	2002      	movs	r0, #2
  408808:	4b12      	ldr	r3, [pc, #72]	; (408854 <uhd_setup_request+0x138>)
  40880a:	4798      	blx	r3
  40880c:	4603      	mov	r3, r0
  40880e:	74fb      	strb	r3, [r7, #19]
			if (return_value == false) {
  408810:	7cfb      	ldrb	r3, [r7, #19]
  408812:	f083 0301 	eor.w	r3, r3, #1
  408816:	b2db      	uxtb	r3, r3
  408818:	2b00      	cmp	r3, #0
  40881a:	d004      	beq.n	408826 <uhd_setup_request+0x10a>
				cpu_irq_restore(flags);
  40881c:	6978      	ldr	r0, [r7, #20]
  40881e:	4b0e      	ldr	r3, [pc, #56]	; (408858 <uhd_setup_request+0x13c>)
  408820:	4798      	blx	r3
				return false;
  408822:	2300      	movs	r3, #0
  408824:	e00f      	b.n	408846 <uhd_setup_request+0x12a>
			}
		}
	}

	callback_setup_end_para.add = add;
  408826:	4a0d      	ldr	r2, [pc, #52]	; (40885c <uhd_setup_request+0x140>)
  408828:	7bfb      	ldrb	r3, [r7, #15]
  40882a:	7013      	strb	r3, [r2, #0]
	callback_setup_end_para.status = UHD_TRANS_NOERROR;
  40882c:	4b0b      	ldr	r3, [pc, #44]	; (40885c <uhd_setup_request+0x140>)
  40882e:	2200      	movs	r2, #0
  408830:	705a      	strb	r2, [r3, #1]
	callback_setup_end_para.payload_trans = payload_size;
  408832:	4a0a      	ldr	r2, [pc, #40]	; (40885c <uhd_setup_request+0x140>)
  408834:	89bb      	ldrh	r3, [r7, #12]
  408836:	8053      	strh	r3, [r2, #2]
	callback_setup_end_func = callback_end;
  408838:	4a09      	ldr	r2, [pc, #36]	; (408860 <uhd_setup_request+0x144>)
  40883a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40883c:	6013      	str	r3, [r2, #0]

	cpu_irq_restore(flags);
  40883e:	6978      	ldr	r0, [r7, #20]
  408840:	4b05      	ldr	r3, [pc, #20]	; (408858 <uhd_setup_request+0x13c>)
  408842:	4798      	blx	r3

	return true;
  408844:	2301      	movs	r3, #1
}
  408846:	4618      	mov	r0, r3
  408848:	3718      	adds	r7, #24
  40884a:	46bd      	mov	sp, r7
  40884c:	bd80      	pop	{r7, pc}
  40884e:	bf00      	nop
  408850:	00408045 	.word	0x00408045
  408854:	004077a5 	.word	0x004077a5
  408858:	0040809d 	.word	0x0040809d
  40885c:	20019e14 	.word	0x20019e14
  408860:	20019e18 	.word	0x20019e18

00408864 <uhd_ep_run>:
		bool b_shortpacket,
		uint8_t *buf,
		iram_size_t buf_size,
		uint16_t timeout,
		uhd_callback_trans_t callback)
{
  408864:	b590      	push	{r4, r7, lr}
  408866:	b087      	sub	sp, #28
  408868:	af00      	add	r7, sp, #0
  40886a:	603b      	str	r3, [r7, #0]
  40886c:	4603      	mov	r3, r0
  40886e:	71fb      	strb	r3, [r7, #7]
  408870:	460b      	mov	r3, r1
  408872:	71bb      	strb	r3, [r7, #6]
  408874:	4613      	mov	r3, r2
  408876:	717b      	strb	r3, [r7, #5]
	UNUSED(b_shortpacket);
	UNUSED(timeout);

	uint32_t i;
	bool return_value = true;
  408878:	2301      	movs	r3, #1
  40887a:	74fb      	strb	r3, [r7, #19]

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
  40887c:	2300      	movs	r3, #0
  40887e:	617b      	str	r3, [r7, #20]
  408880:	e01d      	b.n	4088be <uhd_ep_run+0x5a>
		if (!callback_trans_end_para[i].flag) {
  408882:	4943      	ldr	r1, [pc, #268]	; (408990 <uhd_ep_run+0x12c>)
  408884:	697a      	ldr	r2, [r7, #20]
  408886:	4613      	mov	r3, r2
  408888:	009b      	lsls	r3, r3, #2
  40888a:	4413      	add	r3, r2
  40888c:	009b      	lsls	r3, r3, #2
  40888e:	440b      	add	r3, r1
  408890:	3310      	adds	r3, #16
  408892:	781b      	ldrb	r3, [r3, #0]
  408894:	f083 0301 	eor.w	r3, r3, #1
  408898:	b2db      	uxtb	r3, r3
  40889a:	2b00      	cmp	r3, #0
  40889c:	d00c      	beq.n	4088b8 <uhd_ep_run+0x54>
			memset((void *)&callback_trans_end_para[i], 0,
  40889e:	697a      	ldr	r2, [r7, #20]
  4088a0:	4613      	mov	r3, r2
  4088a2:	009b      	lsls	r3, r3, #2
  4088a4:	4413      	add	r3, r2
  4088a6:	009b      	lsls	r3, r3, #2
  4088a8:	4a39      	ldr	r2, [pc, #228]	; (408990 <uhd_ep_run+0x12c>)
  4088aa:	4413      	add	r3, r2
  4088ac:	2214      	movs	r2, #20
  4088ae:	2100      	movs	r1, #0
  4088b0:	4618      	mov	r0, r3
  4088b2:	4b38      	ldr	r3, [pc, #224]	; (408994 <uhd_ep_run+0x130>)
  4088b4:	4798      	blx	r3
					sizeof(callback_trans_end_para[i]));
			break;
  4088b6:	e005      	b.n	4088c4 <uhd_ep_run+0x60>

	uint32_t i;
	bool return_value = true;

	/* Check if there is free callback resource. */
	for (i = 0; i < 8; i++) {
  4088b8:	697b      	ldr	r3, [r7, #20]
  4088ba:	3301      	adds	r3, #1
  4088bc:	617b      	str	r3, [r7, #20]
  4088be:	697b      	ldr	r3, [r7, #20]
  4088c0:	2b07      	cmp	r3, #7
  4088c2:	d9de      	bls.n	408882 <uhd_ep_run+0x1e>
			memset((void *)&callback_trans_end_para[i], 0,
					sizeof(callback_trans_end_para[i]));
			break;
		}
	}
	if (i == 8) {
  4088c4:	697b      	ldr	r3, [r7, #20]
  4088c6:	2b08      	cmp	r3, #8
  4088c8:	d101      	bne.n	4088ce <uhd_ep_run+0x6a>
		return false;
  4088ca:	2300      	movs	r3, #0
  4088cc:	e05b      	b.n	408986 <uhd_ep_run+0x122>
	}

	irqflags_t flags;

	flags = cpu_irq_save();
  4088ce:	4b32      	ldr	r3, [pc, #200]	; (408998 <uhd_ep_run+0x134>)
  4088d0:	4798      	blx	r3
  4088d2:	60f8      	str	r0, [r7, #12]

	return_value = ohci_add_td_non_control(endp, buf, buf_size,
  4088d4:	697a      	ldr	r2, [r7, #20]
  4088d6:	4613      	mov	r3, r2
  4088d8:	009b      	lsls	r3, r3, #2
  4088da:	4413      	add	r3, r2
  4088dc:	009b      	lsls	r3, r3, #2
  4088de:	3308      	adds	r3, #8
  4088e0:	4a2b      	ldr	r2, [pc, #172]	; (408990 <uhd_ep_run+0x12c>)
  4088e2:	4413      	add	r3, r2
  4088e4:	79b8      	ldrb	r0, [r7, #6]
  4088e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4088e8:	6839      	ldr	r1, [r7, #0]
  4088ea:	4c2c      	ldr	r4, [pc, #176]	; (40899c <uhd_ep_run+0x138>)
  4088ec:	47a0      	blx	r4
  4088ee:	4603      	mov	r3, r0
  4088f0:	74fb      	strb	r3, [r7, #19]
			&callback_trans_end_para[i].td_general_header);
	if (return_value == false) {
  4088f2:	7cfb      	ldrb	r3, [r7, #19]
  4088f4:	f083 0301 	eor.w	r3, r3, #1
  4088f8:	b2db      	uxtb	r3, r3
  4088fa:	2b00      	cmp	r3, #0
  4088fc:	d004      	beq.n	408908 <uhd_ep_run+0xa4>
		cpu_irq_restore(flags);
  4088fe:	68f8      	ldr	r0, [r7, #12]
  408900:	4b27      	ldr	r3, [pc, #156]	; (4089a0 <uhd_ep_run+0x13c>)
  408902:	4798      	blx	r3
		return false;
  408904:	2300      	movs	r3, #0
  408906:	e03e      	b.n	408986 <uhd_ep_run+0x122>
	}

	callback_trans_end_para[i].add = add;
  408908:	4921      	ldr	r1, [pc, #132]	; (408990 <uhd_ep_run+0x12c>)
  40890a:	697a      	ldr	r2, [r7, #20]
  40890c:	4613      	mov	r3, r2
  40890e:	009b      	lsls	r3, r3, #2
  408910:	4413      	add	r3, r2
  408912:	009b      	lsls	r3, r3, #2
  408914:	440b      	add	r3, r1
  408916:	79fa      	ldrb	r2, [r7, #7]
  408918:	701a      	strb	r2, [r3, #0]
	callback_trans_end_para[i].ep = endp;
  40891a:	491d      	ldr	r1, [pc, #116]	; (408990 <uhd_ep_run+0x12c>)
  40891c:	697a      	ldr	r2, [r7, #20]
  40891e:	4613      	mov	r3, r2
  408920:	009b      	lsls	r3, r3, #2
  408922:	4413      	add	r3, r2
  408924:	009b      	lsls	r3, r3, #2
  408926:	440b      	add	r3, r1
  408928:	3301      	adds	r3, #1
  40892a:	79ba      	ldrb	r2, [r7, #6]
  40892c:	701a      	strb	r2, [r3, #0]
	callback_trans_end_para[i].status = UHD_TRANS_NOERROR;
  40892e:	4918      	ldr	r1, [pc, #96]	; (408990 <uhd_ep_run+0x12c>)
  408930:	697a      	ldr	r2, [r7, #20]
  408932:	4613      	mov	r3, r2
  408934:	009b      	lsls	r3, r3, #2
  408936:	4413      	add	r3, r2
  408938:	009b      	lsls	r3, r3, #2
  40893a:	440b      	add	r3, r1
  40893c:	3302      	adds	r3, #2
  40893e:	2200      	movs	r2, #0
  408940:	701a      	strb	r2, [r3, #0]
	callback_trans_end_para[i].nb_transfered = (iram_size_t)buf;
  408942:	6839      	ldr	r1, [r7, #0]
  408944:	4812      	ldr	r0, [pc, #72]	; (408990 <uhd_ep_run+0x12c>)
  408946:	697a      	ldr	r2, [r7, #20]
  408948:	4613      	mov	r3, r2
  40894a:	009b      	lsls	r3, r3, #2
  40894c:	4413      	add	r3, r2
  40894e:	009b      	lsls	r3, r3, #2
  408950:	4403      	add	r3, r0
  408952:	3304      	adds	r3, #4
  408954:	6019      	str	r1, [r3, #0]
	callback_trans_end_para[i].callback_trans_end_func = callback;
  408956:	490e      	ldr	r1, [pc, #56]	; (408990 <uhd_ep_run+0x12c>)
  408958:	697a      	ldr	r2, [r7, #20]
  40895a:	4613      	mov	r3, r2
  40895c:	009b      	lsls	r3, r3, #2
  40895e:	4413      	add	r3, r2
  408960:	009b      	lsls	r3, r3, #2
  408962:	440b      	add	r3, r1
  408964:	330c      	adds	r3, #12
  408966:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  408968:	601a      	str	r2, [r3, #0]
	callback_trans_end_para[i].flag = 1;
  40896a:	4909      	ldr	r1, [pc, #36]	; (408990 <uhd_ep_run+0x12c>)
  40896c:	697a      	ldr	r2, [r7, #20]
  40896e:	4613      	mov	r3, r2
  408970:	009b      	lsls	r3, r3, #2
  408972:	4413      	add	r3, r2
  408974:	009b      	lsls	r3, r3, #2
  408976:	440b      	add	r3, r1
  408978:	3310      	adds	r3, #16
  40897a:	2201      	movs	r2, #1
  40897c:	701a      	strb	r2, [r3, #0]

	cpu_irq_restore(flags);
  40897e:	68f8      	ldr	r0, [r7, #12]
  408980:	4b07      	ldr	r3, [pc, #28]	; (4089a0 <uhd_ep_run+0x13c>)
  408982:	4798      	blx	r3

	return true;
  408984:	2301      	movs	r3, #1
}
  408986:	4618      	mov	r0, r3
  408988:	371c      	adds	r7, #28
  40898a:	46bd      	mov	sp, r7
  40898c:	bd90      	pop	{r4, r7, pc}
  40898e:	bf00      	nop
  408990:	20019e1c 	.word	0x20019e1c
  408994:	0040adc1 	.word	0x0040adc1
  408998:	00408045 	.word	0x00408045
  40899c:	004078c5 	.word	0x004078c5
  4089a0:	0040809d 	.word	0x0040809d

004089a4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4089a4:	b480      	push	{r7}
  4089a6:	b089      	sub	sp, #36	; 0x24
  4089a8:	af00      	add	r7, sp, #0
  4089aa:	60f8      	str	r0, [r7, #12]
  4089ac:	60b9      	str	r1, [r7, #8]
  4089ae:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4089b0:	68bb      	ldr	r3, [r7, #8]
  4089b2:	011a      	lsls	r2, r3, #4
  4089b4:	687b      	ldr	r3, [r7, #4]
  4089b6:	429a      	cmp	r2, r3
  4089b8:	d802      	bhi.n	4089c0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4089ba:	2310      	movs	r3, #16
  4089bc:	61fb      	str	r3, [r7, #28]
  4089be:	e001      	b.n	4089c4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4089c0:	2308      	movs	r3, #8
  4089c2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4089c4:	687b      	ldr	r3, [r7, #4]
  4089c6:	00da      	lsls	r2, r3, #3
  4089c8:	69fb      	ldr	r3, [r7, #28]
  4089ca:	68b9      	ldr	r1, [r7, #8]
  4089cc:	fb01 f303 	mul.w	r3, r1, r3
  4089d0:	085b      	lsrs	r3, r3, #1
  4089d2:	441a      	add	r2, r3
  4089d4:	69fb      	ldr	r3, [r7, #28]
  4089d6:	68b9      	ldr	r1, [r7, #8]
  4089d8:	fb01 f303 	mul.w	r3, r1, r3
  4089dc:	fbb2 f3f3 	udiv	r3, r2, r3
  4089e0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4089e2:	69bb      	ldr	r3, [r7, #24]
  4089e4:	08db      	lsrs	r3, r3, #3
  4089e6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4089e8:	69bb      	ldr	r3, [r7, #24]
  4089ea:	f003 0307 	and.w	r3, r3, #7
  4089ee:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4089f0:	697b      	ldr	r3, [r7, #20]
  4089f2:	2b00      	cmp	r3, #0
  4089f4:	d003      	beq.n	4089fe <usart_set_async_baudrate+0x5a>
  4089f6:	697b      	ldr	r3, [r7, #20]
  4089f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4089fc:	d301      	bcc.n	408a02 <usart_set_async_baudrate+0x5e>
		return 1;
  4089fe:	2301      	movs	r3, #1
  408a00:	e00f      	b.n	408a22 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  408a02:	69fb      	ldr	r3, [r7, #28]
  408a04:	2b08      	cmp	r3, #8
  408a06:	d105      	bne.n	408a14 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  408a08:	68fb      	ldr	r3, [r7, #12]
  408a0a:	685b      	ldr	r3, [r3, #4]
  408a0c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  408a10:	68fb      	ldr	r3, [r7, #12]
  408a12:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  408a14:	693b      	ldr	r3, [r7, #16]
  408a16:	041a      	lsls	r2, r3, #16
  408a18:	697b      	ldr	r3, [r7, #20]
  408a1a:	431a      	orrs	r2, r3
  408a1c:	68fb      	ldr	r3, [r7, #12]
  408a1e:	621a      	str	r2, [r3, #32]

	return 0;
  408a20:	2300      	movs	r3, #0
}
  408a22:	4618      	mov	r0, r3
  408a24:	3724      	adds	r7, #36	; 0x24
  408a26:	46bd      	mov	sp, r7
  408a28:	f85d 7b04 	ldr.w	r7, [sp], #4
  408a2c:	4770      	bx	lr
  408a2e:	bf00      	nop

00408a30 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  408a30:	b580      	push	{r7, lr}
  408a32:	b082      	sub	sp, #8
  408a34:	af00      	add	r7, sp, #0
  408a36:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  408a38:	6878      	ldr	r0, [r7, #4]
  408a3a:	4b0d      	ldr	r3, [pc, #52]	; (408a70 <usart_reset+0x40>)
  408a3c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  408a3e:	687b      	ldr	r3, [r7, #4]
  408a40:	2200      	movs	r2, #0
  408a42:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  408a44:	687b      	ldr	r3, [r7, #4]
  408a46:	2200      	movs	r2, #0
  408a48:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  408a4a:	687b      	ldr	r3, [r7, #4]
  408a4c:	2200      	movs	r2, #0
  408a4e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  408a50:	6878      	ldr	r0, [r7, #4]
  408a52:	4b08      	ldr	r3, [pc, #32]	; (408a74 <usart_reset+0x44>)
  408a54:	4798      	blx	r3
	usart_reset_rx(p_usart);
  408a56:	6878      	ldr	r0, [r7, #4]
  408a58:	4b07      	ldr	r3, [pc, #28]	; (408a78 <usart_reset+0x48>)
  408a5a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  408a5c:	6878      	ldr	r0, [r7, #4]
  408a5e:	4b07      	ldr	r3, [pc, #28]	; (408a7c <usart_reset+0x4c>)
  408a60:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  408a62:	6878      	ldr	r0, [r7, #4]
  408a64:	4b06      	ldr	r3, [pc, #24]	; (408a80 <usart_reset+0x50>)
  408a66:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  408a68:	bf00      	nop
  408a6a:	3708      	adds	r7, #8
  408a6c:	46bd      	mov	sp, r7
  408a6e:	bd80      	pop	{r7, pc}
  408a70:	00408df1 	.word	0x00408df1
  408a74:	00408b81 	.word	0x00408b81
  408a78:	00408bb9 	.word	0x00408bb9
  408a7c:	00408c59 	.word	0x00408c59
  408a80:	00408c91 	.word	0x00408c91

00408a84 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  408a84:	b580      	push	{r7, lr}
  408a86:	b084      	sub	sp, #16
  408a88:	af00      	add	r7, sp, #0
  408a8a:	60f8      	str	r0, [r7, #12]
  408a8c:	60b9      	str	r1, [r7, #8]
  408a8e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  408a90:	68f8      	ldr	r0, [r7, #12]
  408a92:	4b1a      	ldr	r3, [pc, #104]	; (408afc <usart_init_rs232+0x78>)
  408a94:	4798      	blx	r3

	ul_reg_val = 0;
  408a96:	4b1a      	ldr	r3, [pc, #104]	; (408b00 <usart_init_rs232+0x7c>)
  408a98:	2200      	movs	r2, #0
  408a9a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  408a9c:	68bb      	ldr	r3, [r7, #8]
  408a9e:	2b00      	cmp	r3, #0
  408aa0:	d009      	beq.n	408ab6 <usart_init_rs232+0x32>
  408aa2:	68bb      	ldr	r3, [r7, #8]
  408aa4:	681b      	ldr	r3, [r3, #0]
  408aa6:	687a      	ldr	r2, [r7, #4]
  408aa8:	4619      	mov	r1, r3
  408aaa:	68f8      	ldr	r0, [r7, #12]
  408aac:	4b15      	ldr	r3, [pc, #84]	; (408b04 <usart_init_rs232+0x80>)
  408aae:	4798      	blx	r3
  408ab0:	4603      	mov	r3, r0
  408ab2:	2b00      	cmp	r3, #0
  408ab4:	d001      	beq.n	408aba <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  408ab6:	2301      	movs	r3, #1
  408ab8:	e01b      	b.n	408af2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  408aba:	68bb      	ldr	r3, [r7, #8]
  408abc:	685a      	ldr	r2, [r3, #4]
  408abe:	68bb      	ldr	r3, [r7, #8]
  408ac0:	689b      	ldr	r3, [r3, #8]
  408ac2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  408ac4:	68bb      	ldr	r3, [r7, #8]
  408ac6:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  408ac8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  408aca:	68bb      	ldr	r3, [r7, #8]
  408acc:	68db      	ldr	r3, [r3, #12]
  408ace:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  408ad0:	4b0b      	ldr	r3, [pc, #44]	; (408b00 <usart_init_rs232+0x7c>)
  408ad2:	681b      	ldr	r3, [r3, #0]
  408ad4:	4313      	orrs	r3, r2
  408ad6:	4a0a      	ldr	r2, [pc, #40]	; (408b00 <usart_init_rs232+0x7c>)
  408ad8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  408ada:	4b09      	ldr	r3, [pc, #36]	; (408b00 <usart_init_rs232+0x7c>)
  408adc:	681b      	ldr	r3, [r3, #0]
  408ade:	4a08      	ldr	r2, [pc, #32]	; (408b00 <usart_init_rs232+0x7c>)
  408ae0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  408ae2:	68fb      	ldr	r3, [r7, #12]
  408ae4:	685a      	ldr	r2, [r3, #4]
  408ae6:	4b06      	ldr	r3, [pc, #24]	; (408b00 <usart_init_rs232+0x7c>)
  408ae8:	681b      	ldr	r3, [r3, #0]
  408aea:	431a      	orrs	r2, r3
  408aec:	68fb      	ldr	r3, [r7, #12]
  408aee:	605a      	str	r2, [r3, #4]

	return 0;
  408af0:	2300      	movs	r3, #0
}
  408af2:	4618      	mov	r0, r3
  408af4:	3710      	adds	r7, #16
  408af6:	46bd      	mov	sp, r7
  408af8:	bd80      	pop	{r7, pc}
  408afa:	bf00      	nop
  408afc:	00408a31 	.word	0x00408a31
  408b00:	20019ec0 	.word	0x20019ec0
  408b04:	004089a5 	.word	0x004089a5

00408b08 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  408b08:	b580      	push	{r7, lr}
  408b0a:	b084      	sub	sp, #16
  408b0c:	af00      	add	r7, sp, #0
  408b0e:	60f8      	str	r0, [r7, #12]
  408b10:	60b9      	str	r1, [r7, #8]
  408b12:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  408b14:	687a      	ldr	r2, [r7, #4]
  408b16:	68b9      	ldr	r1, [r7, #8]
  408b18:	68f8      	ldr	r0, [r7, #12]
  408b1a:	4b0a      	ldr	r3, [pc, #40]	; (408b44 <usart_init_hw_handshaking+0x3c>)
  408b1c:	4798      	blx	r3
  408b1e:	4603      	mov	r3, r0
  408b20:	2b00      	cmp	r3, #0
  408b22:	d001      	beq.n	408b28 <usart_init_hw_handshaking+0x20>
		return 1;
  408b24:	2301      	movs	r3, #1
  408b26:	e008      	b.n	408b3a <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  408b28:	68fb      	ldr	r3, [r7, #12]
  408b2a:	685b      	ldr	r3, [r3, #4]
  408b2c:	f023 030f 	bic.w	r3, r3, #15
  408b30:	f043 0202 	orr.w	r2, r3, #2
  408b34:	68fb      	ldr	r3, [r7, #12]
  408b36:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  408b38:	2300      	movs	r3, #0
}
  408b3a:	4618      	mov	r0, r3
  408b3c:	3710      	adds	r7, #16
  408b3e:	46bd      	mov	sp, r7
  408b40:	bd80      	pop	{r7, pc}
  408b42:	bf00      	nop
  408b44:	00408a85 	.word	0x00408a85

00408b48 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  408b48:	b480      	push	{r7}
  408b4a:	b083      	sub	sp, #12
  408b4c:	af00      	add	r7, sp, #0
  408b4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  408b50:	687b      	ldr	r3, [r7, #4]
  408b52:	2240      	movs	r2, #64	; 0x40
  408b54:	601a      	str	r2, [r3, #0]
}
  408b56:	bf00      	nop
  408b58:	370c      	adds	r7, #12
  408b5a:	46bd      	mov	sp, r7
  408b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  408b60:	4770      	bx	lr
  408b62:	bf00      	nop

00408b64 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
  408b64:	b480      	push	{r7}
  408b66:	b083      	sub	sp, #12
  408b68:	af00      	add	r7, sp, #0
  408b6a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
  408b6c:	687b      	ldr	r3, [r7, #4]
  408b6e:	2280      	movs	r2, #128	; 0x80
  408b70:	601a      	str	r2, [r3, #0]
}
  408b72:	bf00      	nop
  408b74:	370c      	adds	r7, #12
  408b76:	46bd      	mov	sp, r7
  408b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  408b7c:	4770      	bx	lr
  408b7e:	bf00      	nop

00408b80 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  408b80:	b480      	push	{r7}
  408b82:	b083      	sub	sp, #12
  408b84:	af00      	add	r7, sp, #0
  408b86:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  408b88:	687b      	ldr	r3, [r7, #4]
  408b8a:	2288      	movs	r2, #136	; 0x88
  408b8c:	601a      	str	r2, [r3, #0]
}
  408b8e:	bf00      	nop
  408b90:	370c      	adds	r7, #12
  408b92:	46bd      	mov	sp, r7
  408b94:	f85d 7b04 	ldr.w	r7, [sp], #4
  408b98:	4770      	bx	lr
  408b9a:	bf00      	nop

00408b9c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  408b9c:	b480      	push	{r7}
  408b9e:	b083      	sub	sp, #12
  408ba0:	af00      	add	r7, sp, #0
  408ba2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  408ba4:	687b      	ldr	r3, [r7, #4]
  408ba6:	2210      	movs	r2, #16
  408ba8:	601a      	str	r2, [r3, #0]
}
  408baa:	bf00      	nop
  408bac:	370c      	adds	r7, #12
  408bae:	46bd      	mov	sp, r7
  408bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  408bb4:	4770      	bx	lr
  408bb6:	bf00      	nop

00408bb8 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  408bb8:	b480      	push	{r7}
  408bba:	b083      	sub	sp, #12
  408bbc:	af00      	add	r7, sp, #0
  408bbe:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  408bc0:	687b      	ldr	r3, [r7, #4]
  408bc2:	2224      	movs	r2, #36	; 0x24
  408bc4:	601a      	str	r2, [r3, #0]
}
  408bc6:	bf00      	nop
  408bc8:	370c      	adds	r7, #12
  408bca:	46bd      	mov	sp, r7
  408bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
  408bd0:	4770      	bx	lr
  408bd2:	bf00      	nop

00408bd4 <usart_set_rx_timeout>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param timeout The value of receive timeout.
 */
void usart_set_rx_timeout(Usart *p_usart, uint32_t timeout)
{
  408bd4:	b480      	push	{r7}
  408bd6:	b083      	sub	sp, #12
  408bd8:	af00      	add	r7, sp, #0
  408bda:	6078      	str	r0, [r7, #4]
  408bdc:	6039      	str	r1, [r7, #0]
	p_usart->US_RTOR = timeout;
  408bde:	687b      	ldr	r3, [r7, #4]
  408be0:	683a      	ldr	r2, [r7, #0]
  408be2:	625a      	str	r2, [r3, #36]	; 0x24
}
  408be4:	bf00      	nop
  408be6:	370c      	adds	r7, #12
  408be8:	46bd      	mov	sp, r7
  408bea:	f85d 7b04 	ldr.w	r7, [sp], #4
  408bee:	4770      	bx	lr

00408bf0 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  408bf0:	b480      	push	{r7}
  408bf2:	b083      	sub	sp, #12
  408bf4:	af00      	add	r7, sp, #0
  408bf6:	6078      	str	r0, [r7, #4]
  408bf8:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  408bfa:	687b      	ldr	r3, [r7, #4]
  408bfc:	683a      	ldr	r2, [r7, #0]
  408bfe:	609a      	str	r2, [r3, #8]
}
  408c00:	bf00      	nop
  408c02:	370c      	adds	r7, #12
  408c04:	46bd      	mov	sp, r7
  408c06:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c0a:	4770      	bx	lr

00408c0c <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  408c0c:	b480      	push	{r7}
  408c0e:	b083      	sub	sp, #12
  408c10:	af00      	add	r7, sp, #0
  408c12:	6078      	str	r0, [r7, #4]
  408c14:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  408c16:	687b      	ldr	r3, [r7, #4]
  408c18:	683a      	ldr	r2, [r7, #0]
  408c1a:	60da      	str	r2, [r3, #12]
}
  408c1c:	bf00      	nop
  408c1e:	370c      	adds	r7, #12
  408c20:	46bd      	mov	sp, r7
  408c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c26:	4770      	bx	lr

00408c28 <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
  408c28:	b480      	push	{r7}
  408c2a:	b083      	sub	sp, #12
  408c2c:	af00      	add	r7, sp, #0
  408c2e:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
  408c30:	687b      	ldr	r3, [r7, #4]
  408c32:	691b      	ldr	r3, [r3, #16]
}
  408c34:	4618      	mov	r0, r3
  408c36:	370c      	adds	r7, #12
  408c38:	46bd      	mov	sp, r7
  408c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c3e:	4770      	bx	lr

00408c40 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  408c40:	b480      	push	{r7}
  408c42:	b083      	sub	sp, #12
  408c44:	af00      	add	r7, sp, #0
  408c46:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  408c48:	687b      	ldr	r3, [r7, #4]
  408c4a:	695b      	ldr	r3, [r3, #20]
}
  408c4c:	4618      	mov	r0, r3
  408c4e:	370c      	adds	r7, #12
  408c50:	46bd      	mov	sp, r7
  408c52:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c56:	4770      	bx	lr

00408c58 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  408c58:	b480      	push	{r7}
  408c5a:	b083      	sub	sp, #12
  408c5c:	af00      	add	r7, sp, #0
  408c5e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  408c60:	687b      	ldr	r3, [r7, #4]
  408c62:	f44f 7280 	mov.w	r2, #256	; 0x100
  408c66:	601a      	str	r2, [r3, #0]
}
  408c68:	bf00      	nop
  408c6a:	370c      	adds	r7, #12
  408c6c:	46bd      	mov	sp, r7
  408c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c72:	4770      	bx	lr

00408c74 <usart_start_rx_timeout>:
 * Reset the status bit TIMEOUT in US_CSR.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_start_rx_timeout(Usart *p_usart)
{
  408c74:	b480      	push	{r7}
  408c76:	b083      	sub	sp, #12
  408c78:	af00      	add	r7, sp, #0
  408c7a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_STTTO;
  408c7c:	687b      	ldr	r3, [r7, #4]
  408c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  408c82:	601a      	str	r2, [r3, #0]
}
  408c84:	bf00      	nop
  408c86:	370c      	adds	r7, #12
  408c88:	46bd      	mov	sp, r7
  408c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  408c8e:	4770      	bx	lr

00408c90 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  408c90:	b480      	push	{r7}
  408c92:	b083      	sub	sp, #12
  408c94:	af00      	add	r7, sp, #0
  408c96:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  408c98:	687b      	ldr	r3, [r7, #4]
  408c9a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  408c9e:	601a      	str	r2, [r3, #0]
}
  408ca0:	bf00      	nop
  408ca2:	370c      	adds	r7, #12
  408ca4:	46bd      	mov	sp, r7
  408ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
  408caa:	4770      	bx	lr

00408cac <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  408cac:	b480      	push	{r7}
  408cae:	b083      	sub	sp, #12
  408cb0:	af00      	add	r7, sp, #0
  408cb2:	6078      	str	r0, [r7, #4]
  408cb4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  408cb6:	687b      	ldr	r3, [r7, #4]
  408cb8:	695b      	ldr	r3, [r3, #20]
  408cba:	f003 0302 	and.w	r3, r3, #2
  408cbe:	2b00      	cmp	r3, #0
  408cc0:	d101      	bne.n	408cc6 <usart_write+0x1a>
		return 1;
  408cc2:	2301      	movs	r3, #1
  408cc4:	e005      	b.n	408cd2 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  408cc6:	683b      	ldr	r3, [r7, #0]
  408cc8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  408ccc:	687b      	ldr	r3, [r7, #4]
  408cce:	61da      	str	r2, [r3, #28]
	return 0;
  408cd0:	2300      	movs	r3, #0
}
  408cd2:	4618      	mov	r0, r3
  408cd4:	370c      	adds	r7, #12
  408cd6:	46bd      	mov	sp, r7
  408cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  408cdc:	4770      	bx	lr
  408cde:	bf00      	nop

00408ce0 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  408ce0:	b480      	push	{r7}
  408ce2:	b083      	sub	sp, #12
  408ce4:	af00      	add	r7, sp, #0
  408ce6:	6078      	str	r0, [r7, #4]
  408ce8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  408cea:	687b      	ldr	r3, [r7, #4]
  408cec:	695b      	ldr	r3, [r3, #20]
  408cee:	f003 0301 	and.w	r3, r3, #1
  408cf2:	2b00      	cmp	r3, #0
  408cf4:	d101      	bne.n	408cfa <usart_read+0x1a>
		return 1;
  408cf6:	2301      	movs	r3, #1
  408cf8:	e006      	b.n	408d08 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  408cfa:	687b      	ldr	r3, [r7, #4]
  408cfc:	699b      	ldr	r3, [r3, #24]
  408cfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
  408d02:	683b      	ldr	r3, [r7, #0]
  408d04:	601a      	str	r2, [r3, #0]

	return 0;
  408d06:	2300      	movs	r3, #0
}
  408d08:	4618      	mov	r0, r3
  408d0a:	370c      	adds	r7, #12
  408d0c:	46bd      	mov	sp, r7
  408d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  408d12:	4770      	bx	lr

00408d14 <usart_get_pdc_base>:
 * \param p_usart Pointer to a UART instance.
 *
 * \return USART PDC registers base for PDC driver to access.
 */
Pdc *usart_get_pdc_base(Usart *p_usart)
{
  408d14:	b480      	push	{r7}
  408d16:	b085      	sub	sp, #20
  408d18:	af00      	add	r7, sp, #0
  408d1a:	6078      	str	r0, [r7, #4]
	Pdc *p_pdc_base;

	p_pdc_base = (Pdc *)NULL;
  408d1c:	2300      	movs	r3, #0
  408d1e:	60fb      	str	r3, [r7, #12]
		p_pdc_base = PDC_USART;
		return p_pdc_base;
	}
#endif
#ifdef PDC_USART0
	if (p_usart == USART0) {
  408d20:	687b      	ldr	r3, [r7, #4]
  408d22:	4a23      	ldr	r2, [pc, #140]	; (408db0 <usart_get_pdc_base+0x9c>)
  408d24:	4293      	cmp	r3, r2
  408d26:	d103      	bne.n	408d30 <usart_get_pdc_base+0x1c>
		p_pdc_base = PDC_USART0;
  408d28:	4b22      	ldr	r3, [pc, #136]	; (408db4 <usart_get_pdc_base+0xa0>)
  408d2a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d2c:	68fb      	ldr	r3, [r7, #12]
  408d2e:	e038      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART1
	else if (p_usart == USART1) {
  408d30:	687b      	ldr	r3, [r7, #4]
  408d32:	4a21      	ldr	r2, [pc, #132]	; (408db8 <usart_get_pdc_base+0xa4>)
  408d34:	4293      	cmp	r3, r2
  408d36:	d103      	bne.n	408d40 <usart_get_pdc_base+0x2c>
		p_pdc_base = PDC_USART1;
  408d38:	4b20      	ldr	r3, [pc, #128]	; (408dbc <usart_get_pdc_base+0xa8>)
  408d3a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d3c:	68fb      	ldr	r3, [r7, #12]
  408d3e:	e030      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART2
	else if (p_usart == USART2) {
  408d40:	687b      	ldr	r3, [r7, #4]
  408d42:	4a1f      	ldr	r2, [pc, #124]	; (408dc0 <usart_get_pdc_base+0xac>)
  408d44:	4293      	cmp	r3, r2
  408d46:	d103      	bne.n	408d50 <usart_get_pdc_base+0x3c>
		p_pdc_base = PDC_USART2;
  408d48:	4b1e      	ldr	r3, [pc, #120]	; (408dc4 <usart_get_pdc_base+0xb0>)
  408d4a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d4c:	68fb      	ldr	r3, [r7, #12]
  408d4e:	e028      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART3
	else if (p_usart == USART3) {
  408d50:	687b      	ldr	r3, [r7, #4]
  408d52:	4a1d      	ldr	r2, [pc, #116]	; (408dc8 <usart_get_pdc_base+0xb4>)
  408d54:	4293      	cmp	r3, r2
  408d56:	d103      	bne.n	408d60 <usart_get_pdc_base+0x4c>
		p_pdc_base = PDC_USART3;
  408d58:	4b1c      	ldr	r3, [pc, #112]	; (408dcc <usart_get_pdc_base+0xb8>)
  408d5a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d5c:	68fb      	ldr	r3, [r7, #12]
  408d5e:	e020      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART4
	else if (p_usart == USART4) {
  408d60:	687b      	ldr	r3, [r7, #4]
  408d62:	4a1b      	ldr	r2, [pc, #108]	; (408dd0 <usart_get_pdc_base+0xbc>)
  408d64:	4293      	cmp	r3, r2
  408d66:	d103      	bne.n	408d70 <usart_get_pdc_base+0x5c>
		p_pdc_base = PDC_USART4;
  408d68:	4b1a      	ldr	r3, [pc, #104]	; (408dd4 <usart_get_pdc_base+0xc0>)
  408d6a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d6c:	68fb      	ldr	r3, [r7, #12]
  408d6e:	e018      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART5
	else if (p_usart == USART5) {
  408d70:	687b      	ldr	r3, [r7, #4]
  408d72:	4a19      	ldr	r2, [pc, #100]	; (408dd8 <usart_get_pdc_base+0xc4>)
  408d74:	4293      	cmp	r3, r2
  408d76:	d103      	bne.n	408d80 <usart_get_pdc_base+0x6c>
		p_pdc_base = PDC_USART5;
  408d78:	4b18      	ldr	r3, [pc, #96]	; (408ddc <usart_get_pdc_base+0xc8>)
  408d7a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d7c:	68fb      	ldr	r3, [r7, #12]
  408d7e:	e010      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART6
	else if (p_usart == USART6) {
  408d80:	687b      	ldr	r3, [r7, #4]
  408d82:	4a17      	ldr	r2, [pc, #92]	; (408de0 <usart_get_pdc_base+0xcc>)
  408d84:	4293      	cmp	r3, r2
  408d86:	d103      	bne.n	408d90 <usart_get_pdc_base+0x7c>
		p_pdc_base = PDC_USART6;
  408d88:	4b16      	ldr	r3, [pc, #88]	; (408de4 <usart_get_pdc_base+0xd0>)
  408d8a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d8c:	68fb      	ldr	r3, [r7, #12]
  408d8e:	e008      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif
#ifdef PDC_USART7
	else if (p_usart == USART7) {
  408d90:	687b      	ldr	r3, [r7, #4]
  408d92:	4a15      	ldr	r2, [pc, #84]	; (408de8 <usart_get_pdc_base+0xd4>)
  408d94:	4293      	cmp	r3, r2
  408d96:	d103      	bne.n	408da0 <usart_get_pdc_base+0x8c>
		p_pdc_base = PDC_USART7;
  408d98:	4b14      	ldr	r3, [pc, #80]	; (408dec <usart_get_pdc_base+0xd8>)
  408d9a:	60fb      	str	r3, [r7, #12]
		return p_pdc_base;
  408d9c:	68fb      	ldr	r3, [r7, #12]
  408d9e:	e000      	b.n	408da2 <usart_get_pdc_base+0x8e>
	}
#endif

	return p_pdc_base;
  408da0:	68fb      	ldr	r3, [r7, #12]
}
  408da2:	4618      	mov	r0, r3
  408da4:	3714      	adds	r7, #20
  408da6:	46bd      	mov	sp, r7
  408da8:	f85d 7b04 	ldr.w	r7, [sp], #4
  408dac:	4770      	bx	lr
  408dae:	bf00      	nop
  408db0:	4000c200 	.word	0x4000c200
  408db4:	4000c300 	.word	0x4000c300
  408db8:	40020200 	.word	0x40020200
  408dbc:	40020300 	.word	0x40020300
  408dc0:	40024200 	.word	0x40024200
  408dc4:	40024300 	.word	0x40024300
  408dc8:	40018200 	.word	0x40018200
  408dcc:	40018300 	.word	0x40018300
  408dd0:	4001c200 	.word	0x4001c200
  408dd4:	4001c300 	.word	0x4001c300
  408dd8:	40008200 	.word	0x40008200
  408ddc:	40008300 	.word	0x40008300
  408de0:	40040200 	.word	0x40040200
  408de4:	40040300 	.word	0x40040300
  408de8:	40034200 	.word	0x40034200
  408dec:	40034300 	.word	0x40034300

00408df0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  408df0:	b480      	push	{r7}
  408df2:	b083      	sub	sp, #12
  408df4:	af00      	add	r7, sp, #0
  408df6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  408df8:	687b      	ldr	r3, [r7, #4]
  408dfa:	4a04      	ldr	r2, [pc, #16]	; (408e0c <usart_disable_writeprotect+0x1c>)
  408dfc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  408e00:	bf00      	nop
  408e02:	370c      	adds	r7, #12
  408e04:	46bd      	mov	sp, r7
  408e06:	f85d 7b04 	ldr.w	r7, [sp], #4
  408e0a:	4770      	bx	lr
  408e0c:	55534100 	.word	0x55534100

00408e10 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  408e10:	b480      	push	{r7}
  408e12:	b083      	sub	sp, #12
  408e14:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  408e16:	f3ef 8310 	mrs	r3, PRIMASK
  408e1a:	603b      	str	r3, [r7, #0]
  return(result);
  408e1c:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
  408e1e:	2b00      	cmp	r3, #0
  408e20:	bf0c      	ite	eq
  408e22:	2301      	moveq	r3, #1
  408e24:	2300      	movne	r3, #0
  408e26:	b2db      	uxtb	r3, r3
  408e28:	607b      	str	r3, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  408e2a:	b672      	cpsid	i
  408e2c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  408e30:	4b04      	ldr	r3, [pc, #16]	; (408e44 <cpu_irq_save+0x34>)
  408e32:	2200      	movs	r2, #0
  408e34:	701a      	strb	r2, [r3, #0]
	return flags;
  408e36:	687b      	ldr	r3, [r7, #4]
}
  408e38:	4618      	mov	r0, r3
  408e3a:	370c      	adds	r7, #12
  408e3c:	46bd      	mov	sp, r7
  408e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  408e42:	4770      	bx	lr
  408e44:	20000130 	.word	0x20000130

00408e48 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  408e48:	b480      	push	{r7}
  408e4a:	b083      	sub	sp, #12
  408e4c:	af00      	add	r7, sp, #0
  408e4e:	6078      	str	r0, [r7, #4]
	return (flags);
  408e50:	687b      	ldr	r3, [r7, #4]
  408e52:	2b00      	cmp	r3, #0
  408e54:	bf14      	ite	ne
  408e56:	2301      	movne	r3, #1
  408e58:	2300      	moveq	r3, #0
  408e5a:	b2db      	uxtb	r3, r3
}
  408e5c:	4618      	mov	r0, r3
  408e5e:	370c      	adds	r7, #12
  408e60:	46bd      	mov	sp, r7
  408e62:	f85d 7b04 	ldr.w	r7, [sp], #4
  408e66:	4770      	bx	lr

00408e68 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  408e68:	b580      	push	{r7, lr}
  408e6a:	b082      	sub	sp, #8
  408e6c:	af00      	add	r7, sp, #0
  408e6e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  408e70:	6878      	ldr	r0, [r7, #4]
  408e72:	4b07      	ldr	r3, [pc, #28]	; (408e90 <cpu_irq_restore+0x28>)
  408e74:	4798      	blx	r3
  408e76:	4603      	mov	r3, r0
  408e78:	2b00      	cmp	r3, #0
  408e7a:	d005      	beq.n	408e88 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  408e7c:	4b05      	ldr	r3, [pc, #20]	; (408e94 <cpu_irq_restore+0x2c>)
  408e7e:	2201      	movs	r2, #1
  408e80:	701a      	strb	r2, [r3, #0]
  408e82:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  408e86:	b662      	cpsie	i
}
  408e88:	bf00      	nop
  408e8a:	3708      	adds	r7, #8
  408e8c:	46bd      	mov	sp, r7
  408e8e:	bd80      	pop	{r7, pc}
  408e90:	00408e49 	.word	0x00408e49
  408e94:	20000130 	.word	0x20000130

00408e98 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  408e98:	b580      	push	{r7, lr}
  408e9a:	b084      	sub	sp, #16
  408e9c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  408e9e:	4b25      	ldr	r3, [pc, #148]	; (408f34 <Reset_Handler+0x9c>)
  408ea0:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  408ea2:	4b25      	ldr	r3, [pc, #148]	; (408f38 <Reset_Handler+0xa0>)
  408ea4:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  408ea6:	68fa      	ldr	r2, [r7, #12]
  408ea8:	68bb      	ldr	r3, [r7, #8]
  408eaa:	429a      	cmp	r2, r3
  408eac:	d00c      	beq.n	408ec8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  408eae:	e007      	b.n	408ec0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  408eb0:	68bb      	ldr	r3, [r7, #8]
  408eb2:	1d1a      	adds	r2, r3, #4
  408eb4:	60ba      	str	r2, [r7, #8]
  408eb6:	68fa      	ldr	r2, [r7, #12]
  408eb8:	1d11      	adds	r1, r2, #4
  408eba:	60f9      	str	r1, [r7, #12]
  408ebc:	6812      	ldr	r2, [r2, #0]
  408ebe:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  408ec0:	68bb      	ldr	r3, [r7, #8]
  408ec2:	4a1e      	ldr	r2, [pc, #120]	; (408f3c <Reset_Handler+0xa4>)
  408ec4:	4293      	cmp	r3, r2
  408ec6:	d3f3      	bcc.n	408eb0 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  408ec8:	4b1d      	ldr	r3, [pc, #116]	; (408f40 <Reset_Handler+0xa8>)
  408eca:	60bb      	str	r3, [r7, #8]
  408ecc:	e004      	b.n	408ed8 <Reset_Handler+0x40>
                *pDest++ = 0;
  408ece:	68bb      	ldr	r3, [r7, #8]
  408ed0:	1d1a      	adds	r2, r3, #4
  408ed2:	60ba      	str	r2, [r7, #8]
  408ed4:	2200      	movs	r2, #0
  408ed6:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  408ed8:	68bb      	ldr	r3, [r7, #8]
  408eda:	4a1a      	ldr	r2, [pc, #104]	; (408f44 <Reset_Handler+0xac>)
  408edc:	4293      	cmp	r3, r2
  408ede:	d3f6      	bcc.n	408ece <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  408ee0:	4b19      	ldr	r3, [pc, #100]	; (408f48 <Reset_Handler+0xb0>)
  408ee2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  408ee4:	4a19      	ldr	r2, [pc, #100]	; (408f4c <Reset_Handler+0xb4>)
  408ee6:	68fb      	ldr	r3, [r7, #12]
  408ee8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  408eec:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  408eee:	4b18      	ldr	r3, [pc, #96]	; (408f50 <Reset_Handler+0xb8>)
  408ef0:	4798      	blx	r3
  408ef2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  408ef4:	4a17      	ldr	r2, [pc, #92]	; (408f54 <Reset_Handler+0xbc>)
  408ef6:	4b17      	ldr	r3, [pc, #92]	; (408f54 <Reset_Handler+0xbc>)
  408ef8:	681b      	ldr	r3, [r3, #0]
  408efa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  408efe:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  408f00:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  408f04:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  408f08:	6878      	ldr	r0, [r7, #4]
  408f0a:	4b13      	ldr	r3, [pc, #76]	; (408f58 <Reset_Handler+0xc0>)
  408f0c:	4798      	blx	r3

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  408f0e:	68fb      	ldr	r3, [r7, #12]
  408f10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  408f14:	d309      	bcc.n	408f2a <Reset_Handler+0x92>
  408f16:	68fb      	ldr	r3, [r7, #12]
  408f18:	4a10      	ldr	r2, [pc, #64]	; (408f5c <Reset_Handler+0xc4>)
  408f1a:	4293      	cmp	r3, r2
  408f1c:	d805      	bhi.n	408f2a <Reset_Handler+0x92>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  408f1e:	4a0b      	ldr	r2, [pc, #44]	; (408f4c <Reset_Handler+0xb4>)
  408f20:	4b0a      	ldr	r3, [pc, #40]	; (408f4c <Reset_Handler+0xb4>)
  408f22:	689b      	ldr	r3, [r3, #8]
  408f24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  408f28:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  408f2a:	4b0d      	ldr	r3, [pc, #52]	; (408f60 <Reset_Handler+0xc8>)
  408f2c:	4798      	blx	r3

        /* Branch to main function */
        main();
  408f2e:	4b0d      	ldr	r3, [pc, #52]	; (408f64 <Reset_Handler+0xcc>)
  408f30:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  408f32:	e7fe      	b.n	408f32 <Reset_Handler+0x9a>
  408f34:	0040df94 	.word	0x0040df94
  408f38:	20000000 	.word	0x20000000
  408f3c:	200009b4 	.word	0x200009b4
  408f40:	20000a00 	.word	0x20000a00
  408f44:	2001d688 	.word	0x2001d688
  408f48:	00400000 	.word	0x00400000
  408f4c:	e000ed00 	.word	0xe000ed00
  408f50:	00408e11 	.word	0x00408e11
  408f54:	e000ed88 	.word	0xe000ed88
  408f58:	00408e69 	.word	0x00408e69
  408f5c:	20027fff 	.word	0x20027fff
  408f60:	0040a621 	.word	0x0040a621
  408f64:	00409959 	.word	0x00409959

00408f68 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  408f68:	b480      	push	{r7}
  408f6a:	af00      	add	r7, sp, #0
        while (1) {
        }
  408f6c:	e7fe      	b.n	408f6c <Dummy_Handler+0x4>
  408f6e:	bf00      	nop

00408f70 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  408f70:	b480      	push	{r7}
  408f72:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  408f74:	4b41      	ldr	r3, [pc, #260]	; (40907c <SystemCoreClockUpdate+0x10c>)
  408f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  408f78:	f003 0303 	and.w	r3, r3, #3
  408f7c:	2b01      	cmp	r3, #1
  408f7e:	d014      	beq.n	408faa <SystemCoreClockUpdate+0x3a>
  408f80:	2b01      	cmp	r3, #1
  408f82:	d302      	bcc.n	408f8a <SystemCoreClockUpdate+0x1a>
  408f84:	2b02      	cmp	r3, #2
  408f86:	d038      	beq.n	408ffa <SystemCoreClockUpdate+0x8a>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
					CKGR_PLLAR_MULA_Pos) + 1U);
		}
		break;
	default:
		break;
  408f88:	e059      	b.n	40903e <SystemCoreClockUpdate+0xce>
void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  408f8a:	4b3d      	ldr	r3, [pc, #244]	; (409080 <SystemCoreClockUpdate+0x110>)
  408f8c:	695b      	ldr	r3, [r3, #20]
  408f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  408f92:	2b00      	cmp	r3, #0
  408f94:	d004      	beq.n	408fa0 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  408f96:	4b3b      	ldr	r3, [pc, #236]	; (409084 <SystemCoreClockUpdate+0x114>)
  408f98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  408f9c:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  408f9e:	e04e      	b.n	40903e <SystemCoreClockUpdate+0xce>
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  408fa0:	4b38      	ldr	r3, [pc, #224]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fa2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  408fa6:	601a      	str	r2, [r3, #0]
		}
		break;
  408fa8:	e049      	b.n	40903e <SystemCoreClockUpdate+0xce>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  408faa:	4b34      	ldr	r3, [pc, #208]	; (40907c <SystemCoreClockUpdate+0x10c>)
  408fac:	6a1b      	ldr	r3, [r3, #32]
  408fae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  408fb2:	2b00      	cmp	r3, #0
  408fb4:	d003      	beq.n	408fbe <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  408fb6:	4b33      	ldr	r3, [pc, #204]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fb8:	4a33      	ldr	r2, [pc, #204]	; (409088 <SystemCoreClockUpdate+0x118>)
  408fba:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
  408fbc:	e03f      	b.n	40903e <SystemCoreClockUpdate+0xce>
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  408fbe:	4b31      	ldr	r3, [pc, #196]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fc0:	4a32      	ldr	r2, [pc, #200]	; (40908c <SystemCoreClockUpdate+0x11c>)
  408fc2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  408fc4:	4b2d      	ldr	r3, [pc, #180]	; (40907c <SystemCoreClockUpdate+0x10c>)
  408fc6:	6a1b      	ldr	r3, [r3, #32]
  408fc8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  408fcc:	2b10      	cmp	r3, #16
  408fce:	d004      	beq.n	408fda <SystemCoreClockUpdate+0x6a>
  408fd0:	2b20      	cmp	r3, #32
  408fd2:	d008      	beq.n	408fe6 <SystemCoreClockUpdate+0x76>
  408fd4:	2b00      	cmp	r3, #0
  408fd6:	d00e      	beq.n	408ff6 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  408fd8:	e00e      	b.n	408ff8 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
			case CKGR_MOR_MOSCRCF_16_MHz:
				SystemCoreClock *= 2U;
  408fda:	4b2a      	ldr	r3, [pc, #168]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fdc:	681b      	ldr	r3, [r3, #0]
  408fde:	005b      	lsls	r3, r3, #1
  408fe0:	4a28      	ldr	r2, [pc, #160]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fe2:	6013      	str	r3, [r2, #0]
				break;
  408fe4:	e008      	b.n	408ff8 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
  408fe6:	4b27      	ldr	r3, [pc, #156]	; (409084 <SystemCoreClockUpdate+0x114>)
  408fe8:	681a      	ldr	r2, [r3, #0]
  408fea:	4613      	mov	r3, r2
  408fec:	005b      	lsls	r3, r3, #1
  408fee:	4413      	add	r3, r2
  408ff0:	4a24      	ldr	r2, [pc, #144]	; (409084 <SystemCoreClockUpdate+0x114>)
  408ff2:	6013      	str	r3, [r2, #0]
				break;
  408ff4:	e000      	b.n	408ff8 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
  408ff6:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  408ff8:	e021      	b.n	40903e <SystemCoreClockUpdate+0xce>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  408ffa:	4b21      	ldr	r3, [pc, #132]	; (409080 <SystemCoreClockUpdate+0x110>)
  408ffc:	695b      	ldr	r3, [r3, #20]
  408ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  409002:	2b00      	cmp	r3, #0
  409004:	d004      	beq.n	409010 <SystemCoreClockUpdate+0xa0>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  409006:	4b1f      	ldr	r3, [pc, #124]	; (409084 <SystemCoreClockUpdate+0x114>)
  409008:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40900c:	601a      	str	r2, [r3, #0]
  40900e:	e003      	b.n	409018 <SystemCoreClockUpdate+0xa8>
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  409010:	4b1c      	ldr	r3, [pc, #112]	; (409084 <SystemCoreClockUpdate+0x114>)
  409012:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  409016:	601a      	str	r2, [r3, #0]
		}
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  409018:	4b18      	ldr	r3, [pc, #96]	; (40907c <SystemCoreClockUpdate+0x10c>)
  40901a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40901c:	f003 0303 	and.w	r3, r3, #3
  409020:	2b02      	cmp	r3, #2
  409022:	d10b      	bne.n	40903c <SystemCoreClockUpdate+0xcc>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  409024:	4b15      	ldr	r3, [pc, #84]	; (40907c <SystemCoreClockUpdate+0x10c>)
  409026:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  409028:	4b19      	ldr	r3, [pc, #100]	; (409090 <SystemCoreClockUpdate+0x120>)
  40902a:	4013      	ands	r3, r2
  40902c:	0c1b      	lsrs	r3, r3, #16
					CKGR_PLLAR_MULA_Pos) + 1U);
  40902e:	3301      	adds	r3, #1
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  409030:	4a14      	ldr	r2, [pc, #80]	; (409084 <SystemCoreClockUpdate+0x114>)
  409032:	6812      	ldr	r2, [r2, #0]
  409034:	fb02 f303 	mul.w	r3, r2, r3
  409038:	4a12      	ldr	r2, [pc, #72]	; (409084 <SystemCoreClockUpdate+0x114>)
  40903a:	6013      	str	r3, [r2, #0]
					CKGR_PLLAR_MULA_Pos) + 1U);
		}
		break;
  40903c:	bf00      	nop
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40903e:	4b0f      	ldr	r3, [pc, #60]	; (40907c <SystemCoreClockUpdate+0x10c>)
  409040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409042:	f003 0370 	and.w	r3, r3, #112	; 0x70
  409046:	2b70      	cmp	r3, #112	; 0x70
  409048:	d108      	bne.n	40905c <SystemCoreClockUpdate+0xec>
		SystemCoreClock /= 3U;
  40904a:	4b0e      	ldr	r3, [pc, #56]	; (409084 <SystemCoreClockUpdate+0x114>)
  40904c:	681b      	ldr	r3, [r3, #0]
  40904e:	4a11      	ldr	r2, [pc, #68]	; (409094 <SystemCoreClockUpdate+0x124>)
  409050:	fba2 2303 	umull	r2, r3, r2, r3
  409054:	085b      	lsrs	r3, r3, #1
  409056:	4a0b      	ldr	r2, [pc, #44]	; (409084 <SystemCoreClockUpdate+0x114>)
  409058:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  40905a:	e00a      	b.n	409072 <SystemCoreClockUpdate+0x102>
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40905c:	4b07      	ldr	r3, [pc, #28]	; (40907c <SystemCoreClockUpdate+0x10c>)
  40905e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409060:	f003 0370 	and.w	r3, r3, #112	; 0x70
  409064:	091b      	lsrs	r3, r3, #4
  409066:	4a07      	ldr	r2, [pc, #28]	; (409084 <SystemCoreClockUpdate+0x114>)
  409068:	6812      	ldr	r2, [r2, #0]
  40906a:	fa22 f303 	lsr.w	r3, r2, r3
  40906e:	4a05      	ldr	r2, [pc, #20]	; (409084 <SystemCoreClockUpdate+0x114>)
  409070:	6013      	str	r3, [r2, #0]
	}
}
  409072:	bf00      	nop
  409074:	46bd      	mov	sp, r7
  409076:	f85d 7b04 	ldr.w	r7, [sp], #4
  40907a:	4770      	bx	lr
  40907c:	400e0400 	.word	0x400e0400
  409080:	400e1410 	.word	0x400e1410
  409084:	20000134 	.word	0x20000134
  409088:	00b71b00 	.word	0x00b71b00
  40908c:	007a1200 	.word	0x007a1200
  409090:	1fff0000 	.word	0x1fff0000
  409094:	aaaaaaab 	.word	0xaaaaaaab

00409098 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
  409098:	b480      	push	{r7}
  40909a:	b083      	sub	sp, #12
  40909c:	af00      	add	r7, sp, #0
  40909e:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  4090a0:	687b      	ldr	r3, [r7, #4]
  4090a2:	4a19      	ldr	r2, [pc, #100]	; (409108 <system_init_flash+0x70>)
  4090a4:	4293      	cmp	r3, r2
  4090a6:	d804      	bhi.n	4090b2 <system_init_flash+0x1a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4090a8:	4b18      	ldr	r3, [pc, #96]	; (40910c <system_init_flash+0x74>)
  4090aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4090ae:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
	}
}
  4090b0:	e023      	b.n	4090fa <system_init_flash+0x62>
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  4090b2:	687b      	ldr	r3, [r7, #4]
  4090b4:	4a16      	ldr	r2, [pc, #88]	; (409110 <system_init_flash+0x78>)
  4090b6:	4293      	cmp	r3, r2
  4090b8:	d803      	bhi.n	4090c2 <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4090ba:	4b14      	ldr	r3, [pc, #80]	; (40910c <system_init_flash+0x74>)
  4090bc:	4a15      	ldr	r2, [pc, #84]	; (409114 <system_init_flash+0x7c>)
  4090be:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
	}
}
  4090c0:	e01b      	b.n	4090fa <system_init_flash+0x62>
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  4090c2:	687b      	ldr	r3, [r7, #4]
  4090c4:	4a14      	ldr	r2, [pc, #80]	; (409118 <system_init_flash+0x80>)
  4090c6:	4293      	cmp	r3, r2
  4090c8:	d803      	bhi.n	4090d2 <system_init_flash+0x3a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4090ca:	4b10      	ldr	r3, [pc, #64]	; (40910c <system_init_flash+0x74>)
  4090cc:	4a13      	ldr	r2, [pc, #76]	; (40911c <system_init_flash+0x84>)
  4090ce:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
	}
}
  4090d0:	e013      	b.n	4090fa <system_init_flash+0x62>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
  4090d2:	687b      	ldr	r3, [r7, #4]
  4090d4:	4a12      	ldr	r2, [pc, #72]	; (409120 <system_init_flash+0x88>)
  4090d6:	4293      	cmp	r3, r2
  4090d8:	d803      	bhi.n	4090e2 <system_init_flash+0x4a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4090da:	4b0c      	ldr	r3, [pc, #48]	; (40910c <system_init_flash+0x74>)
  4090dc:	4a11      	ldr	r2, [pc, #68]	; (409124 <system_init_flash+0x8c>)
  4090de:	601a      	str	r2, [r3, #0]
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
	}
}
  4090e0:	e00b      	b.n	4090fa <system_init_flash+0x62>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
  4090e2:	687b      	ldr	r3, [r7, #4]
  4090e4:	4a10      	ldr	r2, [pc, #64]	; (409128 <system_init_flash+0x90>)
  4090e6:	4293      	cmp	r3, r2
  4090e8:	d804      	bhi.n	4090f4 <system_init_flash+0x5c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4090ea:	4b08      	ldr	r3, [pc, #32]	; (40910c <system_init_flash+0x74>)
  4090ec:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4090f0:	601a      	str	r2, [r3, #0]
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
	}
}
  4090f2:	e002      	b.n	4090fa <system_init_flash+0x62>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4090f4:	4b05      	ldr	r3, [pc, #20]	; (40910c <system_init_flash+0x74>)
  4090f6:	4a0d      	ldr	r2, [pc, #52]	; (40912c <system_init_flash+0x94>)
  4090f8:	601a      	str	r2, [r3, #0]
	}
}
  4090fa:	bf00      	nop
  4090fc:	370c      	adds	r7, #12
  4090fe:	46bd      	mov	sp, r7
  409100:	f85d 7b04 	ldr.w	r7, [sp], #4
  409104:	4770      	bx	lr
  409106:	bf00      	nop
  409108:	01312cff 	.word	0x01312cff
  40910c:	400e0a00 	.word	0x400e0a00
  409110:	026259ff 	.word	0x026259ff
  409114:	04000100 	.word	0x04000100
  409118:	039386ff 	.word	0x039386ff
  40911c:	04000200 	.word	0x04000200
  409120:	04c4b3ff 	.word	0x04c4b3ff
  409124:	04000300 	.word	0x04000300
  409128:	05f5e0ff 	.word	0x05f5e0ff
  40912c:	04000500 	.word	0x04000500

00409130 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  409130:	b480      	push	{r7}
  409132:	b085      	sub	sp, #20
  409134:	af00      	add	r7, sp, #0
  409136:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  409138:	4b10      	ldr	r3, [pc, #64]	; (40917c <_sbrk+0x4c>)
  40913a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40913c:	4b10      	ldr	r3, [pc, #64]	; (409180 <_sbrk+0x50>)
  40913e:	681b      	ldr	r3, [r3, #0]
  409140:	2b00      	cmp	r3, #0
  409142:	d102      	bne.n	40914a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  409144:	4b0e      	ldr	r3, [pc, #56]	; (409180 <_sbrk+0x50>)
  409146:	4a0f      	ldr	r2, [pc, #60]	; (409184 <_sbrk+0x54>)
  409148:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40914a:	4b0d      	ldr	r3, [pc, #52]	; (409180 <_sbrk+0x50>)
  40914c:	681b      	ldr	r3, [r3, #0]
  40914e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  409150:	68ba      	ldr	r2, [r7, #8]
  409152:	687b      	ldr	r3, [r7, #4]
  409154:	441a      	add	r2, r3
  409156:	68fb      	ldr	r3, [r7, #12]
  409158:	429a      	cmp	r2, r3
  40915a:	dd02      	ble.n	409162 <_sbrk+0x32>
		return (caddr_t) -1;	
  40915c:	f04f 33ff 	mov.w	r3, #4294967295
  409160:	e006      	b.n	409170 <_sbrk+0x40>
	}

	heap += incr;
  409162:	4b07      	ldr	r3, [pc, #28]	; (409180 <_sbrk+0x50>)
  409164:	681a      	ldr	r2, [r3, #0]
  409166:	687b      	ldr	r3, [r7, #4]
  409168:	4413      	add	r3, r2
  40916a:	4a05      	ldr	r2, [pc, #20]	; (409180 <_sbrk+0x50>)
  40916c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40916e:	68bb      	ldr	r3, [r7, #8]
}
  409170:	4618      	mov	r0, r3
  409172:	3714      	adds	r7, #20
  409174:	46bd      	mov	sp, r7
  409176:	f85d 7b04 	ldr.w	r7, [sp], #4
  40917a:	4770      	bx	lr
  40917c:	20027ffc 	.word	0x20027ffc
  409180:	20019ec4 	.word	0x20019ec4
  409184:	20020688 	.word	0x20020688

00409188 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  409188:	b480      	push	{r7}
  40918a:	b083      	sub	sp, #12
  40918c:	af00      	add	r7, sp, #0
  40918e:	6078      	str	r0, [r7, #4]
	return -1;
  409190:	f04f 33ff 	mov.w	r3, #4294967295
}
  409194:	4618      	mov	r0, r3
  409196:	370c      	adds	r7, #12
  409198:	46bd      	mov	sp, r7
  40919a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40919e:	4770      	bx	lr

004091a0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4091a0:	b480      	push	{r7}
  4091a2:	b083      	sub	sp, #12
  4091a4:	af00      	add	r7, sp, #0
  4091a6:	6078      	str	r0, [r7, #4]
  4091a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4091aa:	683b      	ldr	r3, [r7, #0]
  4091ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4091b0:	605a      	str	r2, [r3, #4]

	return 0;
  4091b2:	2300      	movs	r3, #0
}
  4091b4:	4618      	mov	r0, r3
  4091b6:	370c      	adds	r7, #12
  4091b8:	46bd      	mov	sp, r7
  4091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091be:	4770      	bx	lr

004091c0 <_isatty>:

extern int _isatty(int file)
{
  4091c0:	b480      	push	{r7}
  4091c2:	b083      	sub	sp, #12
  4091c4:	af00      	add	r7, sp, #0
  4091c6:	6078      	str	r0, [r7, #4]
	return 1;
  4091c8:	2301      	movs	r3, #1
}
  4091ca:	4618      	mov	r0, r3
  4091cc:	370c      	adds	r7, #12
  4091ce:	46bd      	mov	sp, r7
  4091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091d4:	4770      	bx	lr
  4091d6:	bf00      	nop

004091d8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4091d8:	b480      	push	{r7}
  4091da:	b085      	sub	sp, #20
  4091dc:	af00      	add	r7, sp, #0
  4091de:	60f8      	str	r0, [r7, #12]
  4091e0:	60b9      	str	r1, [r7, #8]
  4091e2:	607a      	str	r2, [r7, #4]
	return 0;
  4091e4:	2300      	movs	r3, #0
}
  4091e6:	4618      	mov	r0, r3
  4091e8:	3714      	adds	r7, #20
  4091ea:	46bd      	mov	sp, r7
  4091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091f0:	4770      	bx	lr
  4091f2:	bf00      	nop

004091f4 <FastCRC>:
	0xAD, 0x78, 0xD2, 0x07, 0x53, 0x86, 0x2C, 0xF9,
};


uint8_t FastCRC(uint8_t LastCRC, uint8_t newbyte)
{
  4091f4:	b480      	push	{r7}
  4091f6:	b083      	sub	sp, #12
  4091f8:	af00      	add	r7, sp, #0
  4091fa:	4603      	mov	r3, r0
  4091fc:	460a      	mov	r2, r1
  4091fe:	71fb      	strb	r3, [r7, #7]
  409200:	4613      	mov	r3, r2
  409202:	71bb      	strb	r3, [r7, #6]
	LastCRC = p_CRCtbl[ LastCRC ^ newbyte ];
  409204:	79fa      	ldrb	r2, [r7, #7]
  409206:	79bb      	ldrb	r3, [r7, #6]
  409208:	4053      	eors	r3, r2
  40920a:	b2db      	uxtb	r3, r3
  40920c:	461a      	mov	r2, r3
  40920e:	4b05      	ldr	r3, [pc, #20]	; (409224 <FastCRC+0x30>)
  409210:	5c9b      	ldrb	r3, [r3, r2]
  409212:	71fb      	strb	r3, [r7, #7]
	return(LastCRC);
  409214:	79fb      	ldrb	r3, [r7, #7]
}
  409216:	4618      	mov	r0, r3
  409218:	370c      	adds	r7, #12
  40921a:	46bd      	mov	sp, r7
  40921c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409220:	4770      	bx	lr
  409222:	bf00      	nop
  409224:	0040dca4 	.word	0x0040dca4

00409228 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  409228:	b480      	push	{r7}
  40922a:	b085      	sub	sp, #20
  40922c:	af00      	add	r7, sp, #0
  40922e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  409230:	687b      	ldr	r3, [r7, #4]
  409232:	f003 0307 	and.w	r3, r3, #7
  409236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  409238:	4b0c      	ldr	r3, [pc, #48]	; (40926c <NVIC_SetPriorityGrouping+0x44>)
  40923a:	68db      	ldr	r3, [r3, #12]
  40923c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  40923e:	68ba      	ldr	r2, [r7, #8]
  409240:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  409244:	4013      	ands	r3, r2
  409246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  409248:	68fb      	ldr	r3, [r7, #12]
  40924a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  40924c:	68bb      	ldr	r3, [r7, #8]
  40924e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  409250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  409254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  409258:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  40925a:	4a04      	ldr	r2, [pc, #16]	; (40926c <NVIC_SetPriorityGrouping+0x44>)
  40925c:	68bb      	ldr	r3, [r7, #8]
  40925e:	60d3      	str	r3, [r2, #12]
}
  409260:	bf00      	nop
  409262:	3714      	adds	r7, #20
  409264:	46bd      	mov	sp, r7
  409266:	f85d 7b04 	ldr.w	r7, [sp], #4
  40926a:	4770      	bx	lr
  40926c:	e000ed00 	.word	0xe000ed00

00409270 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  409270:	b480      	push	{r7}
  409272:	b083      	sub	sp, #12
  409274:	af00      	add	r7, sp, #0
  409276:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  409278:	687b      	ldr	r3, [r7, #4]
  40927a:	2b07      	cmp	r3, #7
  40927c:	d825      	bhi.n	4092ca <osc_get_rate+0x5a>
  40927e:	a201      	add	r2, pc, #4	; (adr r2, 409284 <osc_get_rate+0x14>)
  409280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  409284:	004092a5 	.word	0x004092a5
  409288:	004092ab 	.word	0x004092ab
  40928c:	004092b1 	.word	0x004092b1
  409290:	004092b7 	.word	0x004092b7
  409294:	004092bb 	.word	0x004092bb
  409298:	004092bf 	.word	0x004092bf
  40929c:	004092c3 	.word	0x004092c3
  4092a0:	004092c7 	.word	0x004092c7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4092a4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4092a8:	e010      	b.n	4092cc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4092aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4092ae:	e00d      	b.n	4092cc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4092b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4092b4:	e00a      	b.n	4092cc <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4092b6:	4b08      	ldr	r3, [pc, #32]	; (4092d8 <osc_get_rate+0x68>)
  4092b8:	e008      	b.n	4092cc <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  4092ba:	4b08      	ldr	r3, [pc, #32]	; (4092dc <osc_get_rate+0x6c>)
  4092bc:	e006      	b.n	4092cc <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  4092be:	4b08      	ldr	r3, [pc, #32]	; (4092e0 <osc_get_rate+0x70>)
  4092c0:	e004      	b.n	4092cc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4092c2:	2300      	movs	r3, #0
  4092c4:	e002      	b.n	4092cc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4092c6:	2300      	movs	r3, #0
  4092c8:	e000      	b.n	4092cc <osc_get_rate+0x5c>
#endif
	}

	return 0;
  4092ca:	2300      	movs	r3, #0
}
  4092cc:	4618      	mov	r0, r3
  4092ce:	370c      	adds	r7, #12
  4092d0:	46bd      	mov	sp, r7
  4092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4092d6:	4770      	bx	lr
  4092d8:	007a1200 	.word	0x007a1200
  4092dc:	00f42400 	.word	0x00f42400
  4092e0:	016e3600 	.word	0x016e3600

004092e4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4092e4:	b580      	push	{r7, lr}
  4092e6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4092e8:	2001      	movs	r0, #1
  4092ea:	4b04      	ldr	r3, [pc, #16]	; (4092fc <sysclk_get_main_hz+0x18>)
  4092ec:	4798      	blx	r3
  4092ee:	4602      	mov	r2, r0
  4092f0:	f640 3372 	movw	r3, #2930	; 0xb72
  4092f4:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4092f8:	4618      	mov	r0, r3
  4092fa:	bd80      	pop	{r7, pc}
  4092fc:	00409271 	.word	0x00409271

00409300 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  409300:	b580      	push	{r7, lr}
  409302:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  409304:	4b02      	ldr	r3, [pc, #8]	; (409310 <sysclk_get_peripheral_hz+0x10>)
  409306:	4798      	blx	r3
  409308:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40930a:	4618      	mov	r0, r3
  40930c:	bd80      	pop	{r7, pc}
  40930e:	bf00      	nop
  409310:	004092e5 	.word	0x004092e5

00409314 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  409314:	b580      	push	{r7, lr}
  409316:	b082      	sub	sp, #8
  409318:	af00      	add	r7, sp, #0
  40931a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40931c:	6878      	ldr	r0, [r7, #4]
  40931e:	4b03      	ldr	r3, [pc, #12]	; (40932c <sysclk_enable_peripheral_clock+0x18>)
  409320:	4798      	blx	r3
}
  409322:	bf00      	nop
  409324:	3708      	adds	r7, #8
  409326:	46bd      	mov	sp, r7
  409328:	bd80      	pop	{r7, pc}
  40932a:	bf00      	nop
  40932c:	00406ad1 	.word	0x00406ad1

00409330 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
  409330:	b480      	push	{r7}
  409332:	b083      	sub	sp, #12
  409334:	af00      	add	r7, sp, #0
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
  409336:	2300      	movs	r3, #0
  409338:	71fb      	strb	r3, [r7, #7]
  40933a:	e006      	b.n	40934a <sleepmgr_init+0x1a>
		sleepmgr_locks[i] = 0;
  40933c:	79fb      	ldrb	r3, [r7, #7]
  40933e:	4a09      	ldr	r2, [pc, #36]	; (409364 <sleepmgr_init+0x34>)
  409340:	2100      	movs	r1, #0
  409342:	54d1      	strb	r1, [r2, r3]
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
  409344:	79fb      	ldrb	r3, [r7, #7]
  409346:	3301      	adds	r3, #1
  409348:	71fb      	strb	r3, [r7, #7]
  40934a:	79fb      	ldrb	r3, [r7, #7]
  40934c:	2b04      	cmp	r3, #4
  40934e:	d9f5      	bls.n	40933c <sleepmgr_init+0xc>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
  409350:	4b04      	ldr	r3, [pc, #16]	; (409364 <sleepmgr_init+0x34>)
  409352:	2201      	movs	r2, #1
  409354:	715a      	strb	r2, [r3, #5]
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  409356:	bf00      	nop
  409358:	370c      	adds	r7, #12
  40935a:	46bd      	mov	sp, r7
  40935c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409360:	4770      	bx	lr
  409362:	bf00      	nop
  409364:	2001c534 	.word	0x2001c534

00409368 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  409368:	b580      	push	{r7, lr}
  40936a:	b088      	sub	sp, #32
  40936c:	af00      	add	r7, sp, #0
  40936e:	6078      	str	r0, [r7, #4]
  409370:	6039      	str	r1, [r7, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  409372:	683b      	ldr	r3, [r7, #0]
  409374:	681b      	ldr	r3, [r3, #0]
  409376:	60bb      	str	r3, [r7, #8]
	usart_settings.char_length = opt->charlength;
  409378:	683b      	ldr	r3, [r7, #0]
  40937a:	685b      	ldr	r3, [r3, #4]
  40937c:	60fb      	str	r3, [r7, #12]
	usart_settings.parity_type = opt->paritytype;
  40937e:	683b      	ldr	r3, [r7, #0]
  409380:	689b      	ldr	r3, [r3, #8]
  409382:	613b      	str	r3, [r7, #16]
	usart_settings.stop_bits= opt->stopbits;
  409384:	683b      	ldr	r3, [r7, #0]
  409386:	68db      	ldr	r3, [r3, #12]
  409388:	617b      	str	r3, [r7, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40938a:	2300      	movs	r3, #0
  40938c:	61bb      	str	r3, [r7, #24]
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40938e:	687b      	ldr	r3, [r7, #4]
  409390:	4a69      	ldr	r2, [pc, #420]	; (409538 <usart_serial_init+0x1d0>)
  409392:	4293      	cmp	r3, r2
  409394:	d115      	bne.n	4093c2 <usart_serial_init+0x5a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
  409396:	4869      	ldr	r0, [pc, #420]	; (40953c <usart_serial_init+0x1d4>)
  409398:	4b69      	ldr	r3, [pc, #420]	; (409540 <usart_serial_init+0x1d8>)
  40939a:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
  40939c:	2101      	movs	r1, #1
  40939e:	4867      	ldr	r0, [pc, #412]	; (40953c <usart_serial_init+0x1d4>)
  4093a0:	4b68      	ldr	r3, [pc, #416]	; (409544 <usart_serial_init+0x1dc>)
  4093a2:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART0);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4093a4:	4b68      	ldr	r3, [pc, #416]	; (409548 <usart_serial_init+0x1e0>)
  4093a6:	4798      	blx	r3
  4093a8:	4602      	mov	r2, r0
  4093aa:	f107 0308 	add.w	r3, r7, #8
  4093ae:	4619      	mov	r1, r3
  4093b0:	6878      	ldr	r0, [r7, #4]
  4093b2:	4b66      	ldr	r3, [pc, #408]	; (40954c <usart_serial_init+0x1e4>)
  4093b4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4093b6:	6878      	ldr	r0, [r7, #4]
  4093b8:	4b65      	ldr	r3, [pc, #404]	; (409550 <usart_serial_init+0x1e8>)
  4093ba:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4093bc:	6878      	ldr	r0, [r7, #4]
  4093be:	4b65      	ldr	r3, [pc, #404]	; (409554 <usart_serial_init+0x1ec>)
  4093c0:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4093c2:	687b      	ldr	r3, [r7, #4]
  4093c4:	4a64      	ldr	r2, [pc, #400]	; (409558 <usart_serial_init+0x1f0>)
  4093c6:	4293      	cmp	r3, r2
  4093c8:	d115      	bne.n	4093f6 <usart_serial_init+0x8e>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
  4093ca:	4864      	ldr	r0, [pc, #400]	; (40955c <usart_serial_init+0x1f4>)
  4093cc:	4b5c      	ldr	r3, [pc, #368]	; (409540 <usart_serial_init+0x1d8>)
  4093ce:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
  4093d0:	2101      	movs	r1, #1
  4093d2:	4862      	ldr	r0, [pc, #392]	; (40955c <usart_serial_init+0x1f4>)
  4093d4:	4b5b      	ldr	r3, [pc, #364]	; (409544 <usart_serial_init+0x1dc>)
  4093d6:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4093d8:	4b5b      	ldr	r3, [pc, #364]	; (409548 <usart_serial_init+0x1e0>)
  4093da:	4798      	blx	r3
  4093dc:	4602      	mov	r2, r0
  4093de:	f107 0308 	add.w	r3, r7, #8
  4093e2:	4619      	mov	r1, r3
  4093e4:	6878      	ldr	r0, [r7, #4]
  4093e6:	4b59      	ldr	r3, [pc, #356]	; (40954c <usart_serial_init+0x1e4>)
  4093e8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4093ea:	6878      	ldr	r0, [r7, #4]
  4093ec:	4b58      	ldr	r3, [pc, #352]	; (409550 <usart_serial_init+0x1e8>)
  4093ee:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4093f0:	6878      	ldr	r0, [r7, #4]
  4093f2:	4b58      	ldr	r3, [pc, #352]	; (409554 <usart_serial_init+0x1ec>)
  4093f4:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4093f6:	687b      	ldr	r3, [r7, #4]
  4093f8:	4a59      	ldr	r2, [pc, #356]	; (409560 <usart_serial_init+0x1f8>)
  4093fa:	4293      	cmp	r3, r2
  4093fc:	d115      	bne.n	40942a <usart_serial_init+0xc2>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
  4093fe:	4859      	ldr	r0, [pc, #356]	; (409564 <usart_serial_init+0x1fc>)
  409400:	4b4f      	ldr	r3, [pc, #316]	; (409540 <usart_serial_init+0x1d8>)
  409402:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
  409404:	2101      	movs	r1, #1
  409406:	4857      	ldr	r0, [pc, #348]	; (409564 <usart_serial_init+0x1fc>)
  409408:	4b4e      	ldr	r3, [pc, #312]	; (409544 <usart_serial_init+0x1dc>)
  40940a:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART2);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40940c:	4b4e      	ldr	r3, [pc, #312]	; (409548 <usart_serial_init+0x1e0>)
  40940e:	4798      	blx	r3
  409410:	4602      	mov	r2, r0
  409412:	f107 0308 	add.w	r3, r7, #8
  409416:	4619      	mov	r1, r3
  409418:	6878      	ldr	r0, [r7, #4]
  40941a:	4b4c      	ldr	r3, [pc, #304]	; (40954c <usart_serial_init+0x1e4>)
  40941c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40941e:	6878      	ldr	r0, [r7, #4]
  409420:	4b4b      	ldr	r3, [pc, #300]	; (409550 <usart_serial_init+0x1e8>)
  409422:	4798      	blx	r3
		usart_enable_rx(p_usart);
  409424:	6878      	ldr	r0, [r7, #4]
  409426:	4b4b      	ldr	r3, [pc, #300]	; (409554 <usart_serial_init+0x1ec>)
  409428:	4798      	blx	r3
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  40942a:	687b      	ldr	r3, [r7, #4]
  40942c:	4a4e      	ldr	r2, [pc, #312]	; (409568 <usart_serial_init+0x200>)
  40942e:	4293      	cmp	r3, r2
  409430:	d115      	bne.n	40945e <usart_serial_init+0xf6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM3);
  409432:	484e      	ldr	r0, [pc, #312]	; (40956c <usart_serial_init+0x204>)
  409434:	4b42      	ldr	r3, [pc, #264]	; (409540 <usart_serial_init+0x1d8>)
  409436:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM3, FLEXCOM_USART);
  409438:	2101      	movs	r1, #1
  40943a:	484c      	ldr	r0, [pc, #304]	; (40956c <usart_serial_init+0x204>)
  40943c:	4b41      	ldr	r3, [pc, #260]	; (409544 <usart_serial_init+0x1dc>)
  40943e:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART3);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  409440:	4b41      	ldr	r3, [pc, #260]	; (409548 <usart_serial_init+0x1e0>)
  409442:	4798      	blx	r3
  409444:	4602      	mov	r2, r0
  409446:	f107 0308 	add.w	r3, r7, #8
  40944a:	4619      	mov	r1, r3
  40944c:	6878      	ldr	r0, [r7, #4]
  40944e:	4b3f      	ldr	r3, [pc, #252]	; (40954c <usart_serial_init+0x1e4>)
  409450:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  409452:	6878      	ldr	r0, [r7, #4]
  409454:	4b3e      	ldr	r3, [pc, #248]	; (409550 <usart_serial_init+0x1e8>)
  409456:	4798      	blx	r3
		usart_enable_rx(p_usart);
  409458:	6878      	ldr	r0, [r7, #4]
  40945a:	4b3e      	ldr	r3, [pc, #248]	; (409554 <usart_serial_init+0x1ec>)
  40945c:	4798      	blx	r3
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  40945e:	687b      	ldr	r3, [r7, #4]
  409460:	4a43      	ldr	r2, [pc, #268]	; (409570 <usart_serial_init+0x208>)
  409462:	4293      	cmp	r3, r2
  409464:	d115      	bne.n	409492 <usart_serial_init+0x12a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM4);
  409466:	4843      	ldr	r0, [pc, #268]	; (409574 <usart_serial_init+0x20c>)
  409468:	4b35      	ldr	r3, [pc, #212]	; (409540 <usart_serial_init+0x1d8>)
  40946a:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM4, FLEXCOM_USART);
  40946c:	2101      	movs	r1, #1
  40946e:	4841      	ldr	r0, [pc, #260]	; (409574 <usart_serial_init+0x20c>)
  409470:	4b34      	ldr	r3, [pc, #208]	; (409544 <usart_serial_init+0x1dc>)
  409472:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART4);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  409474:	4b34      	ldr	r3, [pc, #208]	; (409548 <usart_serial_init+0x1e0>)
  409476:	4798      	blx	r3
  409478:	4602      	mov	r2, r0
  40947a:	f107 0308 	add.w	r3, r7, #8
  40947e:	4619      	mov	r1, r3
  409480:	6878      	ldr	r0, [r7, #4]
  409482:	4b32      	ldr	r3, [pc, #200]	; (40954c <usart_serial_init+0x1e4>)
  409484:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  409486:	6878      	ldr	r0, [r7, #4]
  409488:	4b31      	ldr	r3, [pc, #196]	; (409550 <usart_serial_init+0x1e8>)
  40948a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40948c:	6878      	ldr	r0, [r7, #4]
  40948e:	4b31      	ldr	r3, [pc, #196]	; (409554 <usart_serial_init+0x1ec>)
  409490:	4798      	blx	r3
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  409492:	687b      	ldr	r3, [r7, #4]
  409494:	4a38      	ldr	r2, [pc, #224]	; (409578 <usart_serial_init+0x210>)
  409496:	4293      	cmp	r3, r2
  409498:	d115      	bne.n	4094c6 <usart_serial_init+0x15e>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM5);
  40949a:	4838      	ldr	r0, [pc, #224]	; (40957c <usart_serial_init+0x214>)
  40949c:	4b28      	ldr	r3, [pc, #160]	; (409540 <usart_serial_init+0x1d8>)
  40949e:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM5, FLEXCOM_USART);
  4094a0:	2101      	movs	r1, #1
  4094a2:	4836      	ldr	r0, [pc, #216]	; (40957c <usart_serial_init+0x214>)
  4094a4:	4b27      	ldr	r3, [pc, #156]	; (409544 <usart_serial_init+0x1dc>)
  4094a6:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART5);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4094a8:	4b27      	ldr	r3, [pc, #156]	; (409548 <usart_serial_init+0x1e0>)
  4094aa:	4798      	blx	r3
  4094ac:	4602      	mov	r2, r0
  4094ae:	f107 0308 	add.w	r3, r7, #8
  4094b2:	4619      	mov	r1, r3
  4094b4:	6878      	ldr	r0, [r7, #4]
  4094b6:	4b25      	ldr	r3, [pc, #148]	; (40954c <usart_serial_init+0x1e4>)
  4094b8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4094ba:	6878      	ldr	r0, [r7, #4]
  4094bc:	4b24      	ldr	r3, [pc, #144]	; (409550 <usart_serial_init+0x1e8>)
  4094be:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4094c0:	6878      	ldr	r0, [r7, #4]
  4094c2:	4b24      	ldr	r3, [pc, #144]	; (409554 <usart_serial_init+0x1ec>)
  4094c4:	4798      	blx	r3
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  4094c6:	687b      	ldr	r3, [r7, #4]
  4094c8:	4a2d      	ldr	r2, [pc, #180]	; (409580 <usart_serial_init+0x218>)
  4094ca:	4293      	cmp	r3, r2
  4094cc:	d115      	bne.n	4094fa <usart_serial_init+0x192>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM6);
  4094ce:	482d      	ldr	r0, [pc, #180]	; (409584 <usart_serial_init+0x21c>)
  4094d0:	4b1b      	ldr	r3, [pc, #108]	; (409540 <usart_serial_init+0x1d8>)
  4094d2:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM6, FLEXCOM_USART);
  4094d4:	2101      	movs	r1, #1
  4094d6:	482b      	ldr	r0, [pc, #172]	; (409584 <usart_serial_init+0x21c>)
  4094d8:	4b1a      	ldr	r3, [pc, #104]	; (409544 <usart_serial_init+0x1dc>)
  4094da:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART6);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4094dc:	4b1a      	ldr	r3, [pc, #104]	; (409548 <usart_serial_init+0x1e0>)
  4094de:	4798      	blx	r3
  4094e0:	4602      	mov	r2, r0
  4094e2:	f107 0308 	add.w	r3, r7, #8
  4094e6:	4619      	mov	r1, r3
  4094e8:	6878      	ldr	r0, [r7, #4]
  4094ea:	4b18      	ldr	r3, [pc, #96]	; (40954c <usart_serial_init+0x1e4>)
  4094ec:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4094ee:	6878      	ldr	r0, [r7, #4]
  4094f0:	4b17      	ldr	r3, [pc, #92]	; (409550 <usart_serial_init+0x1e8>)
  4094f2:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4094f4:	6878      	ldr	r0, [r7, #4]
  4094f6:	4b17      	ldr	r3, [pc, #92]	; (409554 <usart_serial_init+0x1ec>)
  4094f8:	4798      	blx	r3
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  4094fa:	687b      	ldr	r3, [r7, #4]
  4094fc:	4a22      	ldr	r2, [pc, #136]	; (409588 <usart_serial_init+0x220>)
  4094fe:	4293      	cmp	r3, r2
  409500:	d115      	bne.n	40952e <usart_serial_init+0x1c6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM7);
  409502:	4822      	ldr	r0, [pc, #136]	; (40958c <usart_serial_init+0x224>)
  409504:	4b0e      	ldr	r3, [pc, #56]	; (409540 <usart_serial_init+0x1d8>)
  409506:	4798      	blx	r3
		flexcom_set_opmode(FLEXCOM7, FLEXCOM_USART);
  409508:	2101      	movs	r1, #1
  40950a:	4820      	ldr	r0, [pc, #128]	; (40958c <usart_serial_init+0x224>)
  40950c:	4b0d      	ldr	r3, [pc, #52]	; (409544 <usart_serial_init+0x1dc>)
  40950e:	4798      	blx	r3
#else
		sysclk_enable_peripheral_clock(ID_USART7);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  409510:	4b0d      	ldr	r3, [pc, #52]	; (409548 <usart_serial_init+0x1e0>)
  409512:	4798      	blx	r3
  409514:	4602      	mov	r2, r0
  409516:	f107 0308 	add.w	r3, r7, #8
  40951a:	4619      	mov	r1, r3
  40951c:	6878      	ldr	r0, [r7, #4]
  40951e:	4b0b      	ldr	r3, [pc, #44]	; (40954c <usart_serial_init+0x1e4>)
  409520:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  409522:	6878      	ldr	r0, [r7, #4]
  409524:	4b0a      	ldr	r3, [pc, #40]	; (409550 <usart_serial_init+0x1e8>)
  409526:	4798      	blx	r3
		usart_enable_rx(p_usart);
  409528:	6878      	ldr	r0, [r7, #4]
  40952a:	4b0a      	ldr	r3, [pc, #40]	; (409554 <usart_serial_init+0x1ec>)
  40952c:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40952e:	bf00      	nop
  409530:	3720      	adds	r7, #32
  409532:	46bd      	mov	sp, r7
  409534:	bd80      	pop	{r7, pc}
  409536:	bf00      	nop
  409538:	4000c200 	.word	0x4000c200
  40953c:	4000c000 	.word	0x4000c000
  409540:	004062e1 	.word	0x004062e1
  409544:	00406449 	.word	0x00406449
  409548:	00409301 	.word	0x00409301
  40954c:	00408a85 	.word	0x00408a85
  409550:	00408b49 	.word	0x00408b49
  409554:	00408b9d 	.word	0x00408b9d
  409558:	40020200 	.word	0x40020200
  40955c:	40020000 	.word	0x40020000
  409560:	40024200 	.word	0x40024200
  409564:	40024000 	.word	0x40024000
  409568:	40018200 	.word	0x40018200
  40956c:	40018000 	.word	0x40018000
  409570:	4001c200 	.word	0x4001c200
  409574:	4001c000 	.word	0x4001c000
  409578:	40008200 	.word	0x40008200
  40957c:	40008000 	.word	0x40008000
  409580:	40040200 	.word	0x40040200
  409584:	40040000 	.word	0x40040000
  409588:	40034200 	.word	0x40034200
  40958c:	40034000 	.word	0x40034000

00409590 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  409590:	b580      	push	{r7, lr}
  409592:	b082      	sub	sp, #8
  409594:	af00      	add	r7, sp, #0
  409596:	6078      	str	r0, [r7, #4]
  409598:	460b      	mov	r3, r1
  40959a:	70fb      	strb	r3, [r7, #3]
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40959c:	687b      	ldr	r3, [r7, #4]
  40959e:	4a3e      	ldr	r2, [pc, #248]	; (409698 <usart_serial_putchar+0x108>)
  4095a0:	4293      	cmp	r3, r2
  4095a2:	d10a      	bne.n	4095ba <usart_serial_putchar+0x2a>
		while (usart_write(p_usart, c)!=0);
  4095a4:	bf00      	nop
  4095a6:	78fb      	ldrb	r3, [r7, #3]
  4095a8:	4619      	mov	r1, r3
  4095aa:	6878      	ldr	r0, [r7, #4]
  4095ac:	4b3b      	ldr	r3, [pc, #236]	; (40969c <usart_serial_putchar+0x10c>)
  4095ae:	4798      	blx	r3
  4095b0:	4603      	mov	r3, r0
  4095b2:	2b00      	cmp	r3, #0
  4095b4:	d1f7      	bne.n	4095a6 <usart_serial_putchar+0x16>
		return 1;
  4095b6:	2301      	movs	r3, #1
  4095b8:	e069      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4095ba:	687b      	ldr	r3, [r7, #4]
  4095bc:	4a38      	ldr	r2, [pc, #224]	; (4096a0 <usart_serial_putchar+0x110>)
  4095be:	4293      	cmp	r3, r2
  4095c0:	d10a      	bne.n	4095d8 <usart_serial_putchar+0x48>
		while (usart_write(p_usart, c)!=0);
  4095c2:	bf00      	nop
  4095c4:	78fb      	ldrb	r3, [r7, #3]
  4095c6:	4619      	mov	r1, r3
  4095c8:	6878      	ldr	r0, [r7, #4]
  4095ca:	4b34      	ldr	r3, [pc, #208]	; (40969c <usart_serial_putchar+0x10c>)
  4095cc:	4798      	blx	r3
  4095ce:	4603      	mov	r3, r0
  4095d0:	2b00      	cmp	r3, #0
  4095d2:	d1f7      	bne.n	4095c4 <usart_serial_putchar+0x34>
		return 1;
  4095d4:	2301      	movs	r3, #1
  4095d6:	e05a      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4095d8:	687b      	ldr	r3, [r7, #4]
  4095da:	4a32      	ldr	r2, [pc, #200]	; (4096a4 <usart_serial_putchar+0x114>)
  4095dc:	4293      	cmp	r3, r2
  4095de:	d10a      	bne.n	4095f6 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4095e0:	bf00      	nop
  4095e2:	78fb      	ldrb	r3, [r7, #3]
  4095e4:	4619      	mov	r1, r3
  4095e6:	6878      	ldr	r0, [r7, #4]
  4095e8:	4b2c      	ldr	r3, [pc, #176]	; (40969c <usart_serial_putchar+0x10c>)
  4095ea:	4798      	blx	r3
  4095ec:	4603      	mov	r3, r0
  4095ee:	2b00      	cmp	r3, #0
  4095f0:	d1f7      	bne.n	4095e2 <usart_serial_putchar+0x52>
		return 1;
  4095f2:	2301      	movs	r3, #1
  4095f4:	e04b      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  4095f6:	687b      	ldr	r3, [r7, #4]
  4095f8:	4a2b      	ldr	r2, [pc, #172]	; (4096a8 <usart_serial_putchar+0x118>)
  4095fa:	4293      	cmp	r3, r2
  4095fc:	d10a      	bne.n	409614 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4095fe:	bf00      	nop
  409600:	78fb      	ldrb	r3, [r7, #3]
  409602:	4619      	mov	r1, r3
  409604:	6878      	ldr	r0, [r7, #4]
  409606:	4b25      	ldr	r3, [pc, #148]	; (40969c <usart_serial_putchar+0x10c>)
  409608:	4798      	blx	r3
  40960a:	4603      	mov	r3, r0
  40960c:	2b00      	cmp	r3, #0
  40960e:	d1f7      	bne.n	409600 <usart_serial_putchar+0x70>
		return 1;
  409610:	2301      	movs	r3, #1
  409612:	e03c      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  409614:	687b      	ldr	r3, [r7, #4]
  409616:	4a25      	ldr	r2, [pc, #148]	; (4096ac <usart_serial_putchar+0x11c>)
  409618:	4293      	cmp	r3, r2
  40961a:	d10a      	bne.n	409632 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  40961c:	bf00      	nop
  40961e:	78fb      	ldrb	r3, [r7, #3]
  409620:	4619      	mov	r1, r3
  409622:	6878      	ldr	r0, [r7, #4]
  409624:	4b1d      	ldr	r3, [pc, #116]	; (40969c <usart_serial_putchar+0x10c>)
  409626:	4798      	blx	r3
  409628:	4603      	mov	r3, r0
  40962a:	2b00      	cmp	r3, #0
  40962c:	d1f7      	bne.n	40961e <usart_serial_putchar+0x8e>
		return 1;
  40962e:	2301      	movs	r3, #1
  409630:	e02d      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  409632:	687b      	ldr	r3, [r7, #4]
  409634:	4a1e      	ldr	r2, [pc, #120]	; (4096b0 <usart_serial_putchar+0x120>)
  409636:	4293      	cmp	r3, r2
  409638:	d10a      	bne.n	409650 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40963a:	bf00      	nop
  40963c:	78fb      	ldrb	r3, [r7, #3]
  40963e:	4619      	mov	r1, r3
  409640:	6878      	ldr	r0, [r7, #4]
  409642:	4b16      	ldr	r3, [pc, #88]	; (40969c <usart_serial_putchar+0x10c>)
  409644:	4798      	blx	r3
  409646:	4603      	mov	r3, r0
  409648:	2b00      	cmp	r3, #0
  40964a:	d1f7      	bne.n	40963c <usart_serial_putchar+0xac>
		return 1;
  40964c:	2301      	movs	r3, #1
  40964e:	e01e      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  409650:	687b      	ldr	r3, [r7, #4]
  409652:	4a18      	ldr	r2, [pc, #96]	; (4096b4 <usart_serial_putchar+0x124>)
  409654:	4293      	cmp	r3, r2
  409656:	d10a      	bne.n	40966e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  409658:	bf00      	nop
  40965a:	78fb      	ldrb	r3, [r7, #3]
  40965c:	4619      	mov	r1, r3
  40965e:	6878      	ldr	r0, [r7, #4]
  409660:	4b0e      	ldr	r3, [pc, #56]	; (40969c <usart_serial_putchar+0x10c>)
  409662:	4798      	blx	r3
  409664:	4603      	mov	r3, r0
  409666:	2b00      	cmp	r3, #0
  409668:	d1f7      	bne.n	40965a <usart_serial_putchar+0xca>
		return 1;
  40966a:	2301      	movs	r3, #1
  40966c:	e00f      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  40966e:	687b      	ldr	r3, [r7, #4]
  409670:	4a11      	ldr	r2, [pc, #68]	; (4096b8 <usart_serial_putchar+0x128>)
  409672:	4293      	cmp	r3, r2
  409674:	d10a      	bne.n	40968c <usart_serial_putchar+0xfc>
		while (usart_write(p_usart, c)!=0);
  409676:	bf00      	nop
  409678:	78fb      	ldrb	r3, [r7, #3]
  40967a:	4619      	mov	r1, r3
  40967c:	6878      	ldr	r0, [r7, #4]
  40967e:	4b07      	ldr	r3, [pc, #28]	; (40969c <usart_serial_putchar+0x10c>)
  409680:	4798      	blx	r3
  409682:	4603      	mov	r3, r0
  409684:	2b00      	cmp	r3, #0
  409686:	d1f7      	bne.n	409678 <usart_serial_putchar+0xe8>
		return 1;
  409688:	2301      	movs	r3, #1
  40968a:	e000      	b.n	40968e <usart_serial_putchar+0xfe>
	}
# endif
#endif /* ifdef USART */

	return 0;
  40968c:	2300      	movs	r3, #0
}
  40968e:	4618      	mov	r0, r3
  409690:	3708      	adds	r7, #8
  409692:	46bd      	mov	sp, r7
  409694:	bd80      	pop	{r7, pc}
  409696:	bf00      	nop
  409698:	4000c200 	.word	0x4000c200
  40969c:	00408cad 	.word	0x00408cad
  4096a0:	40020200 	.word	0x40020200
  4096a4:	40024200 	.word	0x40024200
  4096a8:	40018200 	.word	0x40018200
  4096ac:	4001c200 	.word	0x4001c200
  4096b0:	40008200 	.word	0x40008200
  4096b4:	40040200 	.word	0x40040200
  4096b8:	40034200 	.word	0x40034200

004096bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4096bc:	b580      	push	{r7, lr}
  4096be:	b084      	sub	sp, #16
  4096c0:	af00      	add	r7, sp, #0
  4096c2:	6078      	str	r0, [r7, #4]
  4096c4:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4096c6:	2300      	movs	r3, #0
  4096c8:	60fb      	str	r3, [r7, #12]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4096ca:	687b      	ldr	r3, [r7, #4]
  4096cc:	4a49      	ldr	r2, [pc, #292]	; (4097f4 <usart_serial_getchar+0x138>)
  4096ce:	4293      	cmp	r3, r2
  4096d0:	d10d      	bne.n	4096ee <usart_serial_getchar+0x32>
		while (usart_read(p_usart, &val));
  4096d2:	bf00      	nop
  4096d4:	f107 030c 	add.w	r3, r7, #12
  4096d8:	4619      	mov	r1, r3
  4096da:	6878      	ldr	r0, [r7, #4]
  4096dc:	4b46      	ldr	r3, [pc, #280]	; (4097f8 <usart_serial_getchar+0x13c>)
  4096de:	4798      	blx	r3
  4096e0:	4603      	mov	r3, r0
  4096e2:	2b00      	cmp	r3, #0
  4096e4:	d1f6      	bne.n	4096d4 <usart_serial_getchar+0x18>
		*data = (uint8_t)(val & 0xFF);
  4096e6:	68fb      	ldr	r3, [r7, #12]
  4096e8:	b2da      	uxtb	r2, r3
  4096ea:	683b      	ldr	r3, [r7, #0]
  4096ec:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4096ee:	687b      	ldr	r3, [r7, #4]
  4096f0:	4a42      	ldr	r2, [pc, #264]	; (4097fc <usart_serial_getchar+0x140>)
  4096f2:	4293      	cmp	r3, r2
  4096f4:	d10d      	bne.n	409712 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
  4096f6:	bf00      	nop
  4096f8:	f107 030c 	add.w	r3, r7, #12
  4096fc:	4619      	mov	r1, r3
  4096fe:	6878      	ldr	r0, [r7, #4]
  409700:	4b3d      	ldr	r3, [pc, #244]	; (4097f8 <usart_serial_getchar+0x13c>)
  409702:	4798      	blx	r3
  409704:	4603      	mov	r3, r0
  409706:	2b00      	cmp	r3, #0
  409708:	d1f6      	bne.n	4096f8 <usart_serial_getchar+0x3c>
		*data = (uint8_t)(val & 0xFF);
  40970a:	68fb      	ldr	r3, [r7, #12]
  40970c:	b2da      	uxtb	r2, r3
  40970e:	683b      	ldr	r3, [r7, #0]
  409710:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  409712:	687b      	ldr	r3, [r7, #4]
  409714:	4a3a      	ldr	r2, [pc, #232]	; (409800 <usart_serial_getchar+0x144>)
  409716:	4293      	cmp	r3, r2
  409718:	d10d      	bne.n	409736 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
  40971a:	bf00      	nop
  40971c:	f107 030c 	add.w	r3, r7, #12
  409720:	4619      	mov	r1, r3
  409722:	6878      	ldr	r0, [r7, #4]
  409724:	4b34      	ldr	r3, [pc, #208]	; (4097f8 <usart_serial_getchar+0x13c>)
  409726:	4798      	blx	r3
  409728:	4603      	mov	r3, r0
  40972a:	2b00      	cmp	r3, #0
  40972c:	d1f6      	bne.n	40971c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  40972e:	68fb      	ldr	r3, [r7, #12]
  409730:	b2da      	uxtb	r2, r3
  409732:	683b      	ldr	r3, [r7, #0]
  409734:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
  409736:	687b      	ldr	r3, [r7, #4]
  409738:	4a32      	ldr	r2, [pc, #200]	; (409804 <usart_serial_getchar+0x148>)
  40973a:	4293      	cmp	r3, r2
  40973c:	d10d      	bne.n	40975a <usart_serial_getchar+0x9e>
		while (usart_read(p_usart, &val));
  40973e:	bf00      	nop
  409740:	f107 030c 	add.w	r3, r7, #12
  409744:	4619      	mov	r1, r3
  409746:	6878      	ldr	r0, [r7, #4]
  409748:	4b2b      	ldr	r3, [pc, #172]	; (4097f8 <usart_serial_getchar+0x13c>)
  40974a:	4798      	blx	r3
  40974c:	4603      	mov	r3, r0
  40974e:	2b00      	cmp	r3, #0
  409750:	d1f6      	bne.n	409740 <usart_serial_getchar+0x84>
		*data = (uint8_t)(val & 0xFF);
  409752:	68fb      	ldr	r3, [r7, #12]
  409754:	b2da      	uxtb	r2, r3
  409756:	683b      	ldr	r3, [r7, #0]
  409758:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART4
	if (USART4 == p_usart) {
  40975a:	687b      	ldr	r3, [r7, #4]
  40975c:	4a2a      	ldr	r2, [pc, #168]	; (409808 <usart_serial_getchar+0x14c>)
  40975e:	4293      	cmp	r3, r2
  409760:	d10d      	bne.n	40977e <usart_serial_getchar+0xc2>
		while (usart_read(p_usart, &val));
  409762:	bf00      	nop
  409764:	f107 030c 	add.w	r3, r7, #12
  409768:	4619      	mov	r1, r3
  40976a:	6878      	ldr	r0, [r7, #4]
  40976c:	4b22      	ldr	r3, [pc, #136]	; (4097f8 <usart_serial_getchar+0x13c>)
  40976e:	4798      	blx	r3
  409770:	4603      	mov	r3, r0
  409772:	2b00      	cmp	r3, #0
  409774:	d1f6      	bne.n	409764 <usart_serial_getchar+0xa8>
		*data = (uint8_t)(val & 0xFF);
  409776:	68fb      	ldr	r3, [r7, #12]
  409778:	b2da      	uxtb	r2, r3
  40977a:	683b      	ldr	r3, [r7, #0]
  40977c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART5
	if (USART5 == p_usart) {
  40977e:	687b      	ldr	r3, [r7, #4]
  409780:	4a22      	ldr	r2, [pc, #136]	; (40980c <usart_serial_getchar+0x150>)
  409782:	4293      	cmp	r3, r2
  409784:	d10d      	bne.n	4097a2 <usart_serial_getchar+0xe6>
		while (usart_read(p_usart, &val));
  409786:	bf00      	nop
  409788:	f107 030c 	add.w	r3, r7, #12
  40978c:	4619      	mov	r1, r3
  40978e:	6878      	ldr	r0, [r7, #4]
  409790:	4b19      	ldr	r3, [pc, #100]	; (4097f8 <usart_serial_getchar+0x13c>)
  409792:	4798      	blx	r3
  409794:	4603      	mov	r3, r0
  409796:	2b00      	cmp	r3, #0
  409798:	d1f6      	bne.n	409788 <usart_serial_getchar+0xcc>
		*data = (uint8_t)(val & 0xFF);
  40979a:	68fb      	ldr	r3, [r7, #12]
  40979c:	b2da      	uxtb	r2, r3
  40979e:	683b      	ldr	r3, [r7, #0]
  4097a0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART6
	if (USART6 == p_usart) {
  4097a2:	687b      	ldr	r3, [r7, #4]
  4097a4:	4a1a      	ldr	r2, [pc, #104]	; (409810 <usart_serial_getchar+0x154>)
  4097a6:	4293      	cmp	r3, r2
  4097a8:	d10d      	bne.n	4097c6 <usart_serial_getchar+0x10a>
		while (usart_read(p_usart, &val));
  4097aa:	bf00      	nop
  4097ac:	f107 030c 	add.w	r3, r7, #12
  4097b0:	4619      	mov	r1, r3
  4097b2:	6878      	ldr	r0, [r7, #4]
  4097b4:	4b10      	ldr	r3, [pc, #64]	; (4097f8 <usart_serial_getchar+0x13c>)
  4097b6:	4798      	blx	r3
  4097b8:	4603      	mov	r3, r0
  4097ba:	2b00      	cmp	r3, #0
  4097bc:	d1f6      	bne.n	4097ac <usart_serial_getchar+0xf0>
		*data = (uint8_t)(val & 0xFF);
  4097be:	68fb      	ldr	r3, [r7, #12]
  4097c0:	b2da      	uxtb	r2, r3
  4097c2:	683b      	ldr	r3, [r7, #0]
  4097c4:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART7
	if (USART7 == p_usart) {
  4097c6:	687b      	ldr	r3, [r7, #4]
  4097c8:	4a12      	ldr	r2, [pc, #72]	; (409814 <usart_serial_getchar+0x158>)
  4097ca:	4293      	cmp	r3, r2
  4097cc:	d10d      	bne.n	4097ea <usart_serial_getchar+0x12e>
		while (usart_read(p_usart, &val));
  4097ce:	bf00      	nop
  4097d0:	f107 030c 	add.w	r3, r7, #12
  4097d4:	4619      	mov	r1, r3
  4097d6:	6878      	ldr	r0, [r7, #4]
  4097d8:	4b07      	ldr	r3, [pc, #28]	; (4097f8 <usart_serial_getchar+0x13c>)
  4097da:	4798      	blx	r3
  4097dc:	4603      	mov	r3, r0
  4097de:	2b00      	cmp	r3, #0
  4097e0:	d1f6      	bne.n	4097d0 <usart_serial_getchar+0x114>
		*data = (uint8_t)(val & 0xFF);
  4097e2:	68fb      	ldr	r3, [r7, #12]
  4097e4:	b2da      	uxtb	r2, r3
  4097e6:	683b      	ldr	r3, [r7, #0]
  4097e8:	701a      	strb	r2, [r3, #0]
	}
# endif
#endif /* ifdef USART */

}
  4097ea:	bf00      	nop
  4097ec:	3710      	adds	r7, #16
  4097ee:	46bd      	mov	sp, r7
  4097f0:	bd80      	pop	{r7, pc}
  4097f2:	bf00      	nop
  4097f4:	4000c200 	.word	0x4000c200
  4097f8:	00408ce1 	.word	0x00408ce1
  4097fc:	40020200 	.word	0x40020200
  409800:	40024200 	.word	0x40024200
  409804:	40018200 	.word	0x40018200
  409808:	4001c200 	.word	0x4001c200
  40980c:	40008200 	.word	0x40008200
  409810:	40040200 	.word	0x40040200
  409814:	40034200 	.word	0x40034200

00409818 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  409818:	b580      	push	{r7, lr}
  40981a:	b082      	sub	sp, #8
  40981c:	af00      	add	r7, sp, #0
  40981e:	6078      	str	r0, [r7, #4]
  409820:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  409822:	4a0f      	ldr	r2, [pc, #60]	; (409860 <stdio_serial_init+0x48>)
  409824:	687b      	ldr	r3, [r7, #4]
  409826:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  409828:	4b0e      	ldr	r3, [pc, #56]	; (409864 <stdio_serial_init+0x4c>)
  40982a:	4a0f      	ldr	r2, [pc, #60]	; (409868 <stdio_serial_init+0x50>)
  40982c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40982e:	4b0f      	ldr	r3, [pc, #60]	; (40986c <stdio_serial_init+0x54>)
  409830:	4a0f      	ldr	r2, [pc, #60]	; (409870 <stdio_serial_init+0x58>)
  409832:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  409834:	6839      	ldr	r1, [r7, #0]
  409836:	6878      	ldr	r0, [r7, #4]
  409838:	4b0e      	ldr	r3, [pc, #56]	; (409874 <stdio_serial_init+0x5c>)
  40983a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40983c:	4b0e      	ldr	r3, [pc, #56]	; (409878 <stdio_serial_init+0x60>)
  40983e:	681b      	ldr	r3, [r3, #0]
  409840:	689b      	ldr	r3, [r3, #8]
  409842:	2100      	movs	r1, #0
  409844:	4618      	mov	r0, r3
  409846:	4b0d      	ldr	r3, [pc, #52]	; (40987c <stdio_serial_init+0x64>)
  409848:	4798      	blx	r3
	setbuf(stdin, NULL);
  40984a:	4b0b      	ldr	r3, [pc, #44]	; (409878 <stdio_serial_init+0x60>)
  40984c:	681b      	ldr	r3, [r3, #0]
  40984e:	685b      	ldr	r3, [r3, #4]
  409850:	2100      	movs	r1, #0
  409852:	4618      	mov	r0, r3
  409854:	4b09      	ldr	r3, [pc, #36]	; (40987c <stdio_serial_init+0x64>)
  409856:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  409858:	bf00      	nop
  40985a:	3708      	adds	r7, #8
  40985c:	46bd      	mov	sp, r7
  40985e:	bd80      	pop	{r7, pc}
  409860:	2001a0c4 	.word	0x2001a0c4
  409864:	2001a0c0 	.word	0x2001a0c0
  409868:	00409591 	.word	0x00409591
  40986c:	2001a0bc 	.word	0x2001a0bc
  409870:	004096bd 	.word	0x004096bd
  409874:	00409369 	.word	0x00409369
  409878:	20000578 	.word	0x20000578
  40987c:	0040af01 	.word	0x0040af01

00409880 <SysTick_Handler>:
static void prvSetupHardware(void);
/**
 * \brief Handler for System Tick interrupt.
 */
void SysTick_Handler(void)
{
  409880:	b580      	push	{r7, lr}
  409882:	af00      	add	r7, sp, #0
	xPortSysTickHandler();
  409884:	4b01      	ldr	r3, [pc, #4]	; (40988c <SysTick_Handler+0xc>)
  409886:	4798      	blx	r3
}
  409888:	bf00      	nop
  40988a:	bd80      	pop	{r7, pc}
  40988c:	00401a69 	.word	0x00401a69

00409890 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,signed char *pcTaskName)
{
  409890:	b580      	push	{r7, lr}
  409892:	b082      	sub	sp, #8
  409894:	af00      	add	r7, sp, #0
  409896:	6078      	str	r0, [r7, #4]
  409898:	6039      	str	r1, [r7, #0]
	printf("stack overflow\r\n");
  40989a:	4802      	ldr	r0, [pc, #8]	; (4098a4 <vApplicationStackOverflowHook+0x14>)
  40989c:	4b02      	ldr	r3, [pc, #8]	; (4098a8 <vApplicationStackOverflowHook+0x18>)
  40989e:	4798      	blx	r3
	for (;;) {
	}
  4098a0:	e7fe      	b.n	4098a0 <vApplicationStackOverflowHook+0x10>
  4098a2:	bf00      	nop
  4098a4:	0040dda4 	.word	0x0040dda4
  4098a8:	0040a671 	.word	0x0040a671

004098ac <vApplicationMallocFailedHook>:
extern void vApplicationTickHook(void)
{

}
extern void vApplicationMallocFailedHook(void)
{
  4098ac:	b580      	push	{r7, lr}
  4098ae:	af00      	add	r7, sp, #0
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	/* Force an assert. */
	configASSERT( ( volatile void * ) NULL );
  4098b0:	216f      	movs	r1, #111	; 0x6f
  4098b2:	4802      	ldr	r0, [pc, #8]	; (4098bc <vApplicationMallocFailedHook+0x10>)
  4098b4:	4b02      	ldr	r3, [pc, #8]	; (4098c0 <vApplicationMallocFailedHook+0x14>)
  4098b6:	4798      	blx	r3
}
  4098b8:	bf00      	nop
  4098ba:	bd80      	pop	{r7, pc}
  4098bc:	0040ddb8 	.word	0x0040ddb8
  4098c0:	00409a25 	.word	0x00409a25

004098c4 <configure_console>:

/**
 *  \brief Configure UART console.
 */
static void configure_console(void)
{
  4098c4:	b590      	push	{r4, r7, lr}
  4098c6:	b085      	sub	sp, #20
  4098c8:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4098ca:	4b08      	ldr	r3, [pc, #32]	; (4098ec <configure_console+0x28>)
  4098cc:	463c      	mov	r4, r7
  4098ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4098d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4098d4:	2014      	movs	r0, #20
  4098d6:	4b06      	ldr	r3, [pc, #24]	; (4098f0 <configure_console+0x2c>)
  4098d8:	4798      	blx	r3
	stdio_serial_init(CONF_UART_CONSOLE, &uart_serial_options);
  4098da:	463b      	mov	r3, r7
  4098dc:	4619      	mov	r1, r3
  4098de:	4805      	ldr	r0, [pc, #20]	; (4098f4 <configure_console+0x30>)
  4098e0:	4b05      	ldr	r3, [pc, #20]	; (4098f8 <configure_console+0x34>)
  4098e2:	4798      	blx	r3
	
}
  4098e4:	bf00      	nop
  4098e6:	3714      	adds	r7, #20
  4098e8:	46bd      	mov	sp, r7
  4098ea:	bd90      	pop	{r4, r7, pc}
  4098ec:	0040ddc8 	.word	0x0040ddc8
  4098f0:	00409315 	.word	0x00409315
  4098f4:	4001c200 	.word	0x4001c200
  4098f8:	00409819 	.word	0x00409819

004098fc <prvSetupHardware>:
static void prvSetupHardware(void)
{
  4098fc:	b580      	push	{r7, lr}
  4098fe:	af00      	add	r7, sp, #0
	/* Initialize the synchronous clock system to the default configuration
	   set in conf_clock.h.
	   \note All non-essential peripheral clocks are initially disabled. */
	sysclk_init();
  409900:	4b0c      	ldr	r3, [pc, #48]	; (409934 <prvSetupHardware+0x38>)
  409902:	4798      	blx	r3
	
	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
  409904:	2000      	movs	r0, #0
  409906:	4b0c      	ldr	r3, [pc, #48]	; (409938 <prvSetupHardware+0x3c>)
  409908:	4798      	blx	r3
		
	/* Initialize the resources used by this example to the default
	   configuration set in conf_board.h */
	board_init();
  40990a:	4b0c      	ldr	r3, [pc, #48]	; (40993c <prvSetupHardware+0x40>)
  40990c:	4798      	blx	r3
	
	configure_console();
  40990e:	4b0c      	ldr	r3, [pc, #48]	; (409940 <prvSetupHardware+0x44>)
  409910:	4798      	blx	r3
	
	puts(STRING_HEADER);
  409912:	480c      	ldr	r0, [pc, #48]	; (409944 <prvSetupHardware+0x48>)
  409914:	4b0c      	ldr	r3, [pc, #48]	; (409948 <prvSetupHardware+0x4c>)
  409916:	4798      	blx	r3
	
	//tSensor_serial_init();
	
	/* Initialize interrupts */
	irq_initialize_vectors();
	cpu_irq_enable();
  409918:	4b0c      	ldr	r3, [pc, #48]	; (40994c <prvSetupHardware+0x50>)
  40991a:	2201      	movs	r2, #1
  40991c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40991e:	f3bf 8f5f 	dmb	sy
  409922:	b662      	cpsie	i

	/* Initialize the sleep manager, lock initial mode. */
	sleepmgr_init();
  409924:	4b0a      	ldr	r3, [pc, #40]	; (409950 <prvSetupHardware+0x54>)
  409926:	4798      	blx	r3
	/* Initialize the user interface */
	//ui_init();

	/* Start USB host stack */
	//uhc_start();
	wifi_serial_init(BIT_RATE_3686400);
  409928:	f44f 1061 	mov.w	r0, #3686400	; 0x384000
  40992c:	4b09      	ldr	r3, [pc, #36]	; (409954 <prvSetupHardware+0x58>)
  40992e:	4798      	blx	r3
	
}
  409930:	bf00      	nop
  409932:	bd80      	pop	{r7, pc}
  409934:	004043ed 	.word	0x004043ed
  409938:	00409229 	.word	0x00409229
  40993c:	004060e1 	.word	0x004060e1
  409940:	004098c5 	.word	0x004098c5
  409944:	0040ddd8 	.word	0x0040ddd8
  409948:	0040aecd 	.word	0x0040aecd
  40994c:	20000130 	.word	0x20000130
  409950:	00409331 	.word	0x00409331
  409954:	00400769 	.word	0x00400769

00409958 <main>:
/*! \brief Main function. Execution starts here.
 */
xTaskHandle xHandleCamera = NULL;
xTaskHandle xHandleTemperature = NULL;
int main(void)
{
  409958:	b590      	push	{r4, r7, lr}
  40995a:	b085      	sub	sp, #20
  40995c:	af04      	add	r7, sp, #16
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
  40995e:	4b22      	ldr	r3, [pc, #136]	; (4099e8 <main+0x90>)
  409960:	4798      	blx	r3

	
	//task for processing Data from WIFI
	if (xTaskCreate(wifi_task, "Wifi", STACK_SIZE_WIFI_TASK, NULL, tskIDLE_PRIORITY + 4, NULL)!=pdPASS){
  409962:	2300      	movs	r3, #0
  409964:	9303      	str	r3, [sp, #12]
  409966:	2300      	movs	r3, #0
  409968:	9302      	str	r3, [sp, #8]
  40996a:	2300      	movs	r3, #0
  40996c:	9301      	str	r3, [sp, #4]
  40996e:	2304      	movs	r3, #4
  409970:	9300      	str	r3, [sp, #0]
  409972:	2300      	movs	r3, #0
  409974:	f44f 6280 	mov.w	r2, #1024	; 0x400
  409978:	491c      	ldr	r1, [pc, #112]	; (4099ec <main+0x94>)
  40997a:	481d      	ldr	r0, [pc, #116]	; (4099f0 <main+0x98>)
  40997c:	4c1d      	ldr	r4, [pc, #116]	; (4099f4 <main+0x9c>)
  40997e:	47a0      	blx	r4
  409980:	4603      	mov	r3, r0
  409982:	2b01      	cmp	r3, #1
  409984:	d002      	beq.n	40998c <main+0x34>
		printf("Failed to create taskWifi task\r\n");
  409986:	481c      	ldr	r0, [pc, #112]	; (4099f8 <main+0xa0>)
  409988:	4b1c      	ldr	r3, [pc, #112]	; (4099fc <main+0xa4>)
  40998a:	4798      	blx	r3
	}

	//task for processing Camera Data
	if (xTaskCreate(taskCamera, "Camera", STACK_SIZE_CAMERA_TASK, NULL, tskIDLE_PRIORITY + 3, &xHandleCamera)!=pdPASS){
  40998c:	2300      	movs	r3, #0
  40998e:	9303      	str	r3, [sp, #12]
  409990:	2300      	movs	r3, #0
  409992:	9302      	str	r3, [sp, #8]
  409994:	4b1a      	ldr	r3, [pc, #104]	; (409a00 <main+0xa8>)
  409996:	9301      	str	r3, [sp, #4]
  409998:	2303      	movs	r3, #3
  40999a:	9300      	str	r3, [sp, #0]
  40999c:	2300      	movs	r3, #0
  40999e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4099a2:	4918      	ldr	r1, [pc, #96]	; (409a04 <main+0xac>)
  4099a4:	4818      	ldr	r0, [pc, #96]	; (409a08 <main+0xb0>)
  4099a6:	4c13      	ldr	r4, [pc, #76]	; (4099f4 <main+0x9c>)
  4099a8:	47a0      	blx	r4
  4099aa:	4603      	mov	r3, r0
  4099ac:	2b01      	cmp	r3, #1
  4099ae:	d002      	beq.n	4099b6 <main+0x5e>
		printf("Failed to create Monitor task\r\n");
  4099b0:	4816      	ldr	r0, [pc, #88]	; (409a0c <main+0xb4>)
  4099b2:	4b12      	ldr	r3, [pc, #72]	; (4099fc <main+0xa4>)
  4099b4:	4798      	blx	r3
	}
	//task for processing temperature module data
	if (xTaskCreate(sensor_task, "TSensor", STACK_SIZE_TSENSOR_TASK, NULL, tskIDLE_PRIORITY + 3, &xHandleTemperature)!=pdPASS){
  4099b6:	2300      	movs	r3, #0
  4099b8:	9303      	str	r3, [sp, #12]
  4099ba:	2300      	movs	r3, #0
  4099bc:	9302      	str	r3, [sp, #8]
  4099be:	4b14      	ldr	r3, [pc, #80]	; (409a10 <main+0xb8>)
  4099c0:	9301      	str	r3, [sp, #4]
  4099c2:	2303      	movs	r3, #3
  4099c4:	9300      	str	r3, [sp, #0]
  4099c6:	2300      	movs	r3, #0
  4099c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4099cc:	4911      	ldr	r1, [pc, #68]	; (409a14 <main+0xbc>)
  4099ce:	4812      	ldr	r0, [pc, #72]	; (409a18 <main+0xc0>)
  4099d0:	4c08      	ldr	r4, [pc, #32]	; (4099f4 <main+0x9c>)
  4099d2:	47a0      	blx	r4
  4099d4:	4603      	mov	r3, r0
  4099d6:	2b01      	cmp	r3, #1
  4099d8:	d002      	beq.n	4099e0 <main+0x88>
		printf("Failed to create Temperature Sensor task\r\n");
  4099da:	4810      	ldr	r0, [pc, #64]	; (409a1c <main+0xc4>)
  4099dc:	4b07      	ldr	r3, [pc, #28]	; (4099fc <main+0xa4>)
  4099de:	4798      	blx	r3
	}
	//vTaskSuspend(xHandleTemperature);	
	/* Start the RTOS scheduler. */
	vTaskStartScheduler();
  4099e0:	4b0f      	ldr	r3, [pc, #60]	; (409a20 <main+0xc8>)
  4099e2:	4798      	blx	r3
    
	/* The main loop manages only the power mode
	   because the USB management is done by interrupt */
	while (true) {
		//sleepmgr_enter_sleep();
	}
  4099e4:	e7fe      	b.n	4099e4 <main+0x8c>
  4099e6:	bf00      	nop
  4099e8:	004098fd 	.word	0x004098fd
  4099ec:	0040de30 	.word	0x0040de30
  4099f0:	0040135d 	.word	0x0040135d
  4099f4:	00402591 	.word	0x00402591
  4099f8:	0040de38 	.word	0x0040de38
  4099fc:	0040a671 	.word	0x0040a671
  409a00:	20019ec8 	.word	0x20019ec8
  409a04:	0040de5c 	.word	0x0040de5c
  409a08:	00403bdd 	.word	0x00403bdd
  409a0c:	0040de64 	.word	0x0040de64
  409a10:	20019ecc 	.word	0x20019ecc
  409a14:	0040de84 	.word	0x0040de84
  409a18:	00409ea1 	.word	0x00409ea1
  409a1c:	0040de8c 	.word	0x0040de8c
  409a20:	00402741 	.word	0x00402741

00409a24 <assert_triggered>:
 *       - conf_foo.h   configuration of each module
 *       - ui.c        implement of user's interface (buttons, leds)
 */

void assert_triggered(const char *file, uint32_t line)
{
  409a24:	b580      	push	{r7, lr}
  409a26:	b086      	sub	sp, #24
  409a28:	af00      	add	r7, sp, #0
  409a2a:	6078      	str	r0, [r7, #4]
  409a2c:	6039      	str	r1, [r7, #0]
	volatile uint32_t block_var = 0, line_in;
  409a2e:	2300      	movs	r3, #0
  409a30:	613b      	str	r3, [r7, #16]
	const char *file_in;

	/* These assignments are made to prevent the compiler optimizing the
	values away. */
	file_in = file;
  409a32:	687b      	ldr	r3, [r7, #4]
  409a34:	617b      	str	r3, [r7, #20]
	line_in = line;
  409a36:	683b      	ldr	r3, [r7, #0]
  409a38:	60fb      	str	r3, [r7, #12]
	(void) file_in;
	(void) line_in;
  409a3a:	68fb      	ldr	r3, [r7, #12]

	taskENTER_CRITICAL();
  409a3c:	4b05      	ldr	r3, [pc, #20]	; (409a54 <assert_triggered+0x30>)
  409a3e:	4798      	blx	r3
	{
		while (block_var == 0) {
  409a40:	bf00      	nop
  409a42:	693b      	ldr	r3, [r7, #16]
  409a44:	2b00      	cmp	r3, #0
  409a46:	d0fc      	beq.n	409a42 <assert_triggered+0x1e>
			/* Set block_var to a non-zero value in the debugger to
			step out of this function. */
		}
	}
	taskEXIT_CRITICAL();
  409a48:	4b03      	ldr	r3, [pc, #12]	; (409a58 <assert_triggered+0x34>)
  409a4a:	4798      	blx	r3
  409a4c:	bf00      	nop
  409a4e:	3718      	adds	r7, #24
  409a50:	46bd      	mov	sp, r7
  409a52:	bd80      	pop	{r7, pc}
  409a54:	004019b1 	.word	0x004019b1
  409a58:	004019d1 	.word	0x004019d1

00409a5c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  409a5c:	b480      	push	{r7}
  409a5e:	b083      	sub	sp, #12
  409a60:	af00      	add	r7, sp, #0
  409a62:	4603      	mov	r3, r0
  409a64:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  409a66:	4909      	ldr	r1, [pc, #36]	; (409a8c <NVIC_EnableIRQ+0x30>)
  409a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409a6c:	095b      	lsrs	r3, r3, #5
  409a6e:	79fa      	ldrb	r2, [r7, #7]
  409a70:	f002 021f 	and.w	r2, r2, #31
  409a74:	2001      	movs	r0, #1
  409a76:	fa00 f202 	lsl.w	r2, r0, r2
  409a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409a7e:	bf00      	nop
  409a80:	370c      	adds	r7, #12
  409a82:	46bd      	mov	sp, r7
  409a84:	f85d 7b04 	ldr.w	r7, [sp], #4
  409a88:	4770      	bx	lr
  409a8a:	bf00      	nop
  409a8c:	e000e100 	.word	0xe000e100

00409a90 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  409a90:	b480      	push	{r7}
  409a92:	b083      	sub	sp, #12
  409a94:	af00      	add	r7, sp, #0
  409a96:	4603      	mov	r3, r0
  409a98:	6039      	str	r1, [r7, #0]
  409a9a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  409a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409aa0:	2b00      	cmp	r3, #0
  409aa2:	da0b      	bge.n	409abc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  409aa4:	490d      	ldr	r1, [pc, #52]	; (409adc <NVIC_SetPriority+0x4c>)
  409aa6:	79fb      	ldrb	r3, [r7, #7]
  409aa8:	f003 030f 	and.w	r3, r3, #15
  409aac:	3b04      	subs	r3, #4
  409aae:	683a      	ldr	r2, [r7, #0]
  409ab0:	b2d2      	uxtb	r2, r2
  409ab2:	0112      	lsls	r2, r2, #4
  409ab4:	b2d2      	uxtb	r2, r2
  409ab6:	440b      	add	r3, r1
  409ab8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  409aba:	e009      	b.n	409ad0 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  409abc:	4908      	ldr	r1, [pc, #32]	; (409ae0 <NVIC_SetPriority+0x50>)
  409abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409ac2:	683a      	ldr	r2, [r7, #0]
  409ac4:	b2d2      	uxtb	r2, r2
  409ac6:	0112      	lsls	r2, r2, #4
  409ac8:	b2d2      	uxtb	r2, r2
  409aca:	440b      	add	r3, r1
  409acc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  409ad0:	bf00      	nop
  409ad2:	370c      	adds	r7, #12
  409ad4:	46bd      	mov	sp, r7
  409ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
  409ada:	4770      	bx	lr
  409adc:	e000ed00 	.word	0xe000ed00
  409ae0:	e000e100 	.word	0xe000e100

00409ae4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  409ae4:	b480      	push	{r7}
  409ae6:	b083      	sub	sp, #12
  409ae8:	af00      	add	r7, sp, #0
  409aea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  409aec:	687b      	ldr	r3, [r7, #4]
  409aee:	2b07      	cmp	r3, #7
  409af0:	d825      	bhi.n	409b3e <osc_get_rate+0x5a>
  409af2:	a201      	add	r2, pc, #4	; (adr r2, 409af8 <osc_get_rate+0x14>)
  409af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  409af8:	00409b19 	.word	0x00409b19
  409afc:	00409b1f 	.word	0x00409b1f
  409b00:	00409b25 	.word	0x00409b25
  409b04:	00409b2b 	.word	0x00409b2b
  409b08:	00409b2f 	.word	0x00409b2f
  409b0c:	00409b33 	.word	0x00409b33
  409b10:	00409b37 	.word	0x00409b37
  409b14:	00409b3b 	.word	0x00409b3b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  409b18:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  409b1c:	e010      	b.n	409b40 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  409b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  409b22:	e00d      	b.n	409b40 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  409b24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  409b28:	e00a      	b.n	409b40 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  409b2a:	4b08      	ldr	r3, [pc, #32]	; (409b4c <osc_get_rate+0x68>)
  409b2c:	e008      	b.n	409b40 <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  409b2e:	4b08      	ldr	r3, [pc, #32]	; (409b50 <osc_get_rate+0x6c>)
  409b30:	e006      	b.n	409b40 <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  409b32:	4b08      	ldr	r3, [pc, #32]	; (409b54 <osc_get_rate+0x70>)
  409b34:	e004      	b.n	409b40 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  409b36:	2300      	movs	r3, #0
  409b38:	e002      	b.n	409b40 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  409b3a:	2300      	movs	r3, #0
  409b3c:	e000      	b.n	409b40 <osc_get_rate+0x5c>
#endif
	}

	return 0;
  409b3e:	2300      	movs	r3, #0
}
  409b40:	4618      	mov	r0, r3
  409b42:	370c      	adds	r7, #12
  409b44:	46bd      	mov	sp, r7
  409b46:	f85d 7b04 	ldr.w	r7, [sp], #4
  409b4a:	4770      	bx	lr
  409b4c:	007a1200 	.word	0x007a1200
  409b50:	00f42400 	.word	0x00f42400
  409b54:	016e3600 	.word	0x016e3600

00409b58 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  409b58:	b580      	push	{r7, lr}
  409b5a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  409b5c:	2001      	movs	r0, #1
  409b5e:	4b04      	ldr	r3, [pc, #16]	; (409b70 <sysclk_get_main_hz+0x18>)
  409b60:	4798      	blx	r3
  409b62:	4602      	mov	r2, r0
  409b64:	f640 3372 	movw	r3, #2930	; 0xb72
  409b68:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  409b6c:	4618      	mov	r0, r3
  409b6e:	bd80      	pop	{r7, pc}
  409b70:	00409ae5 	.word	0x00409ae5

00409b74 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  409b74:	b580      	push	{r7, lr}
  409b76:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  409b78:	4b02      	ldr	r3, [pc, #8]	; (409b84 <sysclk_get_peripheral_hz+0x10>)
  409b7a:	4798      	blx	r3
  409b7c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  409b7e:	4618      	mov	r0, r3
  409b80:	bd80      	pop	{r7, pc}
  409b82:	bf00      	nop
  409b84:	00409b59 	.word	0x00409b59

00409b88 <tSensor_serial_init>:
}UARTStateMachine_t;

UARTStateMachine_t uartStateMachine = UART_STATE_MACHINE_SYMBOL_H;

void tSensor_serial_init(void)
{
  409b88:	b580      	push	{r7, lr}
  409b8a:	b088      	sub	sp, #32
  409b8c:	af00      	add	r7, sp, #0
	uint32_t rx_timeout = (SERIAL_FRAME_INTERVAL * USART_BAUDRATE_TEM) / 1000;
  409b8e:	f240 73a1 	movw	r3, #1953	; 0x7a1
  409b92:	61fb      	str	r3, [r7, #28]
	sam_usart_opt_t usart_settings = {
  409b94:	1d3b      	adds	r3, r7, #4
  409b96:	2200      	movs	r2, #0
  409b98:	601a      	str	r2, [r3, #0]
  409b9a:	605a      	str	r2, [r3, #4]
  409b9c:	609a      	str	r2, [r3, #8]
  409b9e:	60da      	str	r2, [r3, #12]
  409ba0:	611a      	str	r2, [r3, #16]
  409ba2:	615a      	str	r2, [r3, #20]
  409ba4:	4b19      	ldr	r3, [pc, #100]	; (409c0c <tSensor_serial_init+0x84>)
  409ba6:	607b      	str	r3, [r7, #4]
  409ba8:	23c0      	movs	r3, #192	; 0xc0
  409baa:	60bb      	str	r3, [r7, #8]
		.char_length = USART_CHRL_TEM,
		.parity_type = USART_PARITY_TEM,
		.stop_bits = USART_NBSTOP_TEM,
		.channel_mode = US_MR_CHMODE_NORMAL
	};
	flexcom_enable(TSENSOR_SERIAL_PORT_FLEXCOM);
  409bac:	4818      	ldr	r0, [pc, #96]	; (409c10 <tSensor_serial_init+0x88>)
  409bae:	4b19      	ldr	r3, [pc, #100]	; (409c14 <tSensor_serial_init+0x8c>)
  409bb0:	4798      	blx	r3
	flexcom_set_opmode(TSENSOR_SERIAL_PORT_FLEXCOM, FLEXCOM_USART);
  409bb2:	2101      	movs	r1, #1
  409bb4:	4816      	ldr	r0, [pc, #88]	; (409c10 <tSensor_serial_init+0x88>)
  409bb6:	4b18      	ldr	r3, [pc, #96]	; (409c18 <tSensor_serial_init+0x90>)
  409bb8:	4798      	blx	r3
	
	/* Configure USART */
	usart_init_rs232(TSENSOR_SERIAL_PORT, &usart_settings,
  409bba:	4b18      	ldr	r3, [pc, #96]	; (409c1c <tSensor_serial_init+0x94>)
  409bbc:	4798      	blx	r3
  409bbe:	4602      	mov	r2, r0
  409bc0:	1d3b      	adds	r3, r7, #4
  409bc2:	4619      	mov	r1, r3
  409bc4:	4816      	ldr	r0, [pc, #88]	; (409c20 <tSensor_serial_init+0x98>)
  409bc6:	4b17      	ldr	r3, [pc, #92]	; (409c24 <tSensor_serial_init+0x9c>)
  409bc8:	4798      	blx	r3
	sysclk_get_peripheral_hz());
	
	usart_set_rx_timeout(TSENSOR_SERIAL_PORT, rx_timeout);
  409bca:	69f9      	ldr	r1, [r7, #28]
  409bcc:	4814      	ldr	r0, [pc, #80]	; (409c20 <tSensor_serial_init+0x98>)
  409bce:	4b16      	ldr	r3, [pc, #88]	; (409c28 <tSensor_serial_init+0xa0>)
  409bd0:	4798      	blx	r3
	
	/* Enable USART1 RX interrupt. */
	NVIC_SetPriority(TSENSOR_SERIAL_PORT_IRQn, SERIAL_PORT_INT_PRIO);
  409bd2:	210e      	movs	r1, #14
  409bd4:	2013      	movs	r0, #19
  409bd6:	4b15      	ldr	r3, [pc, #84]	; (409c2c <tSensor_serial_init+0xa4>)
  409bd8:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type)TSENSOR_SERIAL_PORT_FLEXCOM_ID);
  409bda:	2013      	movs	r0, #19
  409bdc:	4b14      	ldr	r3, [pc, #80]	; (409c30 <tSensor_serial_init+0xa8>)
  409bde:	4798      	blx	r3
	usart_enable_interrupt(TSENSOR_SERIAL_PORT, (US_IER_TIMEOUT | US_IER_RXRDY));
  409be0:	f240 1101 	movw	r1, #257	; 0x101
  409be4:	480e      	ldr	r0, [pc, #56]	; (409c20 <tSensor_serial_init+0x98>)
  409be6:	4b13      	ldr	r3, [pc, #76]	; (409c34 <tSensor_serial_init+0xac>)
  409be8:	4798      	blx	r3
	
	/* Enable the receiver and transmitter. */
	usart_start_rx_timeout(TSENSOR_SERIAL_PORT);
  409bea:	480d      	ldr	r0, [pc, #52]	; (409c20 <tSensor_serial_init+0x98>)
  409bec:	4b12      	ldr	r3, [pc, #72]	; (409c38 <tSensor_serial_init+0xb0>)
  409bee:	4798      	blx	r3
	usart_enable_tx(TSENSOR_SERIAL_PORT);
  409bf0:	480b      	ldr	r0, [pc, #44]	; (409c20 <tSensor_serial_init+0x98>)
  409bf2:	4b12      	ldr	r3, [pc, #72]	; (409c3c <tSensor_serial_init+0xb4>)
  409bf4:	4798      	blx	r3
	usart_enable_rx(TSENSOR_SERIAL_PORT);
  409bf6:	480a      	ldr	r0, [pc, #40]	; (409c20 <tSensor_serial_init+0x98>)
  409bf8:	4b11      	ldr	r3, [pc, #68]	; (409c40 <tSensor_serial_init+0xb8>)
  409bfa:	4798      	blx	r3
	
	tempUartRecvBuff.payload = thermimage;
  409bfc:	4b11      	ldr	r3, [pc, #68]	; (409c44 <tSensor_serial_init+0xbc>)
  409bfe:	4a12      	ldr	r2, [pc, #72]	; (409c48 <tSensor_serial_init+0xc0>)
  409c00:	605a      	str	r2, [r3, #4]
}
  409c02:	bf00      	nop
  409c04:	3720      	adds	r7, #32
  409c06:	46bd      	mov	sp, r7
  409c08:	bd80      	pop	{r7, pc}
  409c0a:	bf00      	nop
  409c0c:	0002faf0 	.word	0x0002faf0
  409c10:	40018000 	.word	0x40018000
  409c14:	004062e1 	.word	0x004062e1
  409c18:	00406449 	.word	0x00406449
  409c1c:	00409b75 	.word	0x00409b75
  409c20:	40018200 	.word	0x40018200
  409c24:	00408a85 	.word	0x00408a85
  409c28:	00408bd5 	.word	0x00408bd5
  409c2c:	00409a91 	.word	0x00409a91
  409c30:	00409a5d 	.word	0x00409a5d
  409c34:	00408bf1 	.word	0x00408bf1
  409c38:	00408c75 	.word	0x00408c75
  409c3c:	00408b49 	.word	0x00408b49
  409c40:	00408b9d 	.word	0x00408b9d
  409c44:	20019ed4 	.word	0x20019ed4
  409c48:	2001c53c 	.word	0x2001c53c

00409c4c <FLEXCOM3_Handler>:


void tSensor_uart_isr_handler(void)
{
  409c4c:	b590      	push	{r4, r7, lr}
  409c4e:	b085      	sub	sp, #20
  409c50:	af00      	add	r7, sp, #0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  409c52:	2300      	movs	r3, #0
  409c54:	607b      	str	r3, [r7, #4]
	uint32_t status;
	uint32_t symbol;
	Pdc *p_pdc = NULL;
  409c56:	2300      	movs	r3, #0
  409c58:	60fb      	str	r3, [r7, #12]
	status = usart_get_status(TSENSOR_SERIAL_PORT);
  409c5a:	4832      	ldr	r0, [pc, #200]	; (409d24 <FLEXCOM3_Handler+0xd8>)
  409c5c:	4b32      	ldr	r3, [pc, #200]	; (409d28 <FLEXCOM3_Handler+0xdc>)
  409c5e:	4798      	blx	r3
  409c60:	60b8      	str	r0, [r7, #8]
	#if 1
	if(status & US_CSR_RXRDY) {
  409c62:	68bb      	ldr	r3, [r7, #8]
  409c64:	f003 0301 	and.w	r3, r3, #1
  409c68:	2b00      	cmp	r3, #0
  409c6a:	d01a      	beq.n	409ca2 <FLEXCOM3_Handler+0x56>
		if(usart_read(TSENSOR_SERIAL_PORT, &symbol) == 0) {
  409c6c:	463b      	mov	r3, r7
  409c6e:	4619      	mov	r1, r3
  409c70:	482c      	ldr	r0, [pc, #176]	; (409d24 <FLEXCOM3_Handler+0xd8>)
  409c72:	4b2e      	ldr	r3, [pc, #184]	; (409d2c <FLEXCOM3_Handler+0xe0>)
  409c74:	4798      	blx	r3
  409c76:	4603      	mov	r3, r0
  409c78:	2b00      	cmp	r3, #0
  409c7a:	d14f      	bne.n	409d1c <FLEXCOM3_Handler+0xd0>
			if (tempUartRecvBuff.len < TSENSOR_RECV_BUFF_SIZE){
  409c7c:	4b2c      	ldr	r3, [pc, #176]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409c7e:	881b      	ldrh	r3, [r3, #0]
  409c80:	f241 3287 	movw	r2, #4999	; 0x1387
  409c84:	4293      	cmp	r3, r2
  409c86:	d849      	bhi.n	409d1c <FLEXCOM3_Handler+0xd0>
				tempUartRecvBuff.payload[tempUartRecvBuff.len++] = (uint8_t)symbol;
  409c88:	4b29      	ldr	r3, [pc, #164]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409c8a:	685a      	ldr	r2, [r3, #4]
  409c8c:	4b28      	ldr	r3, [pc, #160]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409c8e:	881b      	ldrh	r3, [r3, #0]
  409c90:	1c59      	adds	r1, r3, #1
  409c92:	b288      	uxth	r0, r1
  409c94:	4926      	ldr	r1, [pc, #152]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409c96:	8008      	strh	r0, [r1, #0]
  409c98:	4413      	add	r3, r2
  409c9a:	683a      	ldr	r2, [r7, #0]
  409c9c:	b2d2      	uxtb	r2, r2
  409c9e:	701a      	strb	r2, [r3, #0]
		p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
		usart_disable_interrupt(TSENSOR_SERIAL_PORT, US_IDR_ENDTX);
	}
	#endif
}
  409ca0:	e03c      	b.n	409d1c <FLEXCOM3_Handler+0xd0>
		if(usart_read(TSENSOR_SERIAL_PORT, &symbol) == 0) {
			if (tempUartRecvBuff.len < TSENSOR_RECV_BUFF_SIZE){
				tempUartRecvBuff.payload[tempUartRecvBuff.len++] = (uint8_t)symbol;
			}
		}
	}else if(status & US_CSR_TIMEOUT) {
  409ca2:	68bb      	ldr	r3, [r7, #8]
  409ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  409ca8:	2b00      	cmp	r3, #0
  409caa:	d025      	beq.n	409cf8 <FLEXCOM3_Handler+0xac>
		if (tempUartRecvBuff.len > 0){
  409cac:	4b20      	ldr	r3, [pc, #128]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409cae:	881b      	ldrh	r3, [r3, #0]
  409cb0:	2b00      	cmp	r3, #0
  409cb2:	d01d      	beq.n	409cf0 <FLEXCOM3_Handler+0xa4>
			// notice task to process
			//printf("Get data from sensor..........%d\r\n", tempUartRecvBuff.len);
			printf("%6d(%d)\r\n",xTaskGetTickCount(), tempUartRecvBuff.len);
  409cb4:	4b1f      	ldr	r3, [pc, #124]	; (409d34 <FLEXCOM3_Handler+0xe8>)
  409cb6:	4798      	blx	r3
  409cb8:	4601      	mov	r1, r0
  409cba:	4b1d      	ldr	r3, [pc, #116]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409cbc:	881b      	ldrh	r3, [r3, #0]
  409cbe:	461a      	mov	r2, r3
  409cc0:	481d      	ldr	r0, [pc, #116]	; (409d38 <FLEXCOM3_Handler+0xec>)
  409cc2:	4b1e      	ldr	r3, [pc, #120]	; (409d3c <FLEXCOM3_Handler+0xf0>)
  409cc4:	4798      	blx	r3
			//memcpy(&uartRecvBuff,&tempUartRecvBuff,tempUartRecvBuff.len + sizeof(uint16_t));
			tempUartRecvBuff.len = 0;
  409cc6:	4b1a      	ldr	r3, [pc, #104]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409cc8:	2200      	movs	r2, #0
  409cca:	801a      	strh	r2, [r3, #0]
			if (tempUartRecvBuff.payload[0] == 0xCC &&
  409ccc:	4b18      	ldr	r3, [pc, #96]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409cce:	685b      	ldr	r3, [r3, #4]
  409cd0:	781b      	ldrb	r3, [r3, #0]
  409cd2:	2bcc      	cmp	r3, #204	; 0xcc
  409cd4:	d10c      	bne.n	409cf0 <FLEXCOM3_Handler+0xa4>
				tempUartRecvBuff.payload[1] == 0x80)
  409cd6:	4b16      	ldr	r3, [pc, #88]	; (409d30 <FLEXCOM3_Handler+0xe4>)
  409cd8:	685b      	ldr	r3, [r3, #4]
  409cda:	3301      	adds	r3, #1
  409cdc:	781b      	ldrb	r3, [r3, #0]
			// notice task to process
			//printf("Get data from sensor..........%d\r\n", tempUartRecvBuff.len);
			printf("%6d(%d)\r\n",xTaskGetTickCount(), tempUartRecvBuff.len);
			//memcpy(&uartRecvBuff,&tempUartRecvBuff,tempUartRecvBuff.len + sizeof(uint16_t));
			tempUartRecvBuff.len = 0;
			if (tempUartRecvBuff.payload[0] == 0xCC &&
  409cde:	2b80      	cmp	r3, #128	; 0x80
  409ce0:	d106      	bne.n	409cf0 <FLEXCOM3_Handler+0xa4>
				tempUartRecvBuff.payload[1] == 0x80)
				{
					xSemaphoreGiveFromISR(startTsensorProcessing, &higher_priority_task_woken);
  409ce2:	4b17      	ldr	r3, [pc, #92]	; (409d40 <FLEXCOM3_Handler+0xf4>)
  409ce4:	6818      	ldr	r0, [r3, #0]
  409ce6:	1d3a      	adds	r2, r7, #4
  409ce8:	2300      	movs	r3, #0
  409cea:	2100      	movs	r1, #0
  409cec:	4c15      	ldr	r4, [pc, #84]	; (409d44 <FLEXCOM3_Handler+0xf8>)
  409cee:	47a0      	blx	r4
				}
			
		}

		usart_start_rx_timeout(TSENSOR_SERIAL_PORT);
  409cf0:	480c      	ldr	r0, [pc, #48]	; (409d24 <FLEXCOM3_Handler+0xd8>)
  409cf2:	4b15      	ldr	r3, [pc, #84]	; (409d48 <FLEXCOM3_Handler+0xfc>)
  409cf4:	4798      	blx	r3
		p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
		usart_disable_interrupt(TSENSOR_SERIAL_PORT, US_IDR_ENDTX);
	}
	#endif
}
  409cf6:	e011      	b.n	409d1c <FLEXCOM3_Handler+0xd0>
			
		}

		usart_start_rx_timeout(TSENSOR_SERIAL_PORT);

	} else if(status & US_CSR_ENDTX) {
  409cf8:	68bb      	ldr	r3, [r7, #8]
  409cfa:	f003 0310 	and.w	r3, r3, #16
  409cfe:	2b00      	cmp	r3, #0
  409d00:	d00c      	beq.n	409d1c <FLEXCOM3_Handler+0xd0>
		p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
  409d02:	4808      	ldr	r0, [pc, #32]	; (409d24 <FLEXCOM3_Handler+0xd8>)
  409d04:	4b11      	ldr	r3, [pc, #68]	; (409d4c <FLEXCOM3_Handler+0x100>)
  409d06:	4798      	blx	r3
  409d08:	60f8      	str	r0, [r7, #12]
		pdc_disable_transfer(p_pdc, PERIPH_PTCR_TXTDIS);
  409d0a:	f44f 7100 	mov.w	r1, #512	; 0x200
  409d0e:	68f8      	ldr	r0, [r7, #12]
  409d10:	4b0f      	ldr	r3, [pc, #60]	; (409d50 <FLEXCOM3_Handler+0x104>)
  409d12:	4798      	blx	r3
		usart_disable_interrupt(TSENSOR_SERIAL_PORT, US_IDR_ENDTX);
  409d14:	2110      	movs	r1, #16
  409d16:	4803      	ldr	r0, [pc, #12]	; (409d24 <FLEXCOM3_Handler+0xd8>)
  409d18:	4b0e      	ldr	r3, [pc, #56]	; (409d54 <FLEXCOM3_Handler+0x108>)
  409d1a:	4798      	blx	r3
	}
	#endif
}
  409d1c:	bf00      	nop
  409d1e:	3714      	adds	r7, #20
  409d20:	46bd      	mov	sp, r7
  409d22:	bd90      	pop	{r4, r7, pc}
  409d24:	40018200 	.word	0x40018200
  409d28:	00408c41 	.word	0x00408c41
  409d2c:	00408ce1 	.word	0x00408ce1
  409d30:	20019ed4 	.word	0x20019ed4
  409d34:	00402919 	.word	0x00402919
  409d38:	0040deb8 	.word	0x0040deb8
  409d3c:	0040a671 	.word	0x0040a671
  409d40:	20019ed0 	.word	0x20019ed0
  409d44:	00402065 	.word	0x00402065
  409d48:	00408c75 	.word	0x00408c75
  409d4c:	00408d15 	.word	0x00408d15
  409d50:	00401669 	.word	0x00401669
  409d54:	00408c0d 	.word	0x00408c0d

00409d58 <tSensor_handler>:

uint8_t thermoIndex = 0;
void tSensor_handler(void)
{
  409d58:	b580      	push	{r7, lr}
  409d5a:	af00      	add	r7, sp, #0
	Temp_Measure_Command_Send(SENSATION_MEASUREMENT_STOP);
  409d5c:	2003      	movs	r0, #3
  409d5e:	4b0a      	ldr	r3, [pc, #40]	; (409d88 <tSensor_handler+0x30>)
  409d60:	4798      	blx	r3
	printf("thermo image: ");
  409d62:	480a      	ldr	r0, [pc, #40]	; (409d8c <tSensor_handler+0x34>)
  409d64:	4b0a      	ldr	r3, [pc, #40]	; (409d90 <tSensor_handler+0x38>)
  409d66:	4798      	blx	r3
	/*for (uint16_t i = 0; i< 96*46; i++)
		printf("%02X ",thermimage[i]);
	printf("\r\n");*/
	thermoIndex = 0;
  409d68:	4b0a      	ldr	r3, [pc, #40]	; (409d94 <tSensor_handler+0x3c>)
  409d6a:	2200      	movs	r2, #0
  409d6c:	701a      	strb	r2, [r3, #0]
	signal_to_wifi(&thermimage[4], thermoIndex++);
  409d6e:	4b09      	ldr	r3, [pc, #36]	; (409d94 <tSensor_handler+0x3c>)
  409d70:	781b      	ldrb	r3, [r3, #0]
  409d72:	1c5a      	adds	r2, r3, #1
  409d74:	b2d1      	uxtb	r1, r2
  409d76:	4a07      	ldr	r2, [pc, #28]	; (409d94 <tSensor_handler+0x3c>)
  409d78:	7011      	strb	r1, [r2, #0]
  409d7a:	4619      	mov	r1, r3
  409d7c:	4806      	ldr	r0, [pc, #24]	; (409d98 <tSensor_handler+0x40>)
  409d7e:	4b07      	ldr	r3, [pc, #28]	; (409d9c <tSensor_handler+0x44>)
  409d80:	4798      	blx	r3
}
  409d82:	bf00      	nop
  409d84:	bd80      	pop	{r7, pc}
  409d86:	bf00      	nop
  409d88:	00409dfd 	.word	0x00409dfd
  409d8c:	0040dec4 	.word	0x0040dec4
  409d90:	0040a671 	.word	0x0040a671
  409d94:	20019efc 	.word	0x20019efc
  409d98:	2001c540 	.word	0x2001c540
  409d9c:	00400ae5 	.word	0x00400ae5

00409da0 <sendToTsensorUart>:

void sendToTsensorUart(uint8_t *buff, int32_t buffSize)
{
  409da0:	b580      	push	{r7, lr}
  409da2:	b086      	sub	sp, #24
  409da4:	af00      	add	r7, sp, #0
  409da6:	6078      	str	r0, [r7, #4]
  409da8:	6039      	str	r1, [r7, #0]
	Pdc *p_pdc = NULL;
  409daa:	2300      	movs	r3, #0
  409dac:	617b      	str	r3, [r7, #20]
	pdc_packet_t packet;
	p_pdc = usart_get_pdc_base(TSENSOR_SERIAL_PORT);
  409dae:	480e      	ldr	r0, [pc, #56]	; (409de8 <sendToTsensorUart+0x48>)
  409db0:	4b0e      	ldr	r3, [pc, #56]	; (409dec <sendToTsensorUart+0x4c>)
  409db2:	4798      	blx	r3
  409db4:	6178      	str	r0, [r7, #20]
	
	packet.ul_addr = (uint32_t)buff;
  409db6:	687b      	ldr	r3, [r7, #4]
  409db8:	60fb      	str	r3, [r7, #12]
	packet.ul_size = buffSize;
  409dba:	683b      	ldr	r3, [r7, #0]
  409dbc:	613b      	str	r3, [r7, #16]
	
	pdc_tx_init(p_pdc, &packet, NULL);
  409dbe:	f107 030c 	add.w	r3, r7, #12
  409dc2:	2200      	movs	r2, #0
  409dc4:	4619      	mov	r1, r3
  409dc6:	6978      	ldr	r0, [r7, #20]
  409dc8:	4b09      	ldr	r3, [pc, #36]	; (409df0 <sendToTsensorUart+0x50>)
  409dca:	4798      	blx	r3
	pdc_enable_transfer(p_pdc, PERIPH_PTCR_TXTEN);
  409dcc:	f44f 7180 	mov.w	r1, #256	; 0x100
  409dd0:	6978      	ldr	r0, [r7, #20]
  409dd2:	4b08      	ldr	r3, [pc, #32]	; (409df4 <sendToTsensorUart+0x54>)
  409dd4:	4798      	blx	r3
	usart_enable_interrupt(TSENSOR_SERIAL_PORT, US_IER_ENDTX);
  409dd6:	2110      	movs	r1, #16
  409dd8:	4803      	ldr	r0, [pc, #12]	; (409de8 <sendToTsensorUart+0x48>)
  409dda:	4b07      	ldr	r3, [pc, #28]	; (409df8 <sendToTsensorUart+0x58>)
  409ddc:	4798      	blx	r3
}
  409dde:	bf00      	nop
  409de0:	3718      	adds	r7, #24
  409de2:	46bd      	mov	sp, r7
  409de4:	bd80      	pop	{r7, pc}
  409de6:	bf00      	nop
  409de8:	40018200 	.word	0x40018200
  409dec:	00408d15 	.word	0x00408d15
  409df0:	00401601 	.word	0x00401601
  409df4:	00401645 	.word	0x00401645
  409df8:	00408bf1 	.word	0x00408bf1

00409dfc <Temp_Measure_Command_Send>:

void Temp_Measure_Command_Send(uint8_t command)
{
  409dfc:	b580      	push	{r7, lr}
  409dfe:	b082      	sub	sp, #8
  409e00:	af00      	add	r7, sp, #0
  409e02:	4603      	mov	r3, r0
  409e04:	71fb      	strb	r3, [r7, #7]
	sendbuff[0] = G55_TO_THERMAL_SYMBOL;
  409e06:	4b0e      	ldr	r3, [pc, #56]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e08:	22aa      	movs	r2, #170	; 0xaa
  409e0a:	701a      	strb	r2, [r3, #0]
	sendbuff[1] = 0x10;
  409e0c:	4b0c      	ldr	r3, [pc, #48]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e0e:	2210      	movs	r2, #16
  409e10:	705a      	strb	r2, [r3, #1]
	sendbuff[2] = 0x01;
  409e12:	4b0b      	ldr	r3, [pc, #44]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e14:	2201      	movs	r2, #1
  409e16:	709a      	strb	r2, [r3, #2]
	sendbuff[3] = 0x00;
  409e18:	4b09      	ldr	r3, [pc, #36]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e1a:	2200      	movs	r2, #0
  409e1c:	70da      	strb	r2, [r3, #3]
	sendbuff[4] = command;
  409e1e:	4a08      	ldr	r2, [pc, #32]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e20:	79fb      	ldrb	r3, [r7, #7]
  409e22:	7113      	strb	r3, [r2, #4]
	sendbuff[5] = 0xAA;
  409e24:	4b06      	ldr	r3, [pc, #24]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e26:	22aa      	movs	r2, #170	; 0xaa
  409e28:	715a      	strb	r2, [r3, #5]
	sendbuff[6] = 0x1F;
  409e2a:	4b05      	ldr	r3, [pc, #20]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e2c:	221f      	movs	r2, #31
  409e2e:	719a      	strb	r2, [r3, #6]
	sendToTsensorUart(sendbuff, 7);
  409e30:	2107      	movs	r1, #7
  409e32:	4803      	ldr	r0, [pc, #12]	; (409e40 <Temp_Measure_Command_Send+0x44>)
  409e34:	4b03      	ldr	r3, [pc, #12]	; (409e44 <Temp_Measure_Command_Send+0x48>)
  409e36:	4798      	blx	r3
}
  409e38:	bf00      	nop
  409e3a:	3708      	adds	r7, #8
  409e3c:	46bd      	mov	sp, r7
  409e3e:	bd80      	pop	{r7, pc}
  409e40:	20019edc 	.word	0x20019edc
  409e44:	00409da1 	.word	0x00409da1

00409e48 <Temp_Measure_Get_Air_Condition_Info>:

void Temp_Measure_Get_Air_Condition_Info(uint8_t roomTemperature, uint8_t roomHumidity)
{
  409e48:	b580      	push	{r7, lr}
  409e4a:	b082      	sub	sp, #8
  409e4c:	af00      	add	r7, sp, #0
  409e4e:	4603      	mov	r3, r0
  409e50:	460a      	mov	r2, r1
  409e52:	71fb      	strb	r3, [r7, #7]
  409e54:	4613      	mov	r3, r2
  409e56:	71bb      	strb	r3, [r7, #6]
	sendbuff[0] = G55_TO_THERMAL_SYMBOL;
  409e58:	4b0f      	ldr	r3, [pc, #60]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e5a:	22aa      	movs	r2, #170	; 0xaa
  409e5c:	701a      	strb	r2, [r3, #0]
	sendbuff[1] = 0x88;
  409e5e:	4b0e      	ldr	r3, [pc, #56]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e60:	2288      	movs	r2, #136	; 0x88
  409e62:	705a      	strb	r2, [r3, #1]
	sendbuff[2] = 0x02;
  409e64:	4b0c      	ldr	r3, [pc, #48]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e66:	2202      	movs	r2, #2
  409e68:	709a      	strb	r2, [r3, #2]
	sendbuff[3] = 0x00;
  409e6a:	4b0b      	ldr	r3, [pc, #44]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e6c:	2200      	movs	r2, #0
  409e6e:	70da      	strb	r2, [r3, #3]
	sendbuff[4] = roomTemperature;//
  409e70:	4a09      	ldr	r2, [pc, #36]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e72:	79fb      	ldrb	r3, [r7, #7]
  409e74:	7113      	strb	r3, [r2, #4]
	sendbuff[5] = roomHumidity;//
  409e76:	4a08      	ldr	r2, [pc, #32]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e78:	79bb      	ldrb	r3, [r7, #6]
  409e7a:	7153      	strb	r3, [r2, #5]
	sendbuff[6] = 0xAA;
  409e7c:	4b06      	ldr	r3, [pc, #24]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e7e:	22aa      	movs	r2, #170	; 0xaa
  409e80:	719a      	strb	r2, [r3, #6]
	sendbuff[7] = 0x8F;
  409e82:	4b05      	ldr	r3, [pc, #20]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e84:	228f      	movs	r2, #143	; 0x8f
  409e86:	71da      	strb	r2, [r3, #7]
	sendToTsensorUart(sendbuff, 8);
  409e88:	2108      	movs	r1, #8
  409e8a:	4803      	ldr	r0, [pc, #12]	; (409e98 <Temp_Measure_Get_Air_Condition_Info+0x50>)
  409e8c:	4b03      	ldr	r3, [pc, #12]	; (409e9c <Temp_Measure_Get_Air_Condition_Info+0x54>)
  409e8e:	4798      	blx	r3
}
  409e90:	bf00      	nop
  409e92:	3708      	adds	r7, #8
  409e94:	46bd      	mov	sp, r7
  409e96:	bd80      	pop	{r7, pc}
  409e98:	20019edc 	.word	0x20019edc
  409e9c:	00409da1 	.word	0x00409da1

00409ea0 <sensor_task>:

void sensor_task( void *pvParameters)
{
  409ea0:	b590      	push	{r4, r7, lr}
  409ea2:	b083      	sub	sp, #12
  409ea4:	af00      	add	r7, sp, #0
  409ea6:	6078      	str	r0, [r7, #4]
	tSensor_serial_init();
  409ea8:	4b13      	ldr	r3, [pc, #76]	; (409ef8 <sensor_task+0x58>)
  409eaa:	4798      	blx	r3
	vSemaphoreCreateBinary(startTsensorProcessing);
  409eac:	2203      	movs	r2, #3
  409eae:	2100      	movs	r1, #0
  409eb0:	2001      	movs	r0, #1
  409eb2:	4b12      	ldr	r3, [pc, #72]	; (409efc <sensor_task+0x5c>)
  409eb4:	4798      	blx	r3
  409eb6:	4602      	mov	r2, r0
  409eb8:	4b11      	ldr	r3, [pc, #68]	; (409f00 <sensor_task+0x60>)
  409eba:	601a      	str	r2, [r3, #0]
  409ebc:	4b10      	ldr	r3, [pc, #64]	; (409f00 <sensor_task+0x60>)
  409ebe:	681b      	ldr	r3, [r3, #0]
  409ec0:	2b00      	cmp	r3, #0
  409ec2:	d006      	beq.n	409ed2 <sensor_task+0x32>
  409ec4:	4b0e      	ldr	r3, [pc, #56]	; (409f00 <sensor_task+0x60>)
  409ec6:	6818      	ldr	r0, [r3, #0]
  409ec8:	2300      	movs	r3, #0
  409eca:	2200      	movs	r2, #0
  409ecc:	2100      	movs	r1, #0
  409ece:	4c0d      	ldr	r4, [pc, #52]	; (409f04 <sensor_task+0x64>)
  409ed0:	47a0      	blx	r4
	if (startTsensorProcessing == NULL){
  409ed2:	4b0b      	ldr	r3, [pc, #44]	; (409f00 <sensor_task+0x60>)
  409ed4:	681b      	ldr	r3, [r3, #0]
  409ed6:	2b00      	cmp	r3, #0
  409ed8:	d102      	bne.n	409ee0 <sensor_task+0x40>
		printf("Failed to create Semaphore: startTsensorProcessing \r\n");
  409eda:	480b      	ldr	r0, [pc, #44]	; (409f08 <sensor_task+0x68>)
  409edc:	4b0b      	ldr	r3, [pc, #44]	; (409f0c <sensor_task+0x6c>)
  409ede:	4798      	blx	r3
	}
	for(;;) {
		//vTaskDelay(1000);
		xSemaphoreTake(startTsensorProcessing, portMAX_DELAY);
  409ee0:	4b07      	ldr	r3, [pc, #28]	; (409f00 <sensor_task+0x60>)
  409ee2:	6818      	ldr	r0, [r3, #0]
  409ee4:	2300      	movs	r3, #0
  409ee6:	f04f 32ff 	mov.w	r2, #4294967295
  409eea:	2100      	movs	r1, #0
  409eec:	4c08      	ldr	r4, [pc, #32]	; (409f10 <sensor_task+0x70>)
  409eee:	47a0      	blx	r4
		tSensor_handler();	
  409ef0:	4b08      	ldr	r3, [pc, #32]	; (409f14 <sensor_task+0x74>)
  409ef2:	4798      	blx	r3
	}
  409ef4:	e7f4      	b.n	409ee0 <sensor_task+0x40>
  409ef6:	bf00      	nop
  409ef8:	00409b89 	.word	0x00409b89
  409efc:	00401e59 	.word	0x00401e59
  409f00:	20019ed0 	.word	0x20019ed0
  409f04:	00401ef5 	.word	0x00401ef5
  409f08:	0040ded4 	.word	0x0040ded4
  409f0c:	0040a671 	.word	0x0040a671
  409f10:	0040212d 	.word	0x0040212d
  409f14:	00409d59 	.word	0x00409d59

00409f18 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  409f18:	b480      	push	{r7}
  409f1a:	b083      	sub	sp, #12
  409f1c:	af00      	add	r7, sp, #0
  409f1e:	4603      	mov	r3, r0
  409f20:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  409f22:	4909      	ldr	r1, [pc, #36]	; (409f48 <NVIC_EnableIRQ+0x30>)
  409f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409f28:	095b      	lsrs	r3, r3, #5
  409f2a:	79fa      	ldrb	r2, [r7, #7]
  409f2c:	f002 021f 	and.w	r2, r2, #31
  409f30:	2001      	movs	r0, #1
  409f32:	fa00 f202 	lsl.w	r2, r0, r2
  409f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  409f3a:	bf00      	nop
  409f3c:	370c      	adds	r7, #12
  409f3e:	46bd      	mov	sp, r7
  409f40:	f85d 7b04 	ldr.w	r7, [sp], #4
  409f44:	4770      	bx	lr
  409f46:	bf00      	nop
  409f48:	e000e100 	.word	0xe000e100

00409f4c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  409f4c:	b480      	push	{r7}
  409f4e:	b083      	sub	sp, #12
  409f50:	af00      	add	r7, sp, #0
  409f52:	4603      	mov	r3, r0
  409f54:	6039      	str	r1, [r7, #0]
  409f56:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  409f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409f5c:	2b00      	cmp	r3, #0
  409f5e:	da0b      	bge.n	409f78 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  409f60:	490d      	ldr	r1, [pc, #52]	; (409f98 <NVIC_SetPriority+0x4c>)
  409f62:	79fb      	ldrb	r3, [r7, #7]
  409f64:	f003 030f 	and.w	r3, r3, #15
  409f68:	3b04      	subs	r3, #4
  409f6a:	683a      	ldr	r2, [r7, #0]
  409f6c:	b2d2      	uxtb	r2, r2
  409f6e:	0112      	lsls	r2, r2, #4
  409f70:	b2d2      	uxtb	r2, r2
  409f72:	440b      	add	r3, r1
  409f74:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  409f76:	e009      	b.n	409f8c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  409f78:	4908      	ldr	r1, [pc, #32]	; (409f9c <NVIC_SetPriority+0x50>)
  409f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409f7e:	683a      	ldr	r2, [r7, #0]
  409f80:	b2d2      	uxtb	r2, r2
  409f82:	0112      	lsls	r2, r2, #4
  409f84:	b2d2      	uxtb	r2, r2
  409f86:	440b      	add	r3, r1
  409f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  409f8c:	bf00      	nop
  409f8e:	370c      	adds	r7, #12
  409f90:	46bd      	mov	sp, r7
  409f92:	f85d 7b04 	ldr.w	r7, [sp], #4
  409f96:	4770      	bx	lr
  409f98:	e000ed00 	.word	0xe000ed00
  409f9c:	e000e100 	.word	0xe000e100

00409fa0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  409fa0:	b480      	push	{r7}
  409fa2:	b083      	sub	sp, #12
  409fa4:	af00      	add	r7, sp, #0
  409fa6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  409fa8:	687b      	ldr	r3, [r7, #4]
  409faa:	2b07      	cmp	r3, #7
  409fac:	d825      	bhi.n	409ffa <osc_get_rate+0x5a>
  409fae:	a201      	add	r2, pc, #4	; (adr r2, 409fb4 <osc_get_rate+0x14>)
  409fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  409fb4:	00409fd5 	.word	0x00409fd5
  409fb8:	00409fdb 	.word	0x00409fdb
  409fbc:	00409fe1 	.word	0x00409fe1
  409fc0:	00409fe7 	.word	0x00409fe7
  409fc4:	00409feb 	.word	0x00409feb
  409fc8:	00409fef 	.word	0x00409fef
  409fcc:	00409ff3 	.word	0x00409ff3
  409fd0:	00409ff7 	.word	0x00409ff7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  409fd4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  409fd8:	e010      	b.n	409ffc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  409fda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  409fde:	e00d      	b.n	409ffc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  409fe0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  409fe4:	e00a      	b.n	409ffc <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  409fe6:	4b08      	ldr	r3, [pc, #32]	; (40a008 <osc_get_rate+0x68>)
  409fe8:	e008      	b.n	409ffc <osc_get_rate+0x5c>

	case OSC_MAINCK_16M_RC:
		return OSC_MAINCK_16M_RC_HZ;
  409fea:	4b08      	ldr	r3, [pc, #32]	; (40a00c <osc_get_rate+0x6c>)
  409fec:	e006      	b.n	409ffc <osc_get_rate+0x5c>

	case OSC_MAINCK_24M_RC:
		return OSC_MAINCK_24M_RC_HZ;
  409fee:	4b08      	ldr	r3, [pc, #32]	; (40a010 <osc_get_rate+0x70>)
  409ff0:	e004      	b.n	409ffc <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  409ff2:	2300      	movs	r3, #0
  409ff4:	e002      	b.n	409ffc <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  409ff6:	2300      	movs	r3, #0
  409ff8:	e000      	b.n	409ffc <osc_get_rate+0x5c>
#endif
	}

	return 0;
  409ffa:	2300      	movs	r3, #0
}
  409ffc:	4618      	mov	r0, r3
  409ffe:	370c      	adds	r7, #12
  40a000:	46bd      	mov	sp, r7
  40a002:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a006:	4770      	bx	lr
  40a008:	007a1200 	.word	0x007a1200
  40a00c:	00f42400 	.word	0x00f42400
  40a010:	016e3600 	.word	0x016e3600

0040a014 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40a014:	b580      	push	{r7, lr}
  40a016:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40a018:	2001      	movs	r0, #1
  40a01a:	4b04      	ldr	r3, [pc, #16]	; (40a02c <sysclk_get_main_hz+0x18>)
  40a01c:	4798      	blx	r3
  40a01e:	4602      	mov	r2, r0
  40a020:	f640 3372 	movw	r3, #2930	; 0xb72
  40a024:	fb03 f302 	mul.w	r3, r3, r2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40a028:	4618      	mov	r0, r3
  40a02a:	bd80      	pop	{r7, pc}
  40a02c:	00409fa1 	.word	0x00409fa1

0040a030 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40a030:	b580      	push	{r7, lr}
  40a032:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40a034:	4b02      	ldr	r3, [pc, #8]	; (40a040 <sysclk_get_peripheral_hz+0x10>)
  40a036:	4798      	blx	r3
  40a038:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40a03a:	4618      	mov	r0, r3
  40a03c:	bd80      	pop	{r7, pc}
  40a03e:	bf00      	nop
  40a040:	0040a015 	.word	0x0040a015

0040a044 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
  40a044:	b580      	push	{r7, lr}
  40a046:	b082      	sub	sp, #8
  40a048:	af00      	add	r7, sp, #0
  40a04a:	6078      	str	r0, [r7, #4]
	UNUSED(module);
	return sysclk_get_peripheral_hz();
  40a04c:	4b03      	ldr	r3, [pc, #12]	; (40a05c <sysclk_get_peripheral_bus_hz+0x18>)
  40a04e:	4798      	blx	r3
  40a050:	4603      	mov	r3, r0
}
  40a052:	4618      	mov	r0, r3
  40a054:	3708      	adds	r7, #8
  40a056:	46bd      	mov	sp, r7
  40a058:	bd80      	pop	{r7, pc}
  40a05a:	bf00      	nop
  40a05c:	0040a031 	.word	0x0040a031

0040a060 <FLEXCOM7_Handler>:
	.stop_bits = US_MR_NBSTOP_1_BIT,
	.channel_mode = US_MR_CHMODE_NORMAL,
};

ISR(USART_HANDLER)
{
  40a060:	b580      	push	{r7, lr}
  40a062:	b084      	sub	sp, #16
  40a064:	af00      	add	r7, sp, #0
	uint32_t sr = usart_get_status(USART_BASE);
  40a066:	4831      	ldr	r0, [pc, #196]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a068:	4b31      	ldr	r3, [pc, #196]	; (40a130 <FLEXCOM7_Handler+0xd0>)
  40a06a:	4798      	blx	r3
  40a06c:	60f8      	str	r0, [r7, #12]
	if (sr & US_CSR_RXRDY) {
  40a06e:	68fb      	ldr	r3, [r7, #12]
  40a070:	f003 0301 	and.w	r3, r3, #1
  40a074:	2b00      	cmp	r3, #0
  40a076:	d036      	beq.n	40a0e6 <FLEXCOM7_Handler+0x86>
		/* Data received */
		ui_com_tx_start();
  40a078:	4b2e      	ldr	r3, [pc, #184]	; (40a134 <FLEXCOM7_Handler+0xd4>)
  40a07a:	4798      	blx	r3
		uint32_t value;
		bool b_error = usart_read(USART_BASE, &value) ||
  40a07c:	463b      	mov	r3, r7
  40a07e:	4619      	mov	r1, r3
  40a080:	482a      	ldr	r0, [pc, #168]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a082:	4b2d      	ldr	r3, [pc, #180]	; (40a138 <FLEXCOM7_Handler+0xd8>)
  40a084:	4798      	blx	r3
  40a086:	4603      	mov	r3, r0
  40a088:	2b00      	cmp	r3, #0
  40a08a:	d104      	bne.n	40a096 <FLEXCOM7_Handler+0x36>
			(sr & (US_CSR_FRAME | US_CSR_TIMEOUT | US_CSR_PARE));
  40a08c:	68fb      	ldr	r3, [r7, #12]
  40a08e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
	uint32_t sr = usart_get_status(USART_BASE);
	if (sr & US_CSR_RXRDY) {
		/* Data received */
		ui_com_tx_start();
		uint32_t value;
		bool b_error = usart_read(USART_BASE, &value) ||
  40a092:	2b00      	cmp	r3, #0
  40a094:	d001      	beq.n	40a09a <FLEXCOM7_Handler+0x3a>
  40a096:	2301      	movs	r3, #1
  40a098:	e000      	b.n	40a09c <FLEXCOM7_Handler+0x3c>
  40a09a:	2300      	movs	r3, #0
  40a09c:	72fb      	strb	r3, [r7, #11]
  40a09e:	7afb      	ldrb	r3, [r7, #11]
  40a0a0:	f003 0301 	and.w	r3, r3, #1
  40a0a4:	72fb      	strb	r3, [r7, #11]
			(sr & (US_CSR_FRAME | US_CSR_TIMEOUT | US_CSR_PARE));
		if (b_error) {
  40a0a6:	7afb      	ldrb	r3, [r7, #11]
  40a0a8:	2b00      	cmp	r3, #0
  40a0aa:	d007      	beq.n	40a0bc <FLEXCOM7_Handler+0x5c>
			usart_reset_rx(USART_BASE);
  40a0ac:	481f      	ldr	r0, [pc, #124]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a0ae:	4b23      	ldr	r3, [pc, #140]	; (40a13c <FLEXCOM7_Handler+0xdc>)
  40a0b0:	4798      	blx	r3
			usart_enable_rx(USART_BASE);
  40a0b2:	481e      	ldr	r0, [pc, #120]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a0b4:	4b22      	ldr	r3, [pc, #136]	; (40a140 <FLEXCOM7_Handler+0xe0>)
  40a0b6:	4798      	blx	r3
			ui_com_error();
  40a0b8:	4b22      	ldr	r3, [pc, #136]	; (40a144 <FLEXCOM7_Handler+0xe4>)
  40a0ba:	4798      	blx	r3
		}

		/* Transfer UART RX fifo to CDC TX */
		if (!uhi_cdc_is_tx_ready(0)) {
  40a0bc:	2000      	movs	r0, #0
  40a0be:	4b22      	ldr	r3, [pc, #136]	; (40a148 <FLEXCOM7_Handler+0xe8>)
  40a0c0:	4798      	blx	r3
  40a0c2:	4603      	mov	r3, r0
  40a0c4:	f083 0301 	eor.w	r3, r3, #1
  40a0c8:	b2db      	uxtb	r3, r3
  40a0ca:	2b00      	cmp	r3, #0
  40a0cc:	d002      	beq.n	40a0d4 <FLEXCOM7_Handler+0x74>
			/* Fifo full */
			ui_com_overflow();
  40a0ce:	4b1f      	ldr	r3, [pc, #124]	; (40a14c <FLEXCOM7_Handler+0xec>)
  40a0d0:	4798      	blx	r3
  40a0d2:	e004      	b.n	40a0de <FLEXCOM7_Handler+0x7e>
		} else {
			uhi_cdc_putc(0, value);
  40a0d4:	683b      	ldr	r3, [r7, #0]
  40a0d6:	4619      	mov	r1, r3
  40a0d8:	2000      	movs	r0, #0
  40a0da:	4b1d      	ldr	r3, [pc, #116]	; (40a150 <FLEXCOM7_Handler+0xf0>)
  40a0dc:	4798      	blx	r3
		}

		ui_com_tx_stop();
  40a0de:	4b1d      	ldr	r3, [pc, #116]	; (40a154 <FLEXCOM7_Handler+0xf4>)
  40a0e0:	4798      	blx	r3
		return;
  40a0e2:	bf00      	nop
  40a0e4:	e01f      	b.n	40a126 <FLEXCOM7_Handler+0xc6>
	}

	if (sr & US_CSR_TXRDY) {
  40a0e6:	68fb      	ldr	r3, [r7, #12]
  40a0e8:	f003 0302 	and.w	r3, r3, #2
  40a0ec:	2b00      	cmp	r3, #0
  40a0ee:	d01a      	beq.n	40a126 <FLEXCOM7_Handler+0xc6>
		/* Data ready to be sent */
		if (uhi_cdc_is_rx_ready(0)) {
  40a0f0:	2000      	movs	r0, #0
  40a0f2:	4b19      	ldr	r3, [pc, #100]	; (40a158 <FLEXCOM7_Handler+0xf8>)
  40a0f4:	4798      	blx	r3
  40a0f6:	4603      	mov	r3, r0
  40a0f8:	2b00      	cmp	r3, #0
  40a0fa:	d00b      	beq.n	40a114 <FLEXCOM7_Handler+0xb4>
			/* Transmit next data */
			ui_com_rx_start();
  40a0fc:	4b17      	ldr	r3, [pc, #92]	; (40a15c <FLEXCOM7_Handler+0xfc>)
  40a0fe:	4798      	blx	r3
			int c = uhi_cdc_getc(0);
  40a100:	2000      	movs	r0, #0
  40a102:	4b17      	ldr	r3, [pc, #92]	; (40a160 <FLEXCOM7_Handler+0x100>)
  40a104:	4798      	blx	r3
  40a106:	6078      	str	r0, [r7, #4]
			usart_write(USART_BASE, c);
  40a108:	687b      	ldr	r3, [r7, #4]
  40a10a:	4619      	mov	r1, r3
  40a10c:	4807      	ldr	r0, [pc, #28]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a10e:	4b15      	ldr	r3, [pc, #84]	; (40a164 <FLEXCOM7_Handler+0x104>)
  40a110:	4798      	blx	r3
  40a112:	e008      	b.n	40a126 <FLEXCOM7_Handler+0xc6>
		} else {
			/* Fifo empty then Stop UART transmission */
			usart_disable_tx(USART_BASE);
  40a114:	4805      	ldr	r0, [pc, #20]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a116:	4b14      	ldr	r3, [pc, #80]	; (40a168 <FLEXCOM7_Handler+0x108>)
  40a118:	4798      	blx	r3
			usart_disable_interrupt(USART_BASE, US_IDR_TXRDY);
  40a11a:	2102      	movs	r1, #2
  40a11c:	4803      	ldr	r0, [pc, #12]	; (40a12c <FLEXCOM7_Handler+0xcc>)
  40a11e:	4b13      	ldr	r3, [pc, #76]	; (40a16c <FLEXCOM7_Handler+0x10c>)
  40a120:	4798      	blx	r3
			ui_com_rx_stop();
  40a122:	4b13      	ldr	r3, [pc, #76]	; (40a170 <FLEXCOM7_Handler+0x110>)
  40a124:	4798      	blx	r3
		}
	}
}
  40a126:	3710      	adds	r7, #16
  40a128:	46bd      	mov	sp, r7
  40a12a:	bd80      	pop	{r7, pc}
  40a12c:	40034200 	.word	0x40034200
  40a130:	00408c41 	.word	0x00408c41
  40a134:	00404045 	.word	0x00404045
  40a138:	00408ce1 	.word	0x00408ce1
  40a13c:	00408bb9 	.word	0x00408bb9
  40a140:	00408b9d 	.word	0x00408b9d
  40a144:	00404089 	.word	0x00404089
  40a148:	004052ad 	.word	0x004052ad
  40a14c:	00404099 	.word	0x00404099
  40a150:	004052fd 	.word	0x004052fd
  40a154:	00404071 	.word	0x00404071
  40a158:	004050ad 	.word	0x004050ad
  40a15c:	00404001 	.word	0x00404001
  40a160:	00405121 	.word	0x00405121
  40a164:	00408cad 	.word	0x00408cad
  40a168:	00408b65 	.word	0x00408b65
  40a16c:	00408c0d 	.word	0x00408c0d
  40a170:	0040402d 	.word	0x0040402d

0040a174 <uart_config>:
		usart_enable_interrupt(USART_BASE, US_IER_TXRDY);
	}
}

void uart_config(usb_cdc_line_coding_t *cfg)
{
  40a174:	b580      	push	{r7, lr}
  40a176:	b086      	sub	sp, #24
  40a178:	af00      	add	r7, sp, #0
  40a17a:	6078      	str	r0, [r7, #4]
	uint32_t stopbits, parity, databits;
	uint32_t imr;

	switch (cfg->bCharFormat) {
  40a17c:	687b      	ldr	r3, [r7, #4]
  40a17e:	791b      	ldrb	r3, [r3, #4]
  40a180:	2b01      	cmp	r3, #1
  40a182:	d005      	beq.n	40a190 <uart_config+0x1c>
  40a184:	2b02      	cmp	r3, #2
  40a186:	d107      	bne.n	40a198 <uart_config+0x24>
	case CDC_STOP_BITS_2:
		stopbits = US_MR_NBSTOP_2_BIT;
  40a188:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40a18c:	617b      	str	r3, [r7, #20]
		break;
  40a18e:	e006      	b.n	40a19e <uart_config+0x2a>

	case CDC_STOP_BITS_1_5:
		stopbits = US_MR_NBSTOP_1_5_BIT;
  40a190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40a194:	617b      	str	r3, [r7, #20]
		break;
  40a196:	e002      	b.n	40a19e <uart_config+0x2a>

	case CDC_STOP_BITS_1:
	default:
		/* Default stop bit = 1 stop bit */
		stopbits = US_MR_NBSTOP_1_BIT;
  40a198:	2300      	movs	r3, #0
  40a19a:	617b      	str	r3, [r7, #20]
		break;
  40a19c:	bf00      	nop
	}

	switch (cfg->bParityType) {
  40a19e:	687b      	ldr	r3, [r7, #4]
  40a1a0:	795b      	ldrb	r3, [r3, #5]
  40a1a2:	3b01      	subs	r3, #1
  40a1a4:	2b03      	cmp	r3, #3
  40a1a6:	d81a      	bhi.n	40a1de <uart_config+0x6a>
  40a1a8:	a201      	add	r2, pc, #4	; (adr r2, 40a1b0 <uart_config+0x3c>)
  40a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40a1ae:	bf00      	nop
  40a1b0:	0040a1c7 	.word	0x0040a1c7
  40a1b4:	0040a1c1 	.word	0x0040a1c1
  40a1b8:	0040a1cf 	.word	0x0040a1cf
  40a1bc:	0040a1d7 	.word	0x0040a1d7
	case CDC_PAR_EVEN:
		parity = US_MR_PAR_EVEN;
  40a1c0:	2300      	movs	r3, #0
  40a1c2:	613b      	str	r3, [r7, #16]
		break;
  40a1c4:	e00f      	b.n	40a1e6 <uart_config+0x72>

	case CDC_PAR_ODD:
		parity = US_MR_PAR_ODD;
  40a1c6:	f44f 7300 	mov.w	r3, #512	; 0x200
  40a1ca:	613b      	str	r3, [r7, #16]
		break;
  40a1cc:	e00b      	b.n	40a1e6 <uart_config+0x72>

	case CDC_PAR_MARK:
		parity = US_MR_PAR_MARK;
  40a1ce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
  40a1d2:	613b      	str	r3, [r7, #16]
		break;
  40a1d4:	e007      	b.n	40a1e6 <uart_config+0x72>

	case CDC_PAR_SPACE:
		parity = US_MR_PAR_SPACE;
  40a1d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a1da:	613b      	str	r3, [r7, #16]
		break;
  40a1dc:	e003      	b.n	40a1e6 <uart_config+0x72>

	default:
	case CDC_PAR_NONE:
		parity = US_MR_PAR_NO;
  40a1de:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40a1e2:	613b      	str	r3, [r7, #16]
		break;
  40a1e4:	bf00      	nop
	}

	switch(cfg->bDataBits) {
  40a1e6:	687b      	ldr	r3, [r7, #4]
  40a1e8:	799b      	ldrb	r3, [r3, #6]
  40a1ea:	3b05      	subs	r3, #5
  40a1ec:	2b02      	cmp	r3, #2
  40a1ee:	d804      	bhi.n	40a1fa <uart_config+0x86>
	case 5: case 6: case 7:
		databits = cfg->bDataBits - 5;
  40a1f0:	687b      	ldr	r3, [r7, #4]
  40a1f2:	799b      	ldrb	r3, [r3, #6]
  40a1f4:	3b05      	subs	r3, #5
  40a1f6:	60fb      	str	r3, [r7, #12]
		break;
  40a1f8:	e002      	b.n	40a200 <uart_config+0x8c>
	default:
	case 8:
		databits = US_MR_CHRL_8_BIT;
  40a1fa:	23c0      	movs	r3, #192	; 0xc0
  40a1fc:	60fb      	str	r3, [r7, #12]
		break;
  40a1fe:	bf00      	nop
	}

	/* Options for USART. */
	usart_options.baudrate = LE32_TO_CPU(cfg->dwDTERate);
  40a200:	687b      	ldr	r3, [r7, #4]
  40a202:	681b      	ldr	r3, [r3, #0]
  40a204:	4a16      	ldr	r2, [pc, #88]	; (40a260 <uart_config+0xec>)
  40a206:	6013      	str	r3, [r2, #0]
	usart_options.char_length = databits;
  40a208:	4a15      	ldr	r2, [pc, #84]	; (40a260 <uart_config+0xec>)
  40a20a:	68fb      	ldr	r3, [r7, #12]
  40a20c:	6053      	str	r3, [r2, #4]
	usart_options.parity_type = parity;
  40a20e:	4a14      	ldr	r2, [pc, #80]	; (40a260 <uart_config+0xec>)
  40a210:	693b      	ldr	r3, [r7, #16]
  40a212:	6093      	str	r3, [r2, #8]
	usart_options.stop_bits = stopbits;
  40a214:	4a12      	ldr	r2, [pc, #72]	; (40a260 <uart_config+0xec>)
  40a216:	697b      	ldr	r3, [r7, #20]
  40a218:	60d3      	str	r3, [r2, #12]
	usart_options.channel_mode = US_MR_CHMODE_NORMAL;
  40a21a:	4b11      	ldr	r3, [pc, #68]	; (40a260 <uart_config+0xec>)
  40a21c:	2200      	movs	r2, #0
  40a21e:	611a      	str	r2, [r3, #16]
	imr = usart_get_interrupt_mask(USART_BASE);
  40a220:	4810      	ldr	r0, [pc, #64]	; (40a264 <uart_config+0xf0>)
  40a222:	4b11      	ldr	r3, [pc, #68]	; (40a268 <uart_config+0xf4>)
  40a224:	4798      	blx	r3
  40a226:	60b8      	str	r0, [r7, #8]
	usart_disable_interrupt(USART_BASE, 0xFFFFFFFF);
  40a228:	f04f 31ff 	mov.w	r1, #4294967295
  40a22c:	480d      	ldr	r0, [pc, #52]	; (40a264 <uart_config+0xf0>)
  40a22e:	4b0f      	ldr	r3, [pc, #60]	; (40a26c <uart_config+0xf8>)
  40a230:	4798      	blx	r3
	usart_init_rs232(USART_BASE, &usart_options,
  40a232:	480c      	ldr	r0, [pc, #48]	; (40a264 <uart_config+0xf0>)
  40a234:	4b0e      	ldr	r3, [pc, #56]	; (40a270 <uart_config+0xfc>)
  40a236:	4798      	blx	r3
  40a238:	4603      	mov	r3, r0
  40a23a:	461a      	mov	r2, r3
  40a23c:	4908      	ldr	r1, [pc, #32]	; (40a260 <uart_config+0xec>)
  40a23e:	4809      	ldr	r0, [pc, #36]	; (40a264 <uart_config+0xf0>)
  40a240:	4b0c      	ldr	r3, [pc, #48]	; (40a274 <uart_config+0x100>)
  40a242:	4798      	blx	r3
			sysclk_get_peripheral_bus_hz(USART_BASE));
	/* Restore both RX and TX */
	usart_enable_tx(USART_BASE);
  40a244:	4807      	ldr	r0, [pc, #28]	; (40a264 <uart_config+0xf0>)
  40a246:	4b0c      	ldr	r3, [pc, #48]	; (40a278 <uart_config+0x104>)
  40a248:	4798      	blx	r3
	usart_enable_rx(USART_BASE);
  40a24a:	4806      	ldr	r0, [pc, #24]	; (40a264 <uart_config+0xf0>)
  40a24c:	4b0b      	ldr	r3, [pc, #44]	; (40a27c <uart_config+0x108>)
  40a24e:	4798      	blx	r3
	usart_enable_interrupt(USART_BASE, imr);
  40a250:	68b9      	ldr	r1, [r7, #8]
  40a252:	4804      	ldr	r0, [pc, #16]	; (40a264 <uart_config+0xf0>)
  40a254:	4b0a      	ldr	r3, [pc, #40]	; (40a280 <uart_config+0x10c>)
  40a256:	4798      	blx	r3
}
  40a258:	bf00      	nop
  40a25a:	3718      	adds	r7, #24
  40a25c:	46bd      	mov	sp, r7
  40a25e:	bd80      	pop	{r7, pc}
  40a260:	20000138 	.word	0x20000138
  40a264:	40034200 	.word	0x40034200
  40a268:	00408c29 	.word	0x00408c29
  40a26c:	00408c0d 	.word	0x00408c0d
  40a270:	0040a045 	.word	0x0040a045
  40a274:	00408a85 	.word	0x00408a85
  40a278:	00408b49 	.word	0x00408b49
  40a27c:	00408b9d 	.word	0x00408b9d
  40a280:	00408bf1 	.word	0x00408bf1

0040a284 <uart_open>:

void uart_open(void)
{
  40a284:	b580      	push	{r7, lr}
  40a286:	af00      	add	r7, sp, #0
	/* IO is initialized in board init
	 * Enable interrupt with priority higher than USB
	 */
	NVIC_SetPriority(USART_INT_IRQn, USART_INT_LEVEL);
  40a288:	2103      	movs	r1, #3
  40a28a:	2007      	movs	r0, #7
  40a28c:	4b12      	ldr	r3, [pc, #72]	; (40a2d8 <uart_open+0x54>)
  40a28e:	4798      	blx	r3
	NVIC_EnableIRQ(USART_INT_IRQn);
  40a290:	2007      	movs	r0, #7
  40a292:	4b12      	ldr	r3, [pc, #72]	; (40a2dc <uart_open+0x58>)
  40a294:	4798      	blx	r3

	/* Initialize it in RS232 mode. */
	USART_PERIPH_CLK_ENABLE();
  40a296:	4812      	ldr	r0, [pc, #72]	; (40a2e0 <uart_open+0x5c>)
  40a298:	4b12      	ldr	r3, [pc, #72]	; (40a2e4 <uart_open+0x60>)
  40a29a:	4798      	blx	r3
  40a29c:	2101      	movs	r1, #1
  40a29e:	4810      	ldr	r0, [pc, #64]	; (40a2e0 <uart_open+0x5c>)
  40a2a0:	4b11      	ldr	r3, [pc, #68]	; (40a2e8 <uart_open+0x64>)
  40a2a2:	4798      	blx	r3
	if (usart_init_rs232(USART_BASE, &usart_options,
  40a2a4:	4811      	ldr	r0, [pc, #68]	; (40a2ec <uart_open+0x68>)
  40a2a6:	4b12      	ldr	r3, [pc, #72]	; (40a2f0 <uart_open+0x6c>)
  40a2a8:	4798      	blx	r3
  40a2aa:	4603      	mov	r3, r0
  40a2ac:	461a      	mov	r2, r3
  40a2ae:	4911      	ldr	r1, [pc, #68]	; (40a2f4 <uart_open+0x70>)
  40a2b0:	480e      	ldr	r0, [pc, #56]	; (40a2ec <uart_open+0x68>)
  40a2b2:	4b11      	ldr	r3, [pc, #68]	; (40a2f8 <uart_open+0x74>)
  40a2b4:	4798      	blx	r3
  40a2b6:	4603      	mov	r3, r0
  40a2b8:	2b00      	cmp	r3, #0
  40a2ba:	d10a      	bne.n	40a2d2 <uart_open+0x4e>

	/* Enable USART */
	USART_ENABLE();

	/* Enable both RX and TX */
	usart_enable_tx(USART_BASE);
  40a2bc:	480b      	ldr	r0, [pc, #44]	; (40a2ec <uart_open+0x68>)
  40a2be:	4b0f      	ldr	r3, [pc, #60]	; (40a2fc <uart_open+0x78>)
  40a2c0:	4798      	blx	r3
	usart_enable_rx(USART_BASE);
  40a2c2:	480a      	ldr	r0, [pc, #40]	; (40a2ec <uart_open+0x68>)
  40a2c4:	4b0e      	ldr	r3, [pc, #56]	; (40a300 <uart_open+0x7c>)
  40a2c6:	4798      	blx	r3
	/* Enable interrupts */
	usart_enable_interrupt(USART_BASE, US_IER_RXRDY | US_IER_TXRDY);
  40a2c8:	2103      	movs	r1, #3
  40a2ca:	4808      	ldr	r0, [pc, #32]	; (40a2ec <uart_open+0x68>)
  40a2cc:	4b0d      	ldr	r3, [pc, #52]	; (40a304 <uart_open+0x80>)
  40a2ce:	4798      	blx	r3
  40a2d0:	e000      	b.n	40a2d4 <uart_open+0x50>

	/* Initialize it in RS232 mode. */
	USART_PERIPH_CLK_ENABLE();
	if (usart_init_rs232(USART_BASE, &usart_options,
			sysclk_get_peripheral_bus_hz(USART_BASE))) {
		return;
  40a2d2:	bf00      	nop
	/* Enable both RX and TX */
	usart_enable_tx(USART_BASE);
	usart_enable_rx(USART_BASE);
	/* Enable interrupts */
	usart_enable_interrupt(USART_BASE, US_IER_RXRDY | US_IER_TXRDY);
}
  40a2d4:	bd80      	pop	{r7, pc}
  40a2d6:	bf00      	nop
  40a2d8:	00409f4d 	.word	0x00409f4d
  40a2dc:	00409f19 	.word	0x00409f19
  40a2e0:	40034000 	.word	0x40034000
  40a2e4:	004062e1 	.word	0x004062e1
  40a2e8:	00406449 	.word	0x00406449
  40a2ec:	40034200 	.word	0x40034200
  40a2f0:	0040a045 	.word	0x0040a045
  40a2f4:	20000138 	.word	0x20000138
  40a2f8:	00408a85 	.word	0x00408a85
  40a2fc:	00408b49 	.word	0x00408b49
  40a300:	00408b9d 	.word	0x00408b9d
  40a304:	00408bf1 	.word	0x00408bf1

0040a308 <__aeabi_uldivmod>:
  40a308:	b953      	cbnz	r3, 40a320 <__aeabi_uldivmod+0x18>
  40a30a:	b94a      	cbnz	r2, 40a320 <__aeabi_uldivmod+0x18>
  40a30c:	2900      	cmp	r1, #0
  40a30e:	bf08      	it	eq
  40a310:	2800      	cmpeq	r0, #0
  40a312:	bf1c      	itt	ne
  40a314:	f04f 31ff 	movne.w	r1, #4294967295
  40a318:	f04f 30ff 	movne.w	r0, #4294967295
  40a31c:	f000 b97e 	b.w	40a61c <__aeabi_idiv0>
  40a320:	f1ad 0c08 	sub.w	ip, sp, #8
  40a324:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40a328:	f000 f806 	bl	40a338 <__udivmoddi4>
  40a32c:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a330:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a334:	b004      	add	sp, #16
  40a336:	4770      	bx	lr

0040a338 <__udivmoddi4>:
  40a338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a33c:	468c      	mov	ip, r1
  40a33e:	460e      	mov	r6, r1
  40a340:	4604      	mov	r4, r0
  40a342:	9d08      	ldr	r5, [sp, #32]
  40a344:	2b00      	cmp	r3, #0
  40a346:	d150      	bne.n	40a3ea <__udivmoddi4+0xb2>
  40a348:	428a      	cmp	r2, r1
  40a34a:	4617      	mov	r7, r2
  40a34c:	d96c      	bls.n	40a428 <__udivmoddi4+0xf0>
  40a34e:	fab2 fe82 	clz	lr, r2
  40a352:	f1be 0f00 	cmp.w	lr, #0
  40a356:	d00b      	beq.n	40a370 <__udivmoddi4+0x38>
  40a358:	f1ce 0420 	rsb	r4, lr, #32
  40a35c:	fa20 f404 	lsr.w	r4, r0, r4
  40a360:	fa01 f60e 	lsl.w	r6, r1, lr
  40a364:	ea44 0c06 	orr.w	ip, r4, r6
  40a368:	fa02 f70e 	lsl.w	r7, r2, lr
  40a36c:	fa00 f40e 	lsl.w	r4, r0, lr
  40a370:	ea4f 4917 	mov.w	r9, r7, lsr #16
  40a374:	0c22      	lsrs	r2, r4, #16
  40a376:	fbbc f0f9 	udiv	r0, ip, r9
  40a37a:	fa1f f887 	uxth.w	r8, r7
  40a37e:	fb09 c610 	mls	r6, r9, r0, ip
  40a382:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40a386:	fb00 f308 	mul.w	r3, r0, r8
  40a38a:	42b3      	cmp	r3, r6
  40a38c:	d909      	bls.n	40a3a2 <__udivmoddi4+0x6a>
  40a38e:	19f6      	adds	r6, r6, r7
  40a390:	f100 32ff 	add.w	r2, r0, #4294967295
  40a394:	f080 8122 	bcs.w	40a5dc <__udivmoddi4+0x2a4>
  40a398:	42b3      	cmp	r3, r6
  40a39a:	f240 811f 	bls.w	40a5dc <__udivmoddi4+0x2a4>
  40a39e:	3802      	subs	r0, #2
  40a3a0:	443e      	add	r6, r7
  40a3a2:	1af6      	subs	r6, r6, r3
  40a3a4:	b2a2      	uxth	r2, r4
  40a3a6:	fbb6 f3f9 	udiv	r3, r6, r9
  40a3aa:	fb09 6613 	mls	r6, r9, r3, r6
  40a3ae:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40a3b2:	fb03 f808 	mul.w	r8, r3, r8
  40a3b6:	45a0      	cmp	r8, r4
  40a3b8:	d909      	bls.n	40a3ce <__udivmoddi4+0x96>
  40a3ba:	19e4      	adds	r4, r4, r7
  40a3bc:	f103 32ff 	add.w	r2, r3, #4294967295
  40a3c0:	f080 810a 	bcs.w	40a5d8 <__udivmoddi4+0x2a0>
  40a3c4:	45a0      	cmp	r8, r4
  40a3c6:	f240 8107 	bls.w	40a5d8 <__udivmoddi4+0x2a0>
  40a3ca:	3b02      	subs	r3, #2
  40a3cc:	443c      	add	r4, r7
  40a3ce:	ebc8 0404 	rsb	r4, r8, r4
  40a3d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a3d6:	2100      	movs	r1, #0
  40a3d8:	2d00      	cmp	r5, #0
  40a3da:	d062      	beq.n	40a4a2 <__udivmoddi4+0x16a>
  40a3dc:	fa24 f40e 	lsr.w	r4, r4, lr
  40a3e0:	2300      	movs	r3, #0
  40a3e2:	602c      	str	r4, [r5, #0]
  40a3e4:	606b      	str	r3, [r5, #4]
  40a3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3ea:	428b      	cmp	r3, r1
  40a3ec:	d907      	bls.n	40a3fe <__udivmoddi4+0xc6>
  40a3ee:	2d00      	cmp	r5, #0
  40a3f0:	d055      	beq.n	40a49e <__udivmoddi4+0x166>
  40a3f2:	2100      	movs	r1, #0
  40a3f4:	e885 0041 	stmia.w	r5, {r0, r6}
  40a3f8:	4608      	mov	r0, r1
  40a3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3fe:	fab3 f183 	clz	r1, r3
  40a402:	2900      	cmp	r1, #0
  40a404:	f040 8090 	bne.w	40a528 <__udivmoddi4+0x1f0>
  40a408:	42b3      	cmp	r3, r6
  40a40a:	d302      	bcc.n	40a412 <__udivmoddi4+0xda>
  40a40c:	4282      	cmp	r2, r0
  40a40e:	f200 80f8 	bhi.w	40a602 <__udivmoddi4+0x2ca>
  40a412:	1a84      	subs	r4, r0, r2
  40a414:	eb66 0603 	sbc.w	r6, r6, r3
  40a418:	2001      	movs	r0, #1
  40a41a:	46b4      	mov	ip, r6
  40a41c:	2d00      	cmp	r5, #0
  40a41e:	d040      	beq.n	40a4a2 <__udivmoddi4+0x16a>
  40a420:	e885 1010 	stmia.w	r5, {r4, ip}
  40a424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a428:	b912      	cbnz	r2, 40a430 <__udivmoddi4+0xf8>
  40a42a:	2701      	movs	r7, #1
  40a42c:	fbb7 f7f2 	udiv	r7, r7, r2
  40a430:	fab7 fe87 	clz	lr, r7
  40a434:	f1be 0f00 	cmp.w	lr, #0
  40a438:	d135      	bne.n	40a4a6 <__udivmoddi4+0x16e>
  40a43a:	1bf3      	subs	r3, r6, r7
  40a43c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40a440:	fa1f fc87 	uxth.w	ip, r7
  40a444:	2101      	movs	r1, #1
  40a446:	fbb3 f0f8 	udiv	r0, r3, r8
  40a44a:	0c22      	lsrs	r2, r4, #16
  40a44c:	fb08 3610 	mls	r6, r8, r0, r3
  40a450:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  40a454:	fb0c f300 	mul.w	r3, ip, r0
  40a458:	42b3      	cmp	r3, r6
  40a45a:	d907      	bls.n	40a46c <__udivmoddi4+0x134>
  40a45c:	19f6      	adds	r6, r6, r7
  40a45e:	f100 32ff 	add.w	r2, r0, #4294967295
  40a462:	d202      	bcs.n	40a46a <__udivmoddi4+0x132>
  40a464:	42b3      	cmp	r3, r6
  40a466:	f200 80ce 	bhi.w	40a606 <__udivmoddi4+0x2ce>
  40a46a:	4610      	mov	r0, r2
  40a46c:	1af6      	subs	r6, r6, r3
  40a46e:	b2a2      	uxth	r2, r4
  40a470:	fbb6 f3f8 	udiv	r3, r6, r8
  40a474:	fb08 6613 	mls	r6, r8, r3, r6
  40a478:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40a47c:	fb0c fc03 	mul.w	ip, ip, r3
  40a480:	45a4      	cmp	ip, r4
  40a482:	d907      	bls.n	40a494 <__udivmoddi4+0x15c>
  40a484:	19e4      	adds	r4, r4, r7
  40a486:	f103 32ff 	add.w	r2, r3, #4294967295
  40a48a:	d202      	bcs.n	40a492 <__udivmoddi4+0x15a>
  40a48c:	45a4      	cmp	ip, r4
  40a48e:	f200 80b5 	bhi.w	40a5fc <__udivmoddi4+0x2c4>
  40a492:	4613      	mov	r3, r2
  40a494:	ebcc 0404 	rsb	r4, ip, r4
  40a498:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a49c:	e79c      	b.n	40a3d8 <__udivmoddi4+0xa0>
  40a49e:	4629      	mov	r1, r5
  40a4a0:	4628      	mov	r0, r5
  40a4a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a4a6:	f1ce 0120 	rsb	r1, lr, #32
  40a4aa:	fa06 f30e 	lsl.w	r3, r6, lr
  40a4ae:	fa07 f70e 	lsl.w	r7, r7, lr
  40a4b2:	fa20 f901 	lsr.w	r9, r0, r1
  40a4b6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40a4ba:	40ce      	lsrs	r6, r1
  40a4bc:	ea49 0903 	orr.w	r9, r9, r3
  40a4c0:	fbb6 faf8 	udiv	sl, r6, r8
  40a4c4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  40a4c8:	fb08 661a 	mls	r6, r8, sl, r6
  40a4cc:	fa1f fc87 	uxth.w	ip, r7
  40a4d0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  40a4d4:	fb0a f20c 	mul.w	r2, sl, ip
  40a4d8:	429a      	cmp	r2, r3
  40a4da:	fa00 f40e 	lsl.w	r4, r0, lr
  40a4de:	d90a      	bls.n	40a4f6 <__udivmoddi4+0x1be>
  40a4e0:	19db      	adds	r3, r3, r7
  40a4e2:	f10a 31ff 	add.w	r1, sl, #4294967295
  40a4e6:	f080 8087 	bcs.w	40a5f8 <__udivmoddi4+0x2c0>
  40a4ea:	429a      	cmp	r2, r3
  40a4ec:	f240 8084 	bls.w	40a5f8 <__udivmoddi4+0x2c0>
  40a4f0:	f1aa 0a02 	sub.w	sl, sl, #2
  40a4f4:	443b      	add	r3, r7
  40a4f6:	1a9b      	subs	r3, r3, r2
  40a4f8:	fa1f f989 	uxth.w	r9, r9
  40a4fc:	fbb3 f1f8 	udiv	r1, r3, r8
  40a500:	fb08 3311 	mls	r3, r8, r1, r3
  40a504:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  40a508:	fb01 f60c 	mul.w	r6, r1, ip
  40a50c:	429e      	cmp	r6, r3
  40a50e:	d907      	bls.n	40a520 <__udivmoddi4+0x1e8>
  40a510:	19db      	adds	r3, r3, r7
  40a512:	f101 32ff 	add.w	r2, r1, #4294967295
  40a516:	d26b      	bcs.n	40a5f0 <__udivmoddi4+0x2b8>
  40a518:	429e      	cmp	r6, r3
  40a51a:	d969      	bls.n	40a5f0 <__udivmoddi4+0x2b8>
  40a51c:	3902      	subs	r1, #2
  40a51e:	443b      	add	r3, r7
  40a520:	1b9b      	subs	r3, r3, r6
  40a522:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  40a526:	e78e      	b.n	40a446 <__udivmoddi4+0x10e>
  40a528:	f1c1 0e20 	rsb	lr, r1, #32
  40a52c:	fa22 f40e 	lsr.w	r4, r2, lr
  40a530:	408b      	lsls	r3, r1
  40a532:	4323      	orrs	r3, r4
  40a534:	fa20 f70e 	lsr.w	r7, r0, lr
  40a538:	fa06 f401 	lsl.w	r4, r6, r1
  40a53c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40a540:	fa26 f60e 	lsr.w	r6, r6, lr
  40a544:	433c      	orrs	r4, r7
  40a546:	fbb6 f9fc 	udiv	r9, r6, ip
  40a54a:	0c27      	lsrs	r7, r4, #16
  40a54c:	fb0c 6619 	mls	r6, ip, r9, r6
  40a550:	fa1f f883 	uxth.w	r8, r3
  40a554:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40a558:	fb09 f708 	mul.w	r7, r9, r8
  40a55c:	42b7      	cmp	r7, r6
  40a55e:	fa02 f201 	lsl.w	r2, r2, r1
  40a562:	fa00 fa01 	lsl.w	sl, r0, r1
  40a566:	d908      	bls.n	40a57a <__udivmoddi4+0x242>
  40a568:	18f6      	adds	r6, r6, r3
  40a56a:	f109 30ff 	add.w	r0, r9, #4294967295
  40a56e:	d241      	bcs.n	40a5f4 <__udivmoddi4+0x2bc>
  40a570:	42b7      	cmp	r7, r6
  40a572:	d93f      	bls.n	40a5f4 <__udivmoddi4+0x2bc>
  40a574:	f1a9 0902 	sub.w	r9, r9, #2
  40a578:	441e      	add	r6, r3
  40a57a:	1bf6      	subs	r6, r6, r7
  40a57c:	b2a0      	uxth	r0, r4
  40a57e:	fbb6 f4fc 	udiv	r4, r6, ip
  40a582:	fb0c 6614 	mls	r6, ip, r4, r6
  40a586:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40a58a:	fb04 f808 	mul.w	r8, r4, r8
  40a58e:	45b8      	cmp	r8, r7
  40a590:	d907      	bls.n	40a5a2 <__udivmoddi4+0x26a>
  40a592:	18ff      	adds	r7, r7, r3
  40a594:	f104 30ff 	add.w	r0, r4, #4294967295
  40a598:	d228      	bcs.n	40a5ec <__udivmoddi4+0x2b4>
  40a59a:	45b8      	cmp	r8, r7
  40a59c:	d926      	bls.n	40a5ec <__udivmoddi4+0x2b4>
  40a59e:	3c02      	subs	r4, #2
  40a5a0:	441f      	add	r7, r3
  40a5a2:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40a5a6:	ebc8 0707 	rsb	r7, r8, r7
  40a5aa:	fba0 8902 	umull	r8, r9, r0, r2
  40a5ae:	454f      	cmp	r7, r9
  40a5b0:	4644      	mov	r4, r8
  40a5b2:	464e      	mov	r6, r9
  40a5b4:	d314      	bcc.n	40a5e0 <__udivmoddi4+0x2a8>
  40a5b6:	d029      	beq.n	40a60c <__udivmoddi4+0x2d4>
  40a5b8:	b365      	cbz	r5, 40a614 <__udivmoddi4+0x2dc>
  40a5ba:	ebba 0304 	subs.w	r3, sl, r4
  40a5be:	eb67 0706 	sbc.w	r7, r7, r6
  40a5c2:	fa07 fe0e 	lsl.w	lr, r7, lr
  40a5c6:	40cb      	lsrs	r3, r1
  40a5c8:	40cf      	lsrs	r7, r1
  40a5ca:	ea4e 0303 	orr.w	r3, lr, r3
  40a5ce:	e885 0088 	stmia.w	r5, {r3, r7}
  40a5d2:	2100      	movs	r1, #0
  40a5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a5d8:	4613      	mov	r3, r2
  40a5da:	e6f8      	b.n	40a3ce <__udivmoddi4+0x96>
  40a5dc:	4610      	mov	r0, r2
  40a5de:	e6e0      	b.n	40a3a2 <__udivmoddi4+0x6a>
  40a5e0:	ebb8 0402 	subs.w	r4, r8, r2
  40a5e4:	eb69 0603 	sbc.w	r6, r9, r3
  40a5e8:	3801      	subs	r0, #1
  40a5ea:	e7e5      	b.n	40a5b8 <__udivmoddi4+0x280>
  40a5ec:	4604      	mov	r4, r0
  40a5ee:	e7d8      	b.n	40a5a2 <__udivmoddi4+0x26a>
  40a5f0:	4611      	mov	r1, r2
  40a5f2:	e795      	b.n	40a520 <__udivmoddi4+0x1e8>
  40a5f4:	4681      	mov	r9, r0
  40a5f6:	e7c0      	b.n	40a57a <__udivmoddi4+0x242>
  40a5f8:	468a      	mov	sl, r1
  40a5fa:	e77c      	b.n	40a4f6 <__udivmoddi4+0x1be>
  40a5fc:	3b02      	subs	r3, #2
  40a5fe:	443c      	add	r4, r7
  40a600:	e748      	b.n	40a494 <__udivmoddi4+0x15c>
  40a602:	4608      	mov	r0, r1
  40a604:	e70a      	b.n	40a41c <__udivmoddi4+0xe4>
  40a606:	3802      	subs	r0, #2
  40a608:	443e      	add	r6, r7
  40a60a:	e72f      	b.n	40a46c <__udivmoddi4+0x134>
  40a60c:	45c2      	cmp	sl, r8
  40a60e:	d3e7      	bcc.n	40a5e0 <__udivmoddi4+0x2a8>
  40a610:	463e      	mov	r6, r7
  40a612:	e7d1      	b.n	40a5b8 <__udivmoddi4+0x280>
  40a614:	4629      	mov	r1, r5
  40a616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a61a:	bf00      	nop

0040a61c <__aeabi_idiv0>:
  40a61c:	4770      	bx	lr
  40a61e:	bf00      	nop

0040a620 <__libc_init_array>:
  40a620:	b570      	push	{r4, r5, r6, lr}
  40a622:	4e0f      	ldr	r6, [pc, #60]	; (40a660 <__libc_init_array+0x40>)
  40a624:	4d0f      	ldr	r5, [pc, #60]	; (40a664 <__libc_init_array+0x44>)
  40a626:	1b76      	subs	r6, r6, r5
  40a628:	10b6      	asrs	r6, r6, #2
  40a62a:	bf18      	it	ne
  40a62c:	2400      	movne	r4, #0
  40a62e:	d005      	beq.n	40a63c <__libc_init_array+0x1c>
  40a630:	3401      	adds	r4, #1
  40a632:	f855 3b04 	ldr.w	r3, [r5], #4
  40a636:	4798      	blx	r3
  40a638:	42a6      	cmp	r6, r4
  40a63a:	d1f9      	bne.n	40a630 <__libc_init_array+0x10>
  40a63c:	4e0a      	ldr	r6, [pc, #40]	; (40a668 <__libc_init_array+0x48>)
  40a63e:	4d0b      	ldr	r5, [pc, #44]	; (40a66c <__libc_init_array+0x4c>)
  40a640:	1b76      	subs	r6, r6, r5
  40a642:	f003 fc91 	bl	40df68 <_init>
  40a646:	10b6      	asrs	r6, r6, #2
  40a648:	bf18      	it	ne
  40a64a:	2400      	movne	r4, #0
  40a64c:	d006      	beq.n	40a65c <__libc_init_array+0x3c>
  40a64e:	3401      	adds	r4, #1
  40a650:	f855 3b04 	ldr.w	r3, [r5], #4
  40a654:	4798      	blx	r3
  40a656:	42a6      	cmp	r6, r4
  40a658:	d1f9      	bne.n	40a64e <__libc_init_array+0x2e>
  40a65a:	bd70      	pop	{r4, r5, r6, pc}
  40a65c:	bd70      	pop	{r4, r5, r6, pc}
  40a65e:	bf00      	nop
  40a660:	0040df74 	.word	0x0040df74
  40a664:	0040df74 	.word	0x0040df74
  40a668:	0040df7c 	.word	0x0040df7c
  40a66c:	0040df74 	.word	0x0040df74

0040a670 <iprintf>:
  40a670:	b40f      	push	{r0, r1, r2, r3}
  40a672:	b500      	push	{lr}
  40a674:	4907      	ldr	r1, [pc, #28]	; (40a694 <iprintf+0x24>)
  40a676:	b083      	sub	sp, #12
  40a678:	ab04      	add	r3, sp, #16
  40a67a:	6808      	ldr	r0, [r1, #0]
  40a67c:	f853 2b04 	ldr.w	r2, [r3], #4
  40a680:	6881      	ldr	r1, [r0, #8]
  40a682:	9301      	str	r3, [sp, #4]
  40a684:	f000 fdda 	bl	40b23c <_vfiprintf_r>
  40a688:	b003      	add	sp, #12
  40a68a:	f85d eb04 	ldr.w	lr, [sp], #4
  40a68e:	b004      	add	sp, #16
  40a690:	4770      	bx	lr
  40a692:	bf00      	nop
  40a694:	20000578 	.word	0x20000578

0040a698 <malloc>:
  40a698:	4b02      	ldr	r3, [pc, #8]	; (40a6a4 <malloc+0xc>)
  40a69a:	4601      	mov	r1, r0
  40a69c:	6818      	ldr	r0, [r3, #0]
  40a69e:	f000 b80b 	b.w	40a6b8 <_malloc_r>
  40a6a2:	bf00      	nop
  40a6a4:	20000578 	.word	0x20000578

0040a6a8 <free>:
  40a6a8:	4b02      	ldr	r3, [pc, #8]	; (40a6b4 <free+0xc>)
  40a6aa:	4601      	mov	r1, r0
  40a6ac:	6818      	ldr	r0, [r3, #0]
  40a6ae:	f001 bf6f 	b.w	40c590 <_free_r>
  40a6b2:	bf00      	nop
  40a6b4:	20000578 	.word	0x20000578

0040a6b8 <_malloc_r>:
  40a6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a6bc:	f101 050b 	add.w	r5, r1, #11
  40a6c0:	2d16      	cmp	r5, #22
  40a6c2:	b083      	sub	sp, #12
  40a6c4:	4606      	mov	r6, r0
  40a6c6:	f240 809f 	bls.w	40a808 <_malloc_r+0x150>
  40a6ca:	f035 0507 	bics.w	r5, r5, #7
  40a6ce:	f100 80bf 	bmi.w	40a850 <_malloc_r+0x198>
  40a6d2:	42a9      	cmp	r1, r5
  40a6d4:	f200 80bc 	bhi.w	40a850 <_malloc_r+0x198>
  40a6d8:	f000 fbc0 	bl	40ae5c <__malloc_lock>
  40a6dc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40a6e0:	f0c0 829c 	bcc.w	40ac1c <_malloc_r+0x564>
  40a6e4:	0a6b      	lsrs	r3, r5, #9
  40a6e6:	f000 80ba 	beq.w	40a85e <_malloc_r+0x1a6>
  40a6ea:	2b04      	cmp	r3, #4
  40a6ec:	f200 8183 	bhi.w	40a9f6 <_malloc_r+0x33e>
  40a6f0:	09a8      	lsrs	r0, r5, #6
  40a6f2:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40a6f6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40a6fa:	3038      	adds	r0, #56	; 0x38
  40a6fc:	4fc4      	ldr	r7, [pc, #784]	; (40aa10 <_malloc_r+0x358>)
  40a6fe:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40a702:	f1a3 0108 	sub.w	r1, r3, #8
  40a706:	685c      	ldr	r4, [r3, #4]
  40a708:	42a1      	cmp	r1, r4
  40a70a:	d107      	bne.n	40a71c <_malloc_r+0x64>
  40a70c:	e0ac      	b.n	40a868 <_malloc_r+0x1b0>
  40a70e:	2a00      	cmp	r2, #0
  40a710:	f280 80ac 	bge.w	40a86c <_malloc_r+0x1b4>
  40a714:	68e4      	ldr	r4, [r4, #12]
  40a716:	42a1      	cmp	r1, r4
  40a718:	f000 80a6 	beq.w	40a868 <_malloc_r+0x1b0>
  40a71c:	6863      	ldr	r3, [r4, #4]
  40a71e:	f023 0303 	bic.w	r3, r3, #3
  40a722:	1b5a      	subs	r2, r3, r5
  40a724:	2a0f      	cmp	r2, #15
  40a726:	ddf2      	ble.n	40a70e <_malloc_r+0x56>
  40a728:	49b9      	ldr	r1, [pc, #740]	; (40aa10 <_malloc_r+0x358>)
  40a72a:	693c      	ldr	r4, [r7, #16]
  40a72c:	f101 0e08 	add.w	lr, r1, #8
  40a730:	4574      	cmp	r4, lr
  40a732:	f000 81b3 	beq.w	40aa9c <_malloc_r+0x3e4>
  40a736:	6863      	ldr	r3, [r4, #4]
  40a738:	f023 0303 	bic.w	r3, r3, #3
  40a73c:	1b5a      	subs	r2, r3, r5
  40a73e:	2a0f      	cmp	r2, #15
  40a740:	f300 8199 	bgt.w	40aa76 <_malloc_r+0x3be>
  40a744:	2a00      	cmp	r2, #0
  40a746:	f8c1 e014 	str.w	lr, [r1, #20]
  40a74a:	f8c1 e010 	str.w	lr, [r1, #16]
  40a74e:	f280 809e 	bge.w	40a88e <_malloc_r+0x1d6>
  40a752:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a756:	f080 8167 	bcs.w	40aa28 <_malloc_r+0x370>
  40a75a:	08db      	lsrs	r3, r3, #3
  40a75c:	f103 0c01 	add.w	ip, r3, #1
  40a760:	2201      	movs	r2, #1
  40a762:	109b      	asrs	r3, r3, #2
  40a764:	fa02 f303 	lsl.w	r3, r2, r3
  40a768:	684a      	ldr	r2, [r1, #4]
  40a76a:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  40a76e:	f8c4 8008 	str.w	r8, [r4, #8]
  40a772:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40a776:	431a      	orrs	r2, r3
  40a778:	f1a9 0308 	sub.w	r3, r9, #8
  40a77c:	60e3      	str	r3, [r4, #12]
  40a77e:	604a      	str	r2, [r1, #4]
  40a780:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40a784:	f8c8 400c 	str.w	r4, [r8, #12]
  40a788:	1083      	asrs	r3, r0, #2
  40a78a:	2401      	movs	r4, #1
  40a78c:	409c      	lsls	r4, r3
  40a78e:	4294      	cmp	r4, r2
  40a790:	f200 808a 	bhi.w	40a8a8 <_malloc_r+0x1f0>
  40a794:	4214      	tst	r4, r2
  40a796:	d106      	bne.n	40a7a6 <_malloc_r+0xee>
  40a798:	f020 0003 	bic.w	r0, r0, #3
  40a79c:	0064      	lsls	r4, r4, #1
  40a79e:	4214      	tst	r4, r2
  40a7a0:	f100 0004 	add.w	r0, r0, #4
  40a7a4:	d0fa      	beq.n	40a79c <_malloc_r+0xe4>
  40a7a6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40a7aa:	46cc      	mov	ip, r9
  40a7ac:	4680      	mov	r8, r0
  40a7ae:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40a7b2:	458c      	cmp	ip, r1
  40a7b4:	d107      	bne.n	40a7c6 <_malloc_r+0x10e>
  40a7b6:	e173      	b.n	40aaa0 <_malloc_r+0x3e8>
  40a7b8:	2a00      	cmp	r2, #0
  40a7ba:	f280 8181 	bge.w	40aac0 <_malloc_r+0x408>
  40a7be:	68c9      	ldr	r1, [r1, #12]
  40a7c0:	458c      	cmp	ip, r1
  40a7c2:	f000 816d 	beq.w	40aaa0 <_malloc_r+0x3e8>
  40a7c6:	684b      	ldr	r3, [r1, #4]
  40a7c8:	f023 0303 	bic.w	r3, r3, #3
  40a7cc:	1b5a      	subs	r2, r3, r5
  40a7ce:	2a0f      	cmp	r2, #15
  40a7d0:	ddf2      	ble.n	40a7b8 <_malloc_r+0x100>
  40a7d2:	460c      	mov	r4, r1
  40a7d4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40a7d8:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40a7dc:	194b      	adds	r3, r1, r5
  40a7de:	f045 0501 	orr.w	r5, r5, #1
  40a7e2:	604d      	str	r5, [r1, #4]
  40a7e4:	f042 0101 	orr.w	r1, r2, #1
  40a7e8:	f8c8 c00c 	str.w	ip, [r8, #12]
  40a7ec:	4630      	mov	r0, r6
  40a7ee:	f8cc 8008 	str.w	r8, [ip, #8]
  40a7f2:	617b      	str	r3, [r7, #20]
  40a7f4:	613b      	str	r3, [r7, #16]
  40a7f6:	f8c3 e00c 	str.w	lr, [r3, #12]
  40a7fa:	f8c3 e008 	str.w	lr, [r3, #8]
  40a7fe:	6059      	str	r1, [r3, #4]
  40a800:	509a      	str	r2, [r3, r2]
  40a802:	f000 fb2d 	bl	40ae60 <__malloc_unlock>
  40a806:	e01f      	b.n	40a848 <_malloc_r+0x190>
  40a808:	2910      	cmp	r1, #16
  40a80a:	d821      	bhi.n	40a850 <_malloc_r+0x198>
  40a80c:	f000 fb26 	bl	40ae5c <__malloc_lock>
  40a810:	2510      	movs	r5, #16
  40a812:	2306      	movs	r3, #6
  40a814:	2002      	movs	r0, #2
  40a816:	4f7e      	ldr	r7, [pc, #504]	; (40aa10 <_malloc_r+0x358>)
  40a818:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40a81c:	f1a3 0208 	sub.w	r2, r3, #8
  40a820:	685c      	ldr	r4, [r3, #4]
  40a822:	4294      	cmp	r4, r2
  40a824:	f000 8145 	beq.w	40aab2 <_malloc_r+0x3fa>
  40a828:	6863      	ldr	r3, [r4, #4]
  40a82a:	68e1      	ldr	r1, [r4, #12]
  40a82c:	68a5      	ldr	r5, [r4, #8]
  40a82e:	f023 0303 	bic.w	r3, r3, #3
  40a832:	4423      	add	r3, r4
  40a834:	4630      	mov	r0, r6
  40a836:	685a      	ldr	r2, [r3, #4]
  40a838:	60e9      	str	r1, [r5, #12]
  40a83a:	f042 0201 	orr.w	r2, r2, #1
  40a83e:	608d      	str	r5, [r1, #8]
  40a840:	605a      	str	r2, [r3, #4]
  40a842:	f000 fb0d 	bl	40ae60 <__malloc_unlock>
  40a846:	3408      	adds	r4, #8
  40a848:	4620      	mov	r0, r4
  40a84a:	b003      	add	sp, #12
  40a84c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a850:	2400      	movs	r4, #0
  40a852:	230c      	movs	r3, #12
  40a854:	4620      	mov	r0, r4
  40a856:	6033      	str	r3, [r6, #0]
  40a858:	b003      	add	sp, #12
  40a85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a85e:	2380      	movs	r3, #128	; 0x80
  40a860:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40a864:	203f      	movs	r0, #63	; 0x3f
  40a866:	e749      	b.n	40a6fc <_malloc_r+0x44>
  40a868:	4670      	mov	r0, lr
  40a86a:	e75d      	b.n	40a728 <_malloc_r+0x70>
  40a86c:	4423      	add	r3, r4
  40a86e:	68e1      	ldr	r1, [r4, #12]
  40a870:	685a      	ldr	r2, [r3, #4]
  40a872:	68a5      	ldr	r5, [r4, #8]
  40a874:	f042 0201 	orr.w	r2, r2, #1
  40a878:	60e9      	str	r1, [r5, #12]
  40a87a:	4630      	mov	r0, r6
  40a87c:	608d      	str	r5, [r1, #8]
  40a87e:	605a      	str	r2, [r3, #4]
  40a880:	f000 faee 	bl	40ae60 <__malloc_unlock>
  40a884:	3408      	adds	r4, #8
  40a886:	4620      	mov	r0, r4
  40a888:	b003      	add	sp, #12
  40a88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a88e:	4423      	add	r3, r4
  40a890:	4630      	mov	r0, r6
  40a892:	685a      	ldr	r2, [r3, #4]
  40a894:	f042 0201 	orr.w	r2, r2, #1
  40a898:	605a      	str	r2, [r3, #4]
  40a89a:	f000 fae1 	bl	40ae60 <__malloc_unlock>
  40a89e:	3408      	adds	r4, #8
  40a8a0:	4620      	mov	r0, r4
  40a8a2:	b003      	add	sp, #12
  40a8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a8a8:	68bc      	ldr	r4, [r7, #8]
  40a8aa:	6863      	ldr	r3, [r4, #4]
  40a8ac:	f023 0803 	bic.w	r8, r3, #3
  40a8b0:	45a8      	cmp	r8, r5
  40a8b2:	d304      	bcc.n	40a8be <_malloc_r+0x206>
  40a8b4:	ebc5 0308 	rsb	r3, r5, r8
  40a8b8:	2b0f      	cmp	r3, #15
  40a8ba:	f300 808c 	bgt.w	40a9d6 <_malloc_r+0x31e>
  40a8be:	4b55      	ldr	r3, [pc, #340]	; (40aa14 <_malloc_r+0x35c>)
  40a8c0:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40aa24 <_malloc_r+0x36c>
  40a8c4:	681a      	ldr	r2, [r3, #0]
  40a8c6:	f8d9 3000 	ldr.w	r3, [r9]
  40a8ca:	3301      	adds	r3, #1
  40a8cc:	442a      	add	r2, r5
  40a8ce:	eb04 0a08 	add.w	sl, r4, r8
  40a8d2:	f000 8160 	beq.w	40ab96 <_malloc_r+0x4de>
  40a8d6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40a8da:	320f      	adds	r2, #15
  40a8dc:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40a8e0:	f022 020f 	bic.w	r2, r2, #15
  40a8e4:	4611      	mov	r1, r2
  40a8e6:	4630      	mov	r0, r6
  40a8e8:	9201      	str	r2, [sp, #4]
  40a8ea:	f000 faf7 	bl	40aedc <_sbrk_r>
  40a8ee:	f1b0 3fff 	cmp.w	r0, #4294967295
  40a8f2:	4683      	mov	fp, r0
  40a8f4:	9a01      	ldr	r2, [sp, #4]
  40a8f6:	f000 8158 	beq.w	40abaa <_malloc_r+0x4f2>
  40a8fa:	4582      	cmp	sl, r0
  40a8fc:	f200 80fc 	bhi.w	40aaf8 <_malloc_r+0x440>
  40a900:	4b45      	ldr	r3, [pc, #276]	; (40aa18 <_malloc_r+0x360>)
  40a902:	6819      	ldr	r1, [r3, #0]
  40a904:	45da      	cmp	sl, fp
  40a906:	4411      	add	r1, r2
  40a908:	6019      	str	r1, [r3, #0]
  40a90a:	f000 8153 	beq.w	40abb4 <_malloc_r+0x4fc>
  40a90e:	f8d9 0000 	ldr.w	r0, [r9]
  40a912:	f8df e110 	ldr.w	lr, [pc, #272]	; 40aa24 <_malloc_r+0x36c>
  40a916:	3001      	adds	r0, #1
  40a918:	bf1b      	ittet	ne
  40a91a:	ebca 0a0b 	rsbne	sl, sl, fp
  40a91e:	4451      	addne	r1, sl
  40a920:	f8ce b000 	streq.w	fp, [lr]
  40a924:	6019      	strne	r1, [r3, #0]
  40a926:	f01b 0107 	ands.w	r1, fp, #7
  40a92a:	f000 8117 	beq.w	40ab5c <_malloc_r+0x4a4>
  40a92e:	f1c1 0008 	rsb	r0, r1, #8
  40a932:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40a936:	4483      	add	fp, r0
  40a938:	3108      	adds	r1, #8
  40a93a:	445a      	add	r2, fp
  40a93c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40a940:	ebc2 0901 	rsb	r9, r2, r1
  40a944:	4649      	mov	r1, r9
  40a946:	4630      	mov	r0, r6
  40a948:	9301      	str	r3, [sp, #4]
  40a94a:	f000 fac7 	bl	40aedc <_sbrk_r>
  40a94e:	1c43      	adds	r3, r0, #1
  40a950:	9b01      	ldr	r3, [sp, #4]
  40a952:	f000 813f 	beq.w	40abd4 <_malloc_r+0x51c>
  40a956:	ebcb 0200 	rsb	r2, fp, r0
  40a95a:	444a      	add	r2, r9
  40a95c:	f042 0201 	orr.w	r2, r2, #1
  40a960:	6819      	ldr	r1, [r3, #0]
  40a962:	f8c7 b008 	str.w	fp, [r7, #8]
  40a966:	4449      	add	r1, r9
  40a968:	42bc      	cmp	r4, r7
  40a96a:	f8cb 2004 	str.w	r2, [fp, #4]
  40a96e:	6019      	str	r1, [r3, #0]
  40a970:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40aa18 <_malloc_r+0x360>
  40a974:	d016      	beq.n	40a9a4 <_malloc_r+0x2ec>
  40a976:	f1b8 0f0f 	cmp.w	r8, #15
  40a97a:	f240 80fd 	bls.w	40ab78 <_malloc_r+0x4c0>
  40a97e:	6862      	ldr	r2, [r4, #4]
  40a980:	f1a8 030c 	sub.w	r3, r8, #12
  40a984:	f023 0307 	bic.w	r3, r3, #7
  40a988:	18e0      	adds	r0, r4, r3
  40a98a:	f002 0201 	and.w	r2, r2, #1
  40a98e:	f04f 0e05 	mov.w	lr, #5
  40a992:	431a      	orrs	r2, r3
  40a994:	2b0f      	cmp	r3, #15
  40a996:	6062      	str	r2, [r4, #4]
  40a998:	f8c0 e004 	str.w	lr, [r0, #4]
  40a99c:	f8c0 e008 	str.w	lr, [r0, #8]
  40a9a0:	f200 811c 	bhi.w	40abdc <_malloc_r+0x524>
  40a9a4:	4b1d      	ldr	r3, [pc, #116]	; (40aa1c <_malloc_r+0x364>)
  40a9a6:	68bc      	ldr	r4, [r7, #8]
  40a9a8:	681a      	ldr	r2, [r3, #0]
  40a9aa:	4291      	cmp	r1, r2
  40a9ac:	bf88      	it	hi
  40a9ae:	6019      	strhi	r1, [r3, #0]
  40a9b0:	4b1b      	ldr	r3, [pc, #108]	; (40aa20 <_malloc_r+0x368>)
  40a9b2:	681a      	ldr	r2, [r3, #0]
  40a9b4:	4291      	cmp	r1, r2
  40a9b6:	6862      	ldr	r2, [r4, #4]
  40a9b8:	bf88      	it	hi
  40a9ba:	6019      	strhi	r1, [r3, #0]
  40a9bc:	f022 0203 	bic.w	r2, r2, #3
  40a9c0:	4295      	cmp	r5, r2
  40a9c2:	eba2 0305 	sub.w	r3, r2, r5
  40a9c6:	d801      	bhi.n	40a9cc <_malloc_r+0x314>
  40a9c8:	2b0f      	cmp	r3, #15
  40a9ca:	dc04      	bgt.n	40a9d6 <_malloc_r+0x31e>
  40a9cc:	4630      	mov	r0, r6
  40a9ce:	f000 fa47 	bl	40ae60 <__malloc_unlock>
  40a9d2:	2400      	movs	r4, #0
  40a9d4:	e738      	b.n	40a848 <_malloc_r+0x190>
  40a9d6:	1962      	adds	r2, r4, r5
  40a9d8:	f043 0301 	orr.w	r3, r3, #1
  40a9dc:	f045 0501 	orr.w	r5, r5, #1
  40a9e0:	6065      	str	r5, [r4, #4]
  40a9e2:	4630      	mov	r0, r6
  40a9e4:	60ba      	str	r2, [r7, #8]
  40a9e6:	6053      	str	r3, [r2, #4]
  40a9e8:	f000 fa3a 	bl	40ae60 <__malloc_unlock>
  40a9ec:	3408      	adds	r4, #8
  40a9ee:	4620      	mov	r0, r4
  40a9f0:	b003      	add	sp, #12
  40a9f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a9f6:	2b14      	cmp	r3, #20
  40a9f8:	d971      	bls.n	40aade <_malloc_r+0x426>
  40a9fa:	2b54      	cmp	r3, #84	; 0x54
  40a9fc:	f200 80a4 	bhi.w	40ab48 <_malloc_r+0x490>
  40aa00:	0b28      	lsrs	r0, r5, #12
  40aa02:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40aa06:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40aa0a:	306e      	adds	r0, #110	; 0x6e
  40aa0c:	e676      	b.n	40a6fc <_malloc_r+0x44>
  40aa0e:	bf00      	nop
  40aa10:	2000057c 	.word	0x2000057c
  40aa14:	20019f08 	.word	0x20019f08
  40aa18:	20019f0c 	.word	0x20019f0c
  40aa1c:	20019f04 	.word	0x20019f04
  40aa20:	20019f00 	.word	0x20019f00
  40aa24:	20000988 	.word	0x20000988
  40aa28:	0a5a      	lsrs	r2, r3, #9
  40aa2a:	2a04      	cmp	r2, #4
  40aa2c:	d95e      	bls.n	40aaec <_malloc_r+0x434>
  40aa2e:	2a14      	cmp	r2, #20
  40aa30:	f200 80b3 	bhi.w	40ab9a <_malloc_r+0x4e2>
  40aa34:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40aa38:	0049      	lsls	r1, r1, #1
  40aa3a:	325b      	adds	r2, #91	; 0x5b
  40aa3c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  40aa40:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40aa44:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 40ac24 <_malloc_r+0x56c>
  40aa48:	f1ac 0c08 	sub.w	ip, ip, #8
  40aa4c:	458c      	cmp	ip, r1
  40aa4e:	f000 8088 	beq.w	40ab62 <_malloc_r+0x4aa>
  40aa52:	684a      	ldr	r2, [r1, #4]
  40aa54:	f022 0203 	bic.w	r2, r2, #3
  40aa58:	4293      	cmp	r3, r2
  40aa5a:	d202      	bcs.n	40aa62 <_malloc_r+0x3aa>
  40aa5c:	6889      	ldr	r1, [r1, #8]
  40aa5e:	458c      	cmp	ip, r1
  40aa60:	d1f7      	bne.n	40aa52 <_malloc_r+0x39a>
  40aa62:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40aa66:	687a      	ldr	r2, [r7, #4]
  40aa68:	f8c4 c00c 	str.w	ip, [r4, #12]
  40aa6c:	60a1      	str	r1, [r4, #8]
  40aa6e:	f8cc 4008 	str.w	r4, [ip, #8]
  40aa72:	60cc      	str	r4, [r1, #12]
  40aa74:	e688      	b.n	40a788 <_malloc_r+0xd0>
  40aa76:	1963      	adds	r3, r4, r5
  40aa78:	f042 0701 	orr.w	r7, r2, #1
  40aa7c:	f045 0501 	orr.w	r5, r5, #1
  40aa80:	6065      	str	r5, [r4, #4]
  40aa82:	4630      	mov	r0, r6
  40aa84:	614b      	str	r3, [r1, #20]
  40aa86:	610b      	str	r3, [r1, #16]
  40aa88:	f8c3 e00c 	str.w	lr, [r3, #12]
  40aa8c:	f8c3 e008 	str.w	lr, [r3, #8]
  40aa90:	605f      	str	r7, [r3, #4]
  40aa92:	509a      	str	r2, [r3, r2]
  40aa94:	3408      	adds	r4, #8
  40aa96:	f000 f9e3 	bl	40ae60 <__malloc_unlock>
  40aa9a:	e6d5      	b.n	40a848 <_malloc_r+0x190>
  40aa9c:	684a      	ldr	r2, [r1, #4]
  40aa9e:	e673      	b.n	40a788 <_malloc_r+0xd0>
  40aaa0:	f108 0801 	add.w	r8, r8, #1
  40aaa4:	f018 0f03 	tst.w	r8, #3
  40aaa8:	f10c 0c08 	add.w	ip, ip, #8
  40aaac:	f47f ae7f 	bne.w	40a7ae <_malloc_r+0xf6>
  40aab0:	e030      	b.n	40ab14 <_malloc_r+0x45c>
  40aab2:	68dc      	ldr	r4, [r3, #12]
  40aab4:	42a3      	cmp	r3, r4
  40aab6:	bf08      	it	eq
  40aab8:	3002      	addeq	r0, #2
  40aaba:	f43f ae35 	beq.w	40a728 <_malloc_r+0x70>
  40aabe:	e6b3      	b.n	40a828 <_malloc_r+0x170>
  40aac0:	440b      	add	r3, r1
  40aac2:	460c      	mov	r4, r1
  40aac4:	685a      	ldr	r2, [r3, #4]
  40aac6:	68c9      	ldr	r1, [r1, #12]
  40aac8:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40aacc:	f042 0201 	orr.w	r2, r2, #1
  40aad0:	605a      	str	r2, [r3, #4]
  40aad2:	4630      	mov	r0, r6
  40aad4:	60e9      	str	r1, [r5, #12]
  40aad6:	608d      	str	r5, [r1, #8]
  40aad8:	f000 f9c2 	bl	40ae60 <__malloc_unlock>
  40aadc:	e6b4      	b.n	40a848 <_malloc_r+0x190>
  40aade:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  40aae2:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40aae6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40aaea:	e607      	b.n	40a6fc <_malloc_r+0x44>
  40aaec:	099a      	lsrs	r2, r3, #6
  40aaee:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40aaf2:	0049      	lsls	r1, r1, #1
  40aaf4:	3238      	adds	r2, #56	; 0x38
  40aaf6:	e7a1      	b.n	40aa3c <_malloc_r+0x384>
  40aaf8:	42bc      	cmp	r4, r7
  40aafa:	4b4a      	ldr	r3, [pc, #296]	; (40ac24 <_malloc_r+0x56c>)
  40aafc:	f43f af00 	beq.w	40a900 <_malloc_r+0x248>
  40ab00:	689c      	ldr	r4, [r3, #8]
  40ab02:	6862      	ldr	r2, [r4, #4]
  40ab04:	f022 0203 	bic.w	r2, r2, #3
  40ab08:	e75a      	b.n	40a9c0 <_malloc_r+0x308>
  40ab0a:	f859 3908 	ldr.w	r3, [r9], #-8
  40ab0e:	4599      	cmp	r9, r3
  40ab10:	f040 8082 	bne.w	40ac18 <_malloc_r+0x560>
  40ab14:	f010 0f03 	tst.w	r0, #3
  40ab18:	f100 30ff 	add.w	r0, r0, #4294967295
  40ab1c:	d1f5      	bne.n	40ab0a <_malloc_r+0x452>
  40ab1e:	687b      	ldr	r3, [r7, #4]
  40ab20:	ea23 0304 	bic.w	r3, r3, r4
  40ab24:	607b      	str	r3, [r7, #4]
  40ab26:	0064      	lsls	r4, r4, #1
  40ab28:	429c      	cmp	r4, r3
  40ab2a:	f63f aebd 	bhi.w	40a8a8 <_malloc_r+0x1f0>
  40ab2e:	2c00      	cmp	r4, #0
  40ab30:	f43f aeba 	beq.w	40a8a8 <_malloc_r+0x1f0>
  40ab34:	421c      	tst	r4, r3
  40ab36:	4640      	mov	r0, r8
  40ab38:	f47f ae35 	bne.w	40a7a6 <_malloc_r+0xee>
  40ab3c:	0064      	lsls	r4, r4, #1
  40ab3e:	421c      	tst	r4, r3
  40ab40:	f100 0004 	add.w	r0, r0, #4
  40ab44:	d0fa      	beq.n	40ab3c <_malloc_r+0x484>
  40ab46:	e62e      	b.n	40a7a6 <_malloc_r+0xee>
  40ab48:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40ab4c:	d818      	bhi.n	40ab80 <_malloc_r+0x4c8>
  40ab4e:	0be8      	lsrs	r0, r5, #15
  40ab50:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40ab54:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40ab58:	3077      	adds	r0, #119	; 0x77
  40ab5a:	e5cf      	b.n	40a6fc <_malloc_r+0x44>
  40ab5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40ab60:	e6eb      	b.n	40a93a <_malloc_r+0x282>
  40ab62:	2101      	movs	r1, #1
  40ab64:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40ab68:	1092      	asrs	r2, r2, #2
  40ab6a:	fa01 f202 	lsl.w	r2, r1, r2
  40ab6e:	431a      	orrs	r2, r3
  40ab70:	f8c8 2004 	str.w	r2, [r8, #4]
  40ab74:	4661      	mov	r1, ip
  40ab76:	e777      	b.n	40aa68 <_malloc_r+0x3b0>
  40ab78:	2301      	movs	r3, #1
  40ab7a:	f8cb 3004 	str.w	r3, [fp, #4]
  40ab7e:	e725      	b.n	40a9cc <_malloc_r+0x314>
  40ab80:	f240 5254 	movw	r2, #1364	; 0x554
  40ab84:	4293      	cmp	r3, r2
  40ab86:	d820      	bhi.n	40abca <_malloc_r+0x512>
  40ab88:	0ca8      	lsrs	r0, r5, #18
  40ab8a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40ab8e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40ab92:	307c      	adds	r0, #124	; 0x7c
  40ab94:	e5b2      	b.n	40a6fc <_malloc_r+0x44>
  40ab96:	3210      	adds	r2, #16
  40ab98:	e6a4      	b.n	40a8e4 <_malloc_r+0x22c>
  40ab9a:	2a54      	cmp	r2, #84	; 0x54
  40ab9c:	d826      	bhi.n	40abec <_malloc_r+0x534>
  40ab9e:	0b1a      	lsrs	r2, r3, #12
  40aba0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40aba4:	0049      	lsls	r1, r1, #1
  40aba6:	326e      	adds	r2, #110	; 0x6e
  40aba8:	e748      	b.n	40aa3c <_malloc_r+0x384>
  40abaa:	68bc      	ldr	r4, [r7, #8]
  40abac:	6862      	ldr	r2, [r4, #4]
  40abae:	f022 0203 	bic.w	r2, r2, #3
  40abb2:	e705      	b.n	40a9c0 <_malloc_r+0x308>
  40abb4:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40abb8:	2800      	cmp	r0, #0
  40abba:	f47f aea8 	bne.w	40a90e <_malloc_r+0x256>
  40abbe:	4442      	add	r2, r8
  40abc0:	68bb      	ldr	r3, [r7, #8]
  40abc2:	f042 0201 	orr.w	r2, r2, #1
  40abc6:	605a      	str	r2, [r3, #4]
  40abc8:	e6ec      	b.n	40a9a4 <_malloc_r+0x2ec>
  40abca:	23fe      	movs	r3, #254	; 0xfe
  40abcc:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  40abd0:	207e      	movs	r0, #126	; 0x7e
  40abd2:	e593      	b.n	40a6fc <_malloc_r+0x44>
  40abd4:	2201      	movs	r2, #1
  40abd6:	f04f 0900 	mov.w	r9, #0
  40abda:	e6c1      	b.n	40a960 <_malloc_r+0x2a8>
  40abdc:	f104 0108 	add.w	r1, r4, #8
  40abe0:	4630      	mov	r0, r6
  40abe2:	f001 fcd5 	bl	40c590 <_free_r>
  40abe6:	f8d9 1000 	ldr.w	r1, [r9]
  40abea:	e6db      	b.n	40a9a4 <_malloc_r+0x2ec>
  40abec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40abf0:	d805      	bhi.n	40abfe <_malloc_r+0x546>
  40abf2:	0bda      	lsrs	r2, r3, #15
  40abf4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40abf8:	0049      	lsls	r1, r1, #1
  40abfa:	3277      	adds	r2, #119	; 0x77
  40abfc:	e71e      	b.n	40aa3c <_malloc_r+0x384>
  40abfe:	f240 5154 	movw	r1, #1364	; 0x554
  40ac02:	428a      	cmp	r2, r1
  40ac04:	d805      	bhi.n	40ac12 <_malloc_r+0x55a>
  40ac06:	0c9a      	lsrs	r2, r3, #18
  40ac08:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40ac0c:	0049      	lsls	r1, r1, #1
  40ac0e:	327c      	adds	r2, #124	; 0x7c
  40ac10:	e714      	b.n	40aa3c <_malloc_r+0x384>
  40ac12:	21fe      	movs	r1, #254	; 0xfe
  40ac14:	227e      	movs	r2, #126	; 0x7e
  40ac16:	e711      	b.n	40aa3c <_malloc_r+0x384>
  40ac18:	687b      	ldr	r3, [r7, #4]
  40ac1a:	e784      	b.n	40ab26 <_malloc_r+0x46e>
  40ac1c:	08e8      	lsrs	r0, r5, #3
  40ac1e:	1c43      	adds	r3, r0, #1
  40ac20:	005b      	lsls	r3, r3, #1
  40ac22:	e5f8      	b.n	40a816 <_malloc_r+0x15e>
  40ac24:	2000057c 	.word	0x2000057c

0040ac28 <memcmp>:
  40ac28:	2a03      	cmp	r2, #3
  40ac2a:	b470      	push	{r4, r5, r6}
  40ac2c:	d926      	bls.n	40ac7c <memcmp+0x54>
  40ac2e:	ea40 0301 	orr.w	r3, r0, r1
  40ac32:	079b      	lsls	r3, r3, #30
  40ac34:	d011      	beq.n	40ac5a <memcmp+0x32>
  40ac36:	7804      	ldrb	r4, [r0, #0]
  40ac38:	780d      	ldrb	r5, [r1, #0]
  40ac3a:	42ac      	cmp	r4, r5
  40ac3c:	d122      	bne.n	40ac84 <memcmp+0x5c>
  40ac3e:	4402      	add	r2, r0
  40ac40:	1c43      	adds	r3, r0, #1
  40ac42:	e005      	b.n	40ac50 <memcmp+0x28>
  40ac44:	f813 4b01 	ldrb.w	r4, [r3], #1
  40ac48:	f811 5f01 	ldrb.w	r5, [r1, #1]!
  40ac4c:	42ac      	cmp	r4, r5
  40ac4e:	d119      	bne.n	40ac84 <memcmp+0x5c>
  40ac50:	4293      	cmp	r3, r2
  40ac52:	d1f7      	bne.n	40ac44 <memcmp+0x1c>
  40ac54:	2000      	movs	r0, #0
  40ac56:	bc70      	pop	{r4, r5, r6}
  40ac58:	4770      	bx	lr
  40ac5a:	460c      	mov	r4, r1
  40ac5c:	4603      	mov	r3, r0
  40ac5e:	681e      	ldr	r6, [r3, #0]
  40ac60:	6825      	ldr	r5, [r4, #0]
  40ac62:	42ae      	cmp	r6, r5
  40ac64:	4618      	mov	r0, r3
  40ac66:	4621      	mov	r1, r4
  40ac68:	f103 0304 	add.w	r3, r3, #4
  40ac6c:	f104 0404 	add.w	r4, r4, #4
  40ac70:	d1e1      	bne.n	40ac36 <memcmp+0xe>
  40ac72:	3a04      	subs	r2, #4
  40ac74:	2a03      	cmp	r2, #3
  40ac76:	4618      	mov	r0, r3
  40ac78:	4621      	mov	r1, r4
  40ac7a:	d8f0      	bhi.n	40ac5e <memcmp+0x36>
  40ac7c:	2a00      	cmp	r2, #0
  40ac7e:	d1da      	bne.n	40ac36 <memcmp+0xe>
  40ac80:	4610      	mov	r0, r2
  40ac82:	e7e8      	b.n	40ac56 <memcmp+0x2e>
  40ac84:	1b60      	subs	r0, r4, r5
  40ac86:	bc70      	pop	{r4, r5, r6}
  40ac88:	4770      	bx	lr
  40ac8a:	bf00      	nop

0040ac8c <memcpy>:
  40ac8c:	4684      	mov	ip, r0
  40ac8e:	ea41 0300 	orr.w	r3, r1, r0
  40ac92:	f013 0303 	ands.w	r3, r3, #3
  40ac96:	d16d      	bne.n	40ad74 <memcpy+0xe8>
  40ac98:	3a40      	subs	r2, #64	; 0x40
  40ac9a:	d341      	bcc.n	40ad20 <memcpy+0x94>
  40ac9c:	f851 3b04 	ldr.w	r3, [r1], #4
  40aca0:	f840 3b04 	str.w	r3, [r0], #4
  40aca4:	f851 3b04 	ldr.w	r3, [r1], #4
  40aca8:	f840 3b04 	str.w	r3, [r0], #4
  40acac:	f851 3b04 	ldr.w	r3, [r1], #4
  40acb0:	f840 3b04 	str.w	r3, [r0], #4
  40acb4:	f851 3b04 	ldr.w	r3, [r1], #4
  40acb8:	f840 3b04 	str.w	r3, [r0], #4
  40acbc:	f851 3b04 	ldr.w	r3, [r1], #4
  40acc0:	f840 3b04 	str.w	r3, [r0], #4
  40acc4:	f851 3b04 	ldr.w	r3, [r1], #4
  40acc8:	f840 3b04 	str.w	r3, [r0], #4
  40accc:	f851 3b04 	ldr.w	r3, [r1], #4
  40acd0:	f840 3b04 	str.w	r3, [r0], #4
  40acd4:	f851 3b04 	ldr.w	r3, [r1], #4
  40acd8:	f840 3b04 	str.w	r3, [r0], #4
  40acdc:	f851 3b04 	ldr.w	r3, [r1], #4
  40ace0:	f840 3b04 	str.w	r3, [r0], #4
  40ace4:	f851 3b04 	ldr.w	r3, [r1], #4
  40ace8:	f840 3b04 	str.w	r3, [r0], #4
  40acec:	f851 3b04 	ldr.w	r3, [r1], #4
  40acf0:	f840 3b04 	str.w	r3, [r0], #4
  40acf4:	f851 3b04 	ldr.w	r3, [r1], #4
  40acf8:	f840 3b04 	str.w	r3, [r0], #4
  40acfc:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad00:	f840 3b04 	str.w	r3, [r0], #4
  40ad04:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad08:	f840 3b04 	str.w	r3, [r0], #4
  40ad0c:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad10:	f840 3b04 	str.w	r3, [r0], #4
  40ad14:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad18:	f840 3b04 	str.w	r3, [r0], #4
  40ad1c:	3a40      	subs	r2, #64	; 0x40
  40ad1e:	d2bd      	bcs.n	40ac9c <memcpy+0x10>
  40ad20:	3230      	adds	r2, #48	; 0x30
  40ad22:	d311      	bcc.n	40ad48 <memcpy+0xbc>
  40ad24:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad28:	f840 3b04 	str.w	r3, [r0], #4
  40ad2c:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad30:	f840 3b04 	str.w	r3, [r0], #4
  40ad34:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad38:	f840 3b04 	str.w	r3, [r0], #4
  40ad3c:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad40:	f840 3b04 	str.w	r3, [r0], #4
  40ad44:	3a10      	subs	r2, #16
  40ad46:	d2ed      	bcs.n	40ad24 <memcpy+0x98>
  40ad48:	320c      	adds	r2, #12
  40ad4a:	d305      	bcc.n	40ad58 <memcpy+0xcc>
  40ad4c:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad50:	f840 3b04 	str.w	r3, [r0], #4
  40ad54:	3a04      	subs	r2, #4
  40ad56:	d2f9      	bcs.n	40ad4c <memcpy+0xc0>
  40ad58:	3204      	adds	r2, #4
  40ad5a:	d008      	beq.n	40ad6e <memcpy+0xe2>
  40ad5c:	07d2      	lsls	r2, r2, #31
  40ad5e:	bf1c      	itt	ne
  40ad60:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ad64:	f800 3b01 	strbne.w	r3, [r0], #1
  40ad68:	d301      	bcc.n	40ad6e <memcpy+0xe2>
  40ad6a:	880b      	ldrh	r3, [r1, #0]
  40ad6c:	8003      	strh	r3, [r0, #0]
  40ad6e:	4660      	mov	r0, ip
  40ad70:	4770      	bx	lr
  40ad72:	bf00      	nop
  40ad74:	2a08      	cmp	r2, #8
  40ad76:	d313      	bcc.n	40ada0 <memcpy+0x114>
  40ad78:	078b      	lsls	r3, r1, #30
  40ad7a:	d08d      	beq.n	40ac98 <memcpy+0xc>
  40ad7c:	f010 0303 	ands.w	r3, r0, #3
  40ad80:	d08a      	beq.n	40ac98 <memcpy+0xc>
  40ad82:	f1c3 0304 	rsb	r3, r3, #4
  40ad86:	1ad2      	subs	r2, r2, r3
  40ad88:	07db      	lsls	r3, r3, #31
  40ad8a:	bf1c      	itt	ne
  40ad8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40ad90:	f800 3b01 	strbne.w	r3, [r0], #1
  40ad94:	d380      	bcc.n	40ac98 <memcpy+0xc>
  40ad96:	f831 3b02 	ldrh.w	r3, [r1], #2
  40ad9a:	f820 3b02 	strh.w	r3, [r0], #2
  40ad9e:	e77b      	b.n	40ac98 <memcpy+0xc>
  40ada0:	3a04      	subs	r2, #4
  40ada2:	d3d9      	bcc.n	40ad58 <memcpy+0xcc>
  40ada4:	3a01      	subs	r2, #1
  40ada6:	f811 3b01 	ldrb.w	r3, [r1], #1
  40adaa:	f800 3b01 	strb.w	r3, [r0], #1
  40adae:	d2f9      	bcs.n	40ada4 <memcpy+0x118>
  40adb0:	780b      	ldrb	r3, [r1, #0]
  40adb2:	7003      	strb	r3, [r0, #0]
  40adb4:	784b      	ldrb	r3, [r1, #1]
  40adb6:	7043      	strb	r3, [r0, #1]
  40adb8:	788b      	ldrb	r3, [r1, #2]
  40adba:	7083      	strb	r3, [r0, #2]
  40adbc:	4660      	mov	r0, ip
  40adbe:	4770      	bx	lr

0040adc0 <memset>:
  40adc0:	b470      	push	{r4, r5, r6}
  40adc2:	0784      	lsls	r4, r0, #30
  40adc4:	d046      	beq.n	40ae54 <memset+0x94>
  40adc6:	1e54      	subs	r4, r2, #1
  40adc8:	2a00      	cmp	r2, #0
  40adca:	d041      	beq.n	40ae50 <memset+0x90>
  40adcc:	b2cd      	uxtb	r5, r1
  40adce:	4603      	mov	r3, r0
  40add0:	e002      	b.n	40add8 <memset+0x18>
  40add2:	1e62      	subs	r2, r4, #1
  40add4:	b3e4      	cbz	r4, 40ae50 <memset+0x90>
  40add6:	4614      	mov	r4, r2
  40add8:	f803 5b01 	strb.w	r5, [r3], #1
  40addc:	079a      	lsls	r2, r3, #30
  40adde:	d1f8      	bne.n	40add2 <memset+0x12>
  40ade0:	2c03      	cmp	r4, #3
  40ade2:	d92e      	bls.n	40ae42 <memset+0x82>
  40ade4:	b2cd      	uxtb	r5, r1
  40ade6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40adea:	2c0f      	cmp	r4, #15
  40adec:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40adf0:	d919      	bls.n	40ae26 <memset+0x66>
  40adf2:	f103 0210 	add.w	r2, r3, #16
  40adf6:	4626      	mov	r6, r4
  40adf8:	3e10      	subs	r6, #16
  40adfa:	2e0f      	cmp	r6, #15
  40adfc:	f842 5c10 	str.w	r5, [r2, #-16]
  40ae00:	f842 5c0c 	str.w	r5, [r2, #-12]
  40ae04:	f842 5c08 	str.w	r5, [r2, #-8]
  40ae08:	f842 5c04 	str.w	r5, [r2, #-4]
  40ae0c:	f102 0210 	add.w	r2, r2, #16
  40ae10:	d8f2      	bhi.n	40adf8 <memset+0x38>
  40ae12:	f1a4 0210 	sub.w	r2, r4, #16
  40ae16:	f022 020f 	bic.w	r2, r2, #15
  40ae1a:	f004 040f 	and.w	r4, r4, #15
  40ae1e:	3210      	adds	r2, #16
  40ae20:	2c03      	cmp	r4, #3
  40ae22:	4413      	add	r3, r2
  40ae24:	d90d      	bls.n	40ae42 <memset+0x82>
  40ae26:	461e      	mov	r6, r3
  40ae28:	4622      	mov	r2, r4
  40ae2a:	3a04      	subs	r2, #4
  40ae2c:	2a03      	cmp	r2, #3
  40ae2e:	f846 5b04 	str.w	r5, [r6], #4
  40ae32:	d8fa      	bhi.n	40ae2a <memset+0x6a>
  40ae34:	1f22      	subs	r2, r4, #4
  40ae36:	f022 0203 	bic.w	r2, r2, #3
  40ae3a:	3204      	adds	r2, #4
  40ae3c:	4413      	add	r3, r2
  40ae3e:	f004 0403 	and.w	r4, r4, #3
  40ae42:	b12c      	cbz	r4, 40ae50 <memset+0x90>
  40ae44:	b2c9      	uxtb	r1, r1
  40ae46:	441c      	add	r4, r3
  40ae48:	f803 1b01 	strb.w	r1, [r3], #1
  40ae4c:	42a3      	cmp	r3, r4
  40ae4e:	d1fb      	bne.n	40ae48 <memset+0x88>
  40ae50:	bc70      	pop	{r4, r5, r6}
  40ae52:	4770      	bx	lr
  40ae54:	4614      	mov	r4, r2
  40ae56:	4603      	mov	r3, r0
  40ae58:	e7c2      	b.n	40ade0 <memset+0x20>
  40ae5a:	bf00      	nop

0040ae5c <__malloc_lock>:
  40ae5c:	4770      	bx	lr
  40ae5e:	bf00      	nop

0040ae60 <__malloc_unlock>:
  40ae60:	4770      	bx	lr
  40ae62:	bf00      	nop

0040ae64 <_puts_r>:
  40ae64:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ae66:	4605      	mov	r5, r0
  40ae68:	b089      	sub	sp, #36	; 0x24
  40ae6a:	4608      	mov	r0, r1
  40ae6c:	460c      	mov	r4, r1
  40ae6e:	f000 f907 	bl	40b080 <strlen>
  40ae72:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40ae74:	4f14      	ldr	r7, [pc, #80]	; (40aec8 <_puts_r+0x64>)
  40ae76:	9404      	str	r4, [sp, #16]
  40ae78:	2601      	movs	r6, #1
  40ae7a:	1c44      	adds	r4, r0, #1
  40ae7c:	a904      	add	r1, sp, #16
  40ae7e:	2202      	movs	r2, #2
  40ae80:	9403      	str	r4, [sp, #12]
  40ae82:	9005      	str	r0, [sp, #20]
  40ae84:	68ac      	ldr	r4, [r5, #8]
  40ae86:	9706      	str	r7, [sp, #24]
  40ae88:	9607      	str	r6, [sp, #28]
  40ae8a:	9101      	str	r1, [sp, #4]
  40ae8c:	9202      	str	r2, [sp, #8]
  40ae8e:	b1b3      	cbz	r3, 40aebe <_puts_r+0x5a>
  40ae90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ae94:	049a      	lsls	r2, r3, #18
  40ae96:	d406      	bmi.n	40aea6 <_puts_r+0x42>
  40ae98:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40ae9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40ae9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40aea2:	81a3      	strh	r3, [r4, #12]
  40aea4:	6662      	str	r2, [r4, #100]	; 0x64
  40aea6:	4621      	mov	r1, r4
  40aea8:	4628      	mov	r0, r5
  40aeaa:	aa01      	add	r2, sp, #4
  40aeac:	f001 fc58 	bl	40c760 <__sfvwrite_r>
  40aeb0:	2800      	cmp	r0, #0
  40aeb2:	bf14      	ite	ne
  40aeb4:	f04f 30ff 	movne.w	r0, #4294967295
  40aeb8:	200a      	moveq	r0, #10
  40aeba:	b009      	add	sp, #36	; 0x24
  40aebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40aebe:	4628      	mov	r0, r5
  40aec0:	f001 fa9c 	bl	40c3fc <__sinit>
  40aec4:	e7e4      	b.n	40ae90 <_puts_r+0x2c>
  40aec6:	bf00      	nop
  40aec8:	0040df14 	.word	0x0040df14

0040aecc <puts>:
  40aecc:	4b02      	ldr	r3, [pc, #8]	; (40aed8 <puts+0xc>)
  40aece:	4601      	mov	r1, r0
  40aed0:	6818      	ldr	r0, [r3, #0]
  40aed2:	f7ff bfc7 	b.w	40ae64 <_puts_r>
  40aed6:	bf00      	nop
  40aed8:	20000578 	.word	0x20000578

0040aedc <_sbrk_r>:
  40aedc:	b538      	push	{r3, r4, r5, lr}
  40aede:	4c07      	ldr	r4, [pc, #28]	; (40aefc <_sbrk_r+0x20>)
  40aee0:	2300      	movs	r3, #0
  40aee2:	4605      	mov	r5, r0
  40aee4:	4608      	mov	r0, r1
  40aee6:	6023      	str	r3, [r4, #0]
  40aee8:	f7fe f922 	bl	409130 <_sbrk>
  40aeec:	1c43      	adds	r3, r0, #1
  40aeee:	d000      	beq.n	40aef2 <_sbrk_r+0x16>
  40aef0:	bd38      	pop	{r3, r4, r5, pc}
  40aef2:	6823      	ldr	r3, [r4, #0]
  40aef4:	2b00      	cmp	r3, #0
  40aef6:	d0fb      	beq.n	40aef0 <_sbrk_r+0x14>
  40aef8:	602b      	str	r3, [r5, #0]
  40aefa:	bd38      	pop	{r3, r4, r5, pc}
  40aefc:	2001d684 	.word	0x2001d684

0040af00 <setbuf>:
  40af00:	2900      	cmp	r1, #0
  40af02:	bf0c      	ite	eq
  40af04:	2202      	moveq	r2, #2
  40af06:	2200      	movne	r2, #0
  40af08:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40af0c:	f000 b800 	b.w	40af10 <setvbuf>

0040af10 <setvbuf>:
  40af10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40af14:	4c51      	ldr	r4, [pc, #324]	; (40b05c <setvbuf+0x14c>)
  40af16:	6825      	ldr	r5, [r4, #0]
  40af18:	b083      	sub	sp, #12
  40af1a:	4604      	mov	r4, r0
  40af1c:	460f      	mov	r7, r1
  40af1e:	4690      	mov	r8, r2
  40af20:	461e      	mov	r6, r3
  40af22:	b115      	cbz	r5, 40af2a <setvbuf+0x1a>
  40af24:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40af26:	2b00      	cmp	r3, #0
  40af28:	d079      	beq.n	40b01e <setvbuf+0x10e>
  40af2a:	f1b8 0f02 	cmp.w	r8, #2
  40af2e:	d004      	beq.n	40af3a <setvbuf+0x2a>
  40af30:	f1b8 0f01 	cmp.w	r8, #1
  40af34:	d87f      	bhi.n	40b036 <setvbuf+0x126>
  40af36:	2e00      	cmp	r6, #0
  40af38:	db7d      	blt.n	40b036 <setvbuf+0x126>
  40af3a:	4621      	mov	r1, r4
  40af3c:	4628      	mov	r0, r5
  40af3e:	f001 f9c9 	bl	40c2d4 <_fflush_r>
  40af42:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40af44:	b141      	cbz	r1, 40af58 <setvbuf+0x48>
  40af46:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40af4a:	4299      	cmp	r1, r3
  40af4c:	d002      	beq.n	40af54 <setvbuf+0x44>
  40af4e:	4628      	mov	r0, r5
  40af50:	f001 fb1e 	bl	40c590 <_free_r>
  40af54:	2300      	movs	r3, #0
  40af56:	6323      	str	r3, [r4, #48]	; 0x30
  40af58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40af5c:	2200      	movs	r2, #0
  40af5e:	61a2      	str	r2, [r4, #24]
  40af60:	6062      	str	r2, [r4, #4]
  40af62:	061a      	lsls	r2, r3, #24
  40af64:	d454      	bmi.n	40b010 <setvbuf+0x100>
  40af66:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40af6a:	f023 0303 	bic.w	r3, r3, #3
  40af6e:	f1b8 0f02 	cmp.w	r8, #2
  40af72:	81a3      	strh	r3, [r4, #12]
  40af74:	d039      	beq.n	40afea <setvbuf+0xda>
  40af76:	ab01      	add	r3, sp, #4
  40af78:	466a      	mov	r2, sp
  40af7a:	4621      	mov	r1, r4
  40af7c:	4628      	mov	r0, r5
  40af7e:	f001 fda5 	bl	40cacc <__swhatbuf_r>
  40af82:	89a3      	ldrh	r3, [r4, #12]
  40af84:	4318      	orrs	r0, r3
  40af86:	81a0      	strh	r0, [r4, #12]
  40af88:	b326      	cbz	r6, 40afd4 <setvbuf+0xc4>
  40af8a:	b327      	cbz	r7, 40afd6 <setvbuf+0xc6>
  40af8c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40af8e:	2b00      	cmp	r3, #0
  40af90:	d04d      	beq.n	40b02e <setvbuf+0x11e>
  40af92:	9b00      	ldr	r3, [sp, #0]
  40af94:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40af98:	6027      	str	r7, [r4, #0]
  40af9a:	429e      	cmp	r6, r3
  40af9c:	bf1c      	itt	ne
  40af9e:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40afa2:	81a0      	strhne	r0, [r4, #12]
  40afa4:	f1b8 0f01 	cmp.w	r8, #1
  40afa8:	bf08      	it	eq
  40afaa:	f040 0001 	orreq.w	r0, r0, #1
  40afae:	b283      	uxth	r3, r0
  40afb0:	bf08      	it	eq
  40afb2:	81a0      	strheq	r0, [r4, #12]
  40afb4:	f003 0008 	and.w	r0, r3, #8
  40afb8:	b280      	uxth	r0, r0
  40afba:	6127      	str	r7, [r4, #16]
  40afbc:	6166      	str	r6, [r4, #20]
  40afbe:	b318      	cbz	r0, 40b008 <setvbuf+0xf8>
  40afc0:	f013 0001 	ands.w	r0, r3, #1
  40afc4:	d02f      	beq.n	40b026 <setvbuf+0x116>
  40afc6:	2000      	movs	r0, #0
  40afc8:	4276      	negs	r6, r6
  40afca:	61a6      	str	r6, [r4, #24]
  40afcc:	60a0      	str	r0, [r4, #8]
  40afce:	b003      	add	sp, #12
  40afd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40afd4:	9e00      	ldr	r6, [sp, #0]
  40afd6:	4630      	mov	r0, r6
  40afd8:	f7ff fb5e 	bl	40a698 <malloc>
  40afdc:	4607      	mov	r7, r0
  40afde:	b368      	cbz	r0, 40b03c <setvbuf+0x12c>
  40afe0:	89a3      	ldrh	r3, [r4, #12]
  40afe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40afe6:	81a3      	strh	r3, [r4, #12]
  40afe8:	e7d0      	b.n	40af8c <setvbuf+0x7c>
  40afea:	2000      	movs	r0, #0
  40afec:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40aff0:	f043 0302 	orr.w	r3, r3, #2
  40aff4:	2500      	movs	r5, #0
  40aff6:	2101      	movs	r1, #1
  40aff8:	81a3      	strh	r3, [r4, #12]
  40affa:	60a5      	str	r5, [r4, #8]
  40affc:	6022      	str	r2, [r4, #0]
  40affe:	6122      	str	r2, [r4, #16]
  40b000:	6161      	str	r1, [r4, #20]
  40b002:	b003      	add	sp, #12
  40b004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40b008:	60a0      	str	r0, [r4, #8]
  40b00a:	b003      	add	sp, #12
  40b00c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40b010:	6921      	ldr	r1, [r4, #16]
  40b012:	4628      	mov	r0, r5
  40b014:	f001 fabc 	bl	40c590 <_free_r>
  40b018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b01c:	e7a3      	b.n	40af66 <setvbuf+0x56>
  40b01e:	4628      	mov	r0, r5
  40b020:	f001 f9ec 	bl	40c3fc <__sinit>
  40b024:	e781      	b.n	40af2a <setvbuf+0x1a>
  40b026:	60a6      	str	r6, [r4, #8]
  40b028:	b003      	add	sp, #12
  40b02a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40b02e:	4628      	mov	r0, r5
  40b030:	f001 f9e4 	bl	40c3fc <__sinit>
  40b034:	e7ad      	b.n	40af92 <setvbuf+0x82>
  40b036:	f04f 30ff 	mov.w	r0, #4294967295
  40b03a:	e7e2      	b.n	40b002 <setvbuf+0xf2>
  40b03c:	f8dd 9000 	ldr.w	r9, [sp]
  40b040:	45b1      	cmp	r9, r6
  40b042:	d006      	beq.n	40b052 <setvbuf+0x142>
  40b044:	4648      	mov	r0, r9
  40b046:	f7ff fb27 	bl	40a698 <malloc>
  40b04a:	4607      	mov	r7, r0
  40b04c:	b108      	cbz	r0, 40b052 <setvbuf+0x142>
  40b04e:	464e      	mov	r6, r9
  40b050:	e7c6      	b.n	40afe0 <setvbuf+0xd0>
  40b052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b056:	f04f 30ff 	mov.w	r0, #4294967295
  40b05a:	e7c7      	b.n	40afec <setvbuf+0xdc>
  40b05c:	20000578 	.word	0x20000578
	...

0040b080 <strlen>:
  40b080:	f890 f000 	pld	[r0]
  40b084:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  40b088:	f020 0107 	bic.w	r1, r0, #7
  40b08c:	f06f 0c00 	mvn.w	ip, #0
  40b090:	f010 0407 	ands.w	r4, r0, #7
  40b094:	f891 f020 	pld	[r1, #32]
  40b098:	f040 8049 	bne.w	40b12e <strlen+0xae>
  40b09c:	f04f 0400 	mov.w	r4, #0
  40b0a0:	f06f 0007 	mvn.w	r0, #7
  40b0a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  40b0a8:	f891 f040 	pld	[r1, #64]	; 0x40
  40b0ac:	f100 0008 	add.w	r0, r0, #8
  40b0b0:	fa82 f24c 	uadd8	r2, r2, ip
  40b0b4:	faa4 f28c 	sel	r2, r4, ip
  40b0b8:	fa83 f34c 	uadd8	r3, r3, ip
  40b0bc:	faa2 f38c 	sel	r3, r2, ip
  40b0c0:	bb4b      	cbnz	r3, 40b116 <strlen+0x96>
  40b0c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  40b0c6:	fa82 f24c 	uadd8	r2, r2, ip
  40b0ca:	f100 0008 	add.w	r0, r0, #8
  40b0ce:	faa4 f28c 	sel	r2, r4, ip
  40b0d2:	fa83 f34c 	uadd8	r3, r3, ip
  40b0d6:	faa2 f38c 	sel	r3, r2, ip
  40b0da:	b9e3      	cbnz	r3, 40b116 <strlen+0x96>
  40b0dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  40b0e0:	fa82 f24c 	uadd8	r2, r2, ip
  40b0e4:	f100 0008 	add.w	r0, r0, #8
  40b0e8:	faa4 f28c 	sel	r2, r4, ip
  40b0ec:	fa83 f34c 	uadd8	r3, r3, ip
  40b0f0:	faa2 f38c 	sel	r3, r2, ip
  40b0f4:	b97b      	cbnz	r3, 40b116 <strlen+0x96>
  40b0f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40b0fa:	f101 0120 	add.w	r1, r1, #32
  40b0fe:	fa82 f24c 	uadd8	r2, r2, ip
  40b102:	f100 0008 	add.w	r0, r0, #8
  40b106:	faa4 f28c 	sel	r2, r4, ip
  40b10a:	fa83 f34c 	uadd8	r3, r3, ip
  40b10e:	faa2 f38c 	sel	r3, r2, ip
  40b112:	2b00      	cmp	r3, #0
  40b114:	d0c6      	beq.n	40b0a4 <strlen+0x24>
  40b116:	2a00      	cmp	r2, #0
  40b118:	bf04      	itt	eq
  40b11a:	3004      	addeq	r0, #4
  40b11c:	461a      	moveq	r2, r3
  40b11e:	ba12      	rev	r2, r2
  40b120:	fab2 f282 	clz	r2, r2
  40b124:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  40b128:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40b12c:	4770      	bx	lr
  40b12e:	e9d1 2300 	ldrd	r2, r3, [r1]
  40b132:	f004 0503 	and.w	r5, r4, #3
  40b136:	f1c4 0000 	rsb	r0, r4, #0
  40b13a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40b13e:	f014 0f04 	tst.w	r4, #4
  40b142:	f891 f040 	pld	[r1, #64]	; 0x40
  40b146:	fa0c f505 	lsl.w	r5, ip, r5
  40b14a:	ea62 0205 	orn	r2, r2, r5
  40b14e:	bf1c      	itt	ne
  40b150:	ea63 0305 	ornne	r3, r3, r5
  40b154:	4662      	movne	r2, ip
  40b156:	f04f 0400 	mov.w	r4, #0
  40b15a:	e7a9      	b.n	40b0b0 <strlen+0x30>

0040b15c <strncpy>:
  40b15c:	ea40 0301 	orr.w	r3, r0, r1
  40b160:	079b      	lsls	r3, r3, #30
  40b162:	b470      	push	{r4, r5, r6}
  40b164:	d12b      	bne.n	40b1be <strncpy+0x62>
  40b166:	2a03      	cmp	r2, #3
  40b168:	d929      	bls.n	40b1be <strncpy+0x62>
  40b16a:	460c      	mov	r4, r1
  40b16c:	4603      	mov	r3, r0
  40b16e:	4621      	mov	r1, r4
  40b170:	f854 6b04 	ldr.w	r6, [r4], #4
  40b174:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  40b178:	ea25 0506 	bic.w	r5, r5, r6
  40b17c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40b180:	d106      	bne.n	40b190 <strncpy+0x34>
  40b182:	3a04      	subs	r2, #4
  40b184:	2a03      	cmp	r2, #3
  40b186:	f843 6b04 	str.w	r6, [r3], #4
  40b18a:	4621      	mov	r1, r4
  40b18c:	d8ef      	bhi.n	40b16e <strncpy+0x12>
  40b18e:	b1a2      	cbz	r2, 40b1ba <strncpy+0x5e>
  40b190:	780c      	ldrb	r4, [r1, #0]
  40b192:	701c      	strb	r4, [r3, #0]
  40b194:	3a01      	subs	r2, #1
  40b196:	3301      	adds	r3, #1
  40b198:	3101      	adds	r1, #1
  40b19a:	b13c      	cbz	r4, 40b1ac <strncpy+0x50>
  40b19c:	b16a      	cbz	r2, 40b1ba <strncpy+0x5e>
  40b19e:	f811 4b01 	ldrb.w	r4, [r1], #1
  40b1a2:	f803 4b01 	strb.w	r4, [r3], #1
  40b1a6:	3a01      	subs	r2, #1
  40b1a8:	2c00      	cmp	r4, #0
  40b1aa:	d1f7      	bne.n	40b19c <strncpy+0x40>
  40b1ac:	b12a      	cbz	r2, 40b1ba <strncpy+0x5e>
  40b1ae:	441a      	add	r2, r3
  40b1b0:	2100      	movs	r1, #0
  40b1b2:	f803 1b01 	strb.w	r1, [r3], #1
  40b1b6:	429a      	cmp	r2, r3
  40b1b8:	d1fb      	bne.n	40b1b2 <strncpy+0x56>
  40b1ba:	bc70      	pop	{r4, r5, r6}
  40b1bc:	4770      	bx	lr
  40b1be:	4603      	mov	r3, r0
  40b1c0:	e7e5      	b.n	40b18e <strncpy+0x32>
  40b1c2:	bf00      	nop

0040b1c4 <__sprint_r.part.0>:
  40b1c4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40b1c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b1ca:	049c      	lsls	r4, r3, #18
  40b1cc:	4692      	mov	sl, r2
  40b1ce:	d52c      	bpl.n	40b22a <__sprint_r.part.0+0x66>
  40b1d0:	6893      	ldr	r3, [r2, #8]
  40b1d2:	6812      	ldr	r2, [r2, #0]
  40b1d4:	b33b      	cbz	r3, 40b226 <__sprint_r.part.0+0x62>
  40b1d6:	460f      	mov	r7, r1
  40b1d8:	4680      	mov	r8, r0
  40b1da:	f102 0908 	add.w	r9, r2, #8
  40b1de:	e919 0060 	ldmdb	r9, {r5, r6}
  40b1e2:	08b6      	lsrs	r6, r6, #2
  40b1e4:	d017      	beq.n	40b216 <__sprint_r.part.0+0x52>
  40b1e6:	3d04      	subs	r5, #4
  40b1e8:	2400      	movs	r4, #0
  40b1ea:	e001      	b.n	40b1f0 <__sprint_r.part.0+0x2c>
  40b1ec:	42a6      	cmp	r6, r4
  40b1ee:	d010      	beq.n	40b212 <__sprint_r.part.0+0x4e>
  40b1f0:	463a      	mov	r2, r7
  40b1f2:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40b1f6:	4640      	mov	r0, r8
  40b1f8:	f001 f96a 	bl	40c4d0 <_fputwc_r>
  40b1fc:	1c43      	adds	r3, r0, #1
  40b1fe:	f104 0401 	add.w	r4, r4, #1
  40b202:	d1f3      	bne.n	40b1ec <__sprint_r.part.0+0x28>
  40b204:	2300      	movs	r3, #0
  40b206:	f8ca 3008 	str.w	r3, [sl, #8]
  40b20a:	f8ca 3004 	str.w	r3, [sl, #4]
  40b20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b212:	f8da 3008 	ldr.w	r3, [sl, #8]
  40b216:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40b21a:	f8ca 3008 	str.w	r3, [sl, #8]
  40b21e:	f109 0908 	add.w	r9, r9, #8
  40b222:	2b00      	cmp	r3, #0
  40b224:	d1db      	bne.n	40b1de <__sprint_r.part.0+0x1a>
  40b226:	2000      	movs	r0, #0
  40b228:	e7ec      	b.n	40b204 <__sprint_r.part.0+0x40>
  40b22a:	f001 fa99 	bl	40c760 <__sfvwrite_r>
  40b22e:	2300      	movs	r3, #0
  40b230:	f8ca 3008 	str.w	r3, [sl, #8]
  40b234:	f8ca 3004 	str.w	r3, [sl, #4]
  40b238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040b23c <_vfiprintf_r>:
  40b23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b240:	b0ab      	sub	sp, #172	; 0xac
  40b242:	461c      	mov	r4, r3
  40b244:	9100      	str	r1, [sp, #0]
  40b246:	4690      	mov	r8, r2
  40b248:	9304      	str	r3, [sp, #16]
  40b24a:	9005      	str	r0, [sp, #20]
  40b24c:	b118      	cbz	r0, 40b256 <_vfiprintf_r+0x1a>
  40b24e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b250:	2b00      	cmp	r3, #0
  40b252:	f000 80de 	beq.w	40b412 <_vfiprintf_r+0x1d6>
  40b256:	9800      	ldr	r0, [sp, #0]
  40b258:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  40b25c:	b28a      	uxth	r2, r1
  40b25e:	0495      	lsls	r5, r2, #18
  40b260:	d407      	bmi.n	40b272 <_vfiprintf_r+0x36>
  40b262:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40b264:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40b268:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40b26c:	8182      	strh	r2, [r0, #12]
  40b26e:	6643      	str	r3, [r0, #100]	; 0x64
  40b270:	b292      	uxth	r2, r2
  40b272:	0711      	lsls	r1, r2, #28
  40b274:	f140 80b1 	bpl.w	40b3da <_vfiprintf_r+0x19e>
  40b278:	9b00      	ldr	r3, [sp, #0]
  40b27a:	691b      	ldr	r3, [r3, #16]
  40b27c:	2b00      	cmp	r3, #0
  40b27e:	f000 80ac 	beq.w	40b3da <_vfiprintf_r+0x19e>
  40b282:	f002 021a 	and.w	r2, r2, #26
  40b286:	2a0a      	cmp	r2, #10
  40b288:	f000 80b5 	beq.w	40b3f6 <_vfiprintf_r+0x1ba>
  40b28c:	2300      	movs	r3, #0
  40b28e:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40b292:	9302      	str	r3, [sp, #8]
  40b294:	930f      	str	r3, [sp, #60]	; 0x3c
  40b296:	930e      	str	r3, [sp, #56]	; 0x38
  40b298:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40b29c:	46da      	mov	sl, fp
  40b29e:	f898 3000 	ldrb.w	r3, [r8]
  40b2a2:	4644      	mov	r4, r8
  40b2a4:	b1fb      	cbz	r3, 40b2e6 <_vfiprintf_r+0xaa>
  40b2a6:	2b25      	cmp	r3, #37	; 0x25
  40b2a8:	d102      	bne.n	40b2b0 <_vfiprintf_r+0x74>
  40b2aa:	e01c      	b.n	40b2e6 <_vfiprintf_r+0xaa>
  40b2ac:	2b25      	cmp	r3, #37	; 0x25
  40b2ae:	d003      	beq.n	40b2b8 <_vfiprintf_r+0x7c>
  40b2b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40b2b4:	2b00      	cmp	r3, #0
  40b2b6:	d1f9      	bne.n	40b2ac <_vfiprintf_r+0x70>
  40b2b8:	ebc8 0504 	rsb	r5, r8, r4
  40b2bc:	b19d      	cbz	r5, 40b2e6 <_vfiprintf_r+0xaa>
  40b2be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b2c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b2c2:	f8ca 8000 	str.w	r8, [sl]
  40b2c6:	3301      	adds	r3, #1
  40b2c8:	442a      	add	r2, r5
  40b2ca:	2b07      	cmp	r3, #7
  40b2cc:	f8ca 5004 	str.w	r5, [sl, #4]
  40b2d0:	920f      	str	r2, [sp, #60]	; 0x3c
  40b2d2:	930e      	str	r3, [sp, #56]	; 0x38
  40b2d4:	dd7b      	ble.n	40b3ce <_vfiprintf_r+0x192>
  40b2d6:	2a00      	cmp	r2, #0
  40b2d8:	f040 8528 	bne.w	40bd2c <_vfiprintf_r+0xaf0>
  40b2dc:	9b02      	ldr	r3, [sp, #8]
  40b2de:	920e      	str	r2, [sp, #56]	; 0x38
  40b2e0:	442b      	add	r3, r5
  40b2e2:	46da      	mov	sl, fp
  40b2e4:	9302      	str	r3, [sp, #8]
  40b2e6:	7823      	ldrb	r3, [r4, #0]
  40b2e8:	2b00      	cmp	r3, #0
  40b2ea:	f000 843e 	beq.w	40bb6a <_vfiprintf_r+0x92e>
  40b2ee:	2100      	movs	r1, #0
  40b2f0:	f04f 0300 	mov.w	r3, #0
  40b2f4:	f04f 32ff 	mov.w	r2, #4294967295
  40b2f8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40b2fc:	f104 0801 	add.w	r8, r4, #1
  40b300:	7863      	ldrb	r3, [r4, #1]
  40b302:	9201      	str	r2, [sp, #4]
  40b304:	4608      	mov	r0, r1
  40b306:	460e      	mov	r6, r1
  40b308:	460c      	mov	r4, r1
  40b30a:	f108 0801 	add.w	r8, r8, #1
  40b30e:	f1a3 0220 	sub.w	r2, r3, #32
  40b312:	2a58      	cmp	r2, #88	; 0x58
  40b314:	f200 8393 	bhi.w	40ba3e <_vfiprintf_r+0x802>
  40b318:	e8df f012 	tbh	[pc, r2, lsl #1]
  40b31c:	03910346 	.word	0x03910346
  40b320:	034e0391 	.word	0x034e0391
  40b324:	03910391 	.word	0x03910391
  40b328:	03910391 	.word	0x03910391
  40b32c:	03910391 	.word	0x03910391
  40b330:	02670289 	.word	0x02670289
  40b334:	00800391 	.word	0x00800391
  40b338:	0391026c 	.word	0x0391026c
  40b33c:	025901c6 	.word	0x025901c6
  40b340:	02590259 	.word	0x02590259
  40b344:	02590259 	.word	0x02590259
  40b348:	02590259 	.word	0x02590259
  40b34c:	02590259 	.word	0x02590259
  40b350:	03910391 	.word	0x03910391
  40b354:	03910391 	.word	0x03910391
  40b358:	03910391 	.word	0x03910391
  40b35c:	03910391 	.word	0x03910391
  40b360:	03910391 	.word	0x03910391
  40b364:	039101cb 	.word	0x039101cb
  40b368:	03910391 	.word	0x03910391
  40b36c:	03910391 	.word	0x03910391
  40b370:	03910391 	.word	0x03910391
  40b374:	03910391 	.word	0x03910391
  40b378:	02140391 	.word	0x02140391
  40b37c:	03910391 	.word	0x03910391
  40b380:	03910391 	.word	0x03910391
  40b384:	02ee0391 	.word	0x02ee0391
  40b388:	03910391 	.word	0x03910391
  40b38c:	03910311 	.word	0x03910311
  40b390:	03910391 	.word	0x03910391
  40b394:	03910391 	.word	0x03910391
  40b398:	03910391 	.word	0x03910391
  40b39c:	03910391 	.word	0x03910391
  40b3a0:	03340391 	.word	0x03340391
  40b3a4:	0391038a 	.word	0x0391038a
  40b3a8:	03910391 	.word	0x03910391
  40b3ac:	038a0367 	.word	0x038a0367
  40b3b0:	03910391 	.word	0x03910391
  40b3b4:	0391036c 	.word	0x0391036c
  40b3b8:	02950379 	.word	0x02950379
  40b3bc:	02e90085 	.word	0x02e90085
  40b3c0:	029b0391 	.word	0x029b0391
  40b3c4:	02ba0391 	.word	0x02ba0391
  40b3c8:	03910391 	.word	0x03910391
  40b3cc:	0353      	.short	0x0353
  40b3ce:	f10a 0a08 	add.w	sl, sl, #8
  40b3d2:	9b02      	ldr	r3, [sp, #8]
  40b3d4:	442b      	add	r3, r5
  40b3d6:	9302      	str	r3, [sp, #8]
  40b3d8:	e785      	b.n	40b2e6 <_vfiprintf_r+0xaa>
  40b3da:	9900      	ldr	r1, [sp, #0]
  40b3dc:	9805      	ldr	r0, [sp, #20]
  40b3de:	f000 fe61 	bl	40c0a4 <__swsetup_r>
  40b3e2:	2800      	cmp	r0, #0
  40b3e4:	f040 8558 	bne.w	40be98 <_vfiprintf_r+0xc5c>
  40b3e8:	9b00      	ldr	r3, [sp, #0]
  40b3ea:	899a      	ldrh	r2, [r3, #12]
  40b3ec:	f002 021a 	and.w	r2, r2, #26
  40b3f0:	2a0a      	cmp	r2, #10
  40b3f2:	f47f af4b 	bne.w	40b28c <_vfiprintf_r+0x50>
  40b3f6:	9900      	ldr	r1, [sp, #0]
  40b3f8:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40b3fc:	2b00      	cmp	r3, #0
  40b3fe:	f6ff af45 	blt.w	40b28c <_vfiprintf_r+0x50>
  40b402:	4623      	mov	r3, r4
  40b404:	4642      	mov	r2, r8
  40b406:	9805      	ldr	r0, [sp, #20]
  40b408:	f000 fe16 	bl	40c038 <__sbprintf>
  40b40c:	b02b      	add	sp, #172	; 0xac
  40b40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b412:	f000 fff3 	bl	40c3fc <__sinit>
  40b416:	e71e      	b.n	40b256 <_vfiprintf_r+0x1a>
  40b418:	4264      	negs	r4, r4
  40b41a:	9304      	str	r3, [sp, #16]
  40b41c:	f046 0604 	orr.w	r6, r6, #4
  40b420:	f898 3000 	ldrb.w	r3, [r8]
  40b424:	e771      	b.n	40b30a <_vfiprintf_r+0xce>
  40b426:	2130      	movs	r1, #48	; 0x30
  40b428:	9804      	ldr	r0, [sp, #16]
  40b42a:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  40b42e:	9901      	ldr	r1, [sp, #4]
  40b430:	9406      	str	r4, [sp, #24]
  40b432:	f04f 0300 	mov.w	r3, #0
  40b436:	2278      	movs	r2, #120	; 0x78
  40b438:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40b43c:	2900      	cmp	r1, #0
  40b43e:	4603      	mov	r3, r0
  40b440:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40b444:	6804      	ldr	r4, [r0, #0]
  40b446:	f103 0304 	add.w	r3, r3, #4
  40b44a:	f04f 0500 	mov.w	r5, #0
  40b44e:	f046 0202 	orr.w	r2, r6, #2
  40b452:	f2c0 8525 	blt.w	40bea0 <_vfiprintf_r+0xc64>
  40b456:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b45a:	ea54 0205 	orrs.w	r2, r4, r5
  40b45e:	f046 0602 	orr.w	r6, r6, #2
  40b462:	9304      	str	r3, [sp, #16]
  40b464:	f040 84bf 	bne.w	40bde6 <_vfiprintf_r+0xbaa>
  40b468:	48b3      	ldr	r0, [pc, #716]	; (40b738 <_vfiprintf_r+0x4fc>)
  40b46a:	9b01      	ldr	r3, [sp, #4]
  40b46c:	2b00      	cmp	r3, #0
  40b46e:	f040 841c 	bne.w	40bcaa <_vfiprintf_r+0xa6e>
  40b472:	4699      	mov	r9, r3
  40b474:	2300      	movs	r3, #0
  40b476:	9301      	str	r3, [sp, #4]
  40b478:	9303      	str	r3, [sp, #12]
  40b47a:	465f      	mov	r7, fp
  40b47c:	9b01      	ldr	r3, [sp, #4]
  40b47e:	9a03      	ldr	r2, [sp, #12]
  40b480:	4293      	cmp	r3, r2
  40b482:	bfb8      	it	lt
  40b484:	4613      	movlt	r3, r2
  40b486:	461d      	mov	r5, r3
  40b488:	f1b9 0f00 	cmp.w	r9, #0
  40b48c:	d000      	beq.n	40b490 <_vfiprintf_r+0x254>
  40b48e:	3501      	adds	r5, #1
  40b490:	f016 0302 	ands.w	r3, r6, #2
  40b494:	9307      	str	r3, [sp, #28]
  40b496:	bf18      	it	ne
  40b498:	3502      	addne	r5, #2
  40b49a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  40b49e:	9308      	str	r3, [sp, #32]
  40b4a0:	f040 82f1 	bne.w	40ba86 <_vfiprintf_r+0x84a>
  40b4a4:	9b06      	ldr	r3, [sp, #24]
  40b4a6:	1b5c      	subs	r4, r3, r5
  40b4a8:	2c00      	cmp	r4, #0
  40b4aa:	f340 82ec 	ble.w	40ba86 <_vfiprintf_r+0x84a>
  40b4ae:	2c10      	cmp	r4, #16
  40b4b0:	f340 8556 	ble.w	40bf60 <_vfiprintf_r+0xd24>
  40b4b4:	f8df 9284 	ldr.w	r9, [pc, #644]	; 40b73c <_vfiprintf_r+0x500>
  40b4b8:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  40b4bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b4be:	46d4      	mov	ip, sl
  40b4c0:	2310      	movs	r3, #16
  40b4c2:	46c2      	mov	sl, r8
  40b4c4:	4670      	mov	r0, lr
  40b4c6:	46a8      	mov	r8, r5
  40b4c8:	464d      	mov	r5, r9
  40b4ca:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40b4ce:	e007      	b.n	40b4e0 <_vfiprintf_r+0x2a4>
  40b4d0:	f100 0e02 	add.w	lr, r0, #2
  40b4d4:	f10c 0c08 	add.w	ip, ip, #8
  40b4d8:	4608      	mov	r0, r1
  40b4da:	3c10      	subs	r4, #16
  40b4dc:	2c10      	cmp	r4, #16
  40b4de:	dd13      	ble.n	40b508 <_vfiprintf_r+0x2cc>
  40b4e0:	1c41      	adds	r1, r0, #1
  40b4e2:	3210      	adds	r2, #16
  40b4e4:	2907      	cmp	r1, #7
  40b4e6:	920f      	str	r2, [sp, #60]	; 0x3c
  40b4e8:	f8cc 5000 	str.w	r5, [ip]
  40b4ec:	f8cc 3004 	str.w	r3, [ip, #4]
  40b4f0:	910e      	str	r1, [sp, #56]	; 0x38
  40b4f2:	dded      	ble.n	40b4d0 <_vfiprintf_r+0x294>
  40b4f4:	2a00      	cmp	r2, #0
  40b4f6:	f040 82b7 	bne.w	40ba68 <_vfiprintf_r+0x82c>
  40b4fa:	3c10      	subs	r4, #16
  40b4fc:	2c10      	cmp	r4, #16
  40b4fe:	4610      	mov	r0, r2
  40b500:	f04f 0e01 	mov.w	lr, #1
  40b504:	46dc      	mov	ip, fp
  40b506:	dceb      	bgt.n	40b4e0 <_vfiprintf_r+0x2a4>
  40b508:	46a9      	mov	r9, r5
  40b50a:	4670      	mov	r0, lr
  40b50c:	4645      	mov	r5, r8
  40b50e:	46d0      	mov	r8, sl
  40b510:	46e2      	mov	sl, ip
  40b512:	4422      	add	r2, r4
  40b514:	2807      	cmp	r0, #7
  40b516:	920f      	str	r2, [sp, #60]	; 0x3c
  40b518:	f8ca 9000 	str.w	r9, [sl]
  40b51c:	f8ca 4004 	str.w	r4, [sl, #4]
  40b520:	900e      	str	r0, [sp, #56]	; 0x38
  40b522:	f300 8375 	bgt.w	40bc10 <_vfiprintf_r+0x9d4>
  40b526:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40b52a:	f10a 0a08 	add.w	sl, sl, #8
  40b52e:	f100 0e01 	add.w	lr, r0, #1
  40b532:	2b00      	cmp	r3, #0
  40b534:	f040 82b0 	bne.w	40ba98 <_vfiprintf_r+0x85c>
  40b538:	9b07      	ldr	r3, [sp, #28]
  40b53a:	2b00      	cmp	r3, #0
  40b53c:	f000 82c3 	beq.w	40bac6 <_vfiprintf_r+0x88a>
  40b540:	3202      	adds	r2, #2
  40b542:	a90c      	add	r1, sp, #48	; 0x30
  40b544:	2302      	movs	r3, #2
  40b546:	f1be 0f07 	cmp.w	lr, #7
  40b54a:	920f      	str	r2, [sp, #60]	; 0x3c
  40b54c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40b550:	e88a 000a 	stmia.w	sl, {r1, r3}
  40b554:	f340 8378 	ble.w	40bc48 <_vfiprintf_r+0xa0c>
  40b558:	2a00      	cmp	r2, #0
  40b55a:	f040 840a 	bne.w	40bd72 <_vfiprintf_r+0xb36>
  40b55e:	9b08      	ldr	r3, [sp, #32]
  40b560:	2b80      	cmp	r3, #128	; 0x80
  40b562:	f04f 0e01 	mov.w	lr, #1
  40b566:	4610      	mov	r0, r2
  40b568:	46da      	mov	sl, fp
  40b56a:	f040 82b0 	bne.w	40bace <_vfiprintf_r+0x892>
  40b56e:	9b06      	ldr	r3, [sp, #24]
  40b570:	1b5c      	subs	r4, r3, r5
  40b572:	2c00      	cmp	r4, #0
  40b574:	f340 82ab 	ble.w	40bace <_vfiprintf_r+0x892>
  40b578:	2c10      	cmp	r4, #16
  40b57a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40b740 <_vfiprintf_r+0x504>
  40b57e:	f340 850b 	ble.w	40bf98 <_vfiprintf_r+0xd5c>
  40b582:	46d6      	mov	lr, sl
  40b584:	2310      	movs	r3, #16
  40b586:	46c2      	mov	sl, r8
  40b588:	46a8      	mov	r8, r5
  40b58a:	464d      	mov	r5, r9
  40b58c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40b590:	e007      	b.n	40b5a2 <_vfiprintf_r+0x366>
  40b592:	f100 0c02 	add.w	ip, r0, #2
  40b596:	f10e 0e08 	add.w	lr, lr, #8
  40b59a:	4608      	mov	r0, r1
  40b59c:	3c10      	subs	r4, #16
  40b59e:	2c10      	cmp	r4, #16
  40b5a0:	dd13      	ble.n	40b5ca <_vfiprintf_r+0x38e>
  40b5a2:	1c41      	adds	r1, r0, #1
  40b5a4:	3210      	adds	r2, #16
  40b5a6:	2907      	cmp	r1, #7
  40b5a8:	920f      	str	r2, [sp, #60]	; 0x3c
  40b5aa:	f8ce 5000 	str.w	r5, [lr]
  40b5ae:	f8ce 3004 	str.w	r3, [lr, #4]
  40b5b2:	910e      	str	r1, [sp, #56]	; 0x38
  40b5b4:	dded      	ble.n	40b592 <_vfiprintf_r+0x356>
  40b5b6:	2a00      	cmp	r2, #0
  40b5b8:	f040 8315 	bne.w	40bbe6 <_vfiprintf_r+0x9aa>
  40b5bc:	3c10      	subs	r4, #16
  40b5be:	2c10      	cmp	r4, #16
  40b5c0:	f04f 0c01 	mov.w	ip, #1
  40b5c4:	4610      	mov	r0, r2
  40b5c6:	46de      	mov	lr, fp
  40b5c8:	dceb      	bgt.n	40b5a2 <_vfiprintf_r+0x366>
  40b5ca:	46a9      	mov	r9, r5
  40b5cc:	4645      	mov	r5, r8
  40b5ce:	46d0      	mov	r8, sl
  40b5d0:	46f2      	mov	sl, lr
  40b5d2:	4422      	add	r2, r4
  40b5d4:	f1bc 0f07 	cmp.w	ip, #7
  40b5d8:	920f      	str	r2, [sp, #60]	; 0x3c
  40b5da:	f8ca 9000 	str.w	r9, [sl]
  40b5de:	f8ca 4004 	str.w	r4, [sl, #4]
  40b5e2:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40b5e6:	f300 83d2 	bgt.w	40bd8e <_vfiprintf_r+0xb52>
  40b5ea:	9b01      	ldr	r3, [sp, #4]
  40b5ec:	9903      	ldr	r1, [sp, #12]
  40b5ee:	1a5c      	subs	r4, r3, r1
  40b5f0:	2c00      	cmp	r4, #0
  40b5f2:	f10a 0a08 	add.w	sl, sl, #8
  40b5f6:	f10c 0e01 	add.w	lr, ip, #1
  40b5fa:	4660      	mov	r0, ip
  40b5fc:	f300 826d 	bgt.w	40bada <_vfiprintf_r+0x89e>
  40b600:	9903      	ldr	r1, [sp, #12]
  40b602:	f8ca 7000 	str.w	r7, [sl]
  40b606:	440a      	add	r2, r1
  40b608:	f1be 0f07 	cmp.w	lr, #7
  40b60c:	920f      	str	r2, [sp, #60]	; 0x3c
  40b60e:	f8ca 1004 	str.w	r1, [sl, #4]
  40b612:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40b616:	f340 82ce 	ble.w	40bbb6 <_vfiprintf_r+0x97a>
  40b61a:	2a00      	cmp	r2, #0
  40b61c:	f040 833a 	bne.w	40bc94 <_vfiprintf_r+0xa58>
  40b620:	0770      	lsls	r0, r6, #29
  40b622:	920e      	str	r2, [sp, #56]	; 0x38
  40b624:	d538      	bpl.n	40b698 <_vfiprintf_r+0x45c>
  40b626:	9b06      	ldr	r3, [sp, #24]
  40b628:	1b5c      	subs	r4, r3, r5
  40b62a:	2c00      	cmp	r4, #0
  40b62c:	dd34      	ble.n	40b698 <_vfiprintf_r+0x45c>
  40b62e:	46da      	mov	sl, fp
  40b630:	2c10      	cmp	r4, #16
  40b632:	f340 84ab 	ble.w	40bf8c <_vfiprintf_r+0xd50>
  40b636:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40b73c <_vfiprintf_r+0x500>
  40b63a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b63c:	464f      	mov	r7, r9
  40b63e:	2610      	movs	r6, #16
  40b640:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40b644:	e006      	b.n	40b654 <_vfiprintf_r+0x418>
  40b646:	1c88      	adds	r0, r1, #2
  40b648:	f10a 0a08 	add.w	sl, sl, #8
  40b64c:	4619      	mov	r1, r3
  40b64e:	3c10      	subs	r4, #16
  40b650:	2c10      	cmp	r4, #16
  40b652:	dd13      	ble.n	40b67c <_vfiprintf_r+0x440>
  40b654:	1c4b      	adds	r3, r1, #1
  40b656:	3210      	adds	r2, #16
  40b658:	2b07      	cmp	r3, #7
  40b65a:	920f      	str	r2, [sp, #60]	; 0x3c
  40b65c:	f8ca 7000 	str.w	r7, [sl]
  40b660:	f8ca 6004 	str.w	r6, [sl, #4]
  40b664:	930e      	str	r3, [sp, #56]	; 0x38
  40b666:	ddee      	ble.n	40b646 <_vfiprintf_r+0x40a>
  40b668:	2a00      	cmp	r2, #0
  40b66a:	f040 828e 	bne.w	40bb8a <_vfiprintf_r+0x94e>
  40b66e:	3c10      	subs	r4, #16
  40b670:	2c10      	cmp	r4, #16
  40b672:	f04f 0001 	mov.w	r0, #1
  40b676:	4611      	mov	r1, r2
  40b678:	46da      	mov	sl, fp
  40b67a:	dceb      	bgt.n	40b654 <_vfiprintf_r+0x418>
  40b67c:	46b9      	mov	r9, r7
  40b67e:	4422      	add	r2, r4
  40b680:	2807      	cmp	r0, #7
  40b682:	920f      	str	r2, [sp, #60]	; 0x3c
  40b684:	f8ca 9000 	str.w	r9, [sl]
  40b688:	f8ca 4004 	str.w	r4, [sl, #4]
  40b68c:	900e      	str	r0, [sp, #56]	; 0x38
  40b68e:	f340 829b 	ble.w	40bbc8 <_vfiprintf_r+0x98c>
  40b692:	2a00      	cmp	r2, #0
  40b694:	f040 8425 	bne.w	40bee2 <_vfiprintf_r+0xca6>
  40b698:	9b02      	ldr	r3, [sp, #8]
  40b69a:	9a06      	ldr	r2, [sp, #24]
  40b69c:	42aa      	cmp	r2, r5
  40b69e:	bfac      	ite	ge
  40b6a0:	189b      	addge	r3, r3, r2
  40b6a2:	195b      	addlt	r3, r3, r5
  40b6a4:	9302      	str	r3, [sp, #8]
  40b6a6:	e299      	b.n	40bbdc <_vfiprintf_r+0x9a0>
  40b6a8:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  40b6ac:	f898 3000 	ldrb.w	r3, [r8]
  40b6b0:	e62b      	b.n	40b30a <_vfiprintf_r+0xce>
  40b6b2:	9406      	str	r4, [sp, #24]
  40b6b4:	2900      	cmp	r1, #0
  40b6b6:	f040 84af 	bne.w	40c018 <_vfiprintf_r+0xddc>
  40b6ba:	f046 0610 	orr.w	r6, r6, #16
  40b6be:	06b3      	lsls	r3, r6, #26
  40b6c0:	f140 8312 	bpl.w	40bce8 <_vfiprintf_r+0xaac>
  40b6c4:	9904      	ldr	r1, [sp, #16]
  40b6c6:	3107      	adds	r1, #7
  40b6c8:	f021 0107 	bic.w	r1, r1, #7
  40b6cc:	e9d1 2300 	ldrd	r2, r3, [r1]
  40b6d0:	3108      	adds	r1, #8
  40b6d2:	9104      	str	r1, [sp, #16]
  40b6d4:	4614      	mov	r4, r2
  40b6d6:	461d      	mov	r5, r3
  40b6d8:	2a00      	cmp	r2, #0
  40b6da:	f173 0300 	sbcs.w	r3, r3, #0
  40b6de:	f2c0 8386 	blt.w	40bdee <_vfiprintf_r+0xbb2>
  40b6e2:	9b01      	ldr	r3, [sp, #4]
  40b6e4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40b6e8:	2b00      	cmp	r3, #0
  40b6ea:	f2c0 831a 	blt.w	40bd22 <_vfiprintf_r+0xae6>
  40b6ee:	ea54 0305 	orrs.w	r3, r4, r5
  40b6f2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b6f6:	f000 80ed 	beq.w	40b8d4 <_vfiprintf_r+0x698>
  40b6fa:	2d00      	cmp	r5, #0
  40b6fc:	bf08      	it	eq
  40b6fe:	2c0a      	cmpeq	r4, #10
  40b700:	f0c0 80ed 	bcc.w	40b8de <_vfiprintf_r+0x6a2>
  40b704:	465f      	mov	r7, fp
  40b706:	4620      	mov	r0, r4
  40b708:	4629      	mov	r1, r5
  40b70a:	220a      	movs	r2, #10
  40b70c:	2300      	movs	r3, #0
  40b70e:	f7fe fdfb 	bl	40a308 <__aeabi_uldivmod>
  40b712:	3230      	adds	r2, #48	; 0x30
  40b714:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40b718:	4620      	mov	r0, r4
  40b71a:	4629      	mov	r1, r5
  40b71c:	2300      	movs	r3, #0
  40b71e:	220a      	movs	r2, #10
  40b720:	f7fe fdf2 	bl	40a308 <__aeabi_uldivmod>
  40b724:	4604      	mov	r4, r0
  40b726:	460d      	mov	r5, r1
  40b728:	ea54 0305 	orrs.w	r3, r4, r5
  40b72c:	d1eb      	bne.n	40b706 <_vfiprintf_r+0x4ca>
  40b72e:	ebc7 030b 	rsb	r3, r7, fp
  40b732:	9303      	str	r3, [sp, #12]
  40b734:	e6a2      	b.n	40b47c <_vfiprintf_r+0x240>
  40b736:	bf00      	nop
  40b738:	0040df3c 	.word	0x0040df3c
  40b73c:	0040df58 	.word	0x0040df58
  40b740:	0040df18 	.word	0x0040df18
  40b744:	9406      	str	r4, [sp, #24]
  40b746:	2900      	cmp	r1, #0
  40b748:	f040 8462 	bne.w	40c010 <_vfiprintf_r+0xdd4>
  40b74c:	f046 0610 	orr.w	r6, r6, #16
  40b750:	f016 0320 	ands.w	r3, r6, #32
  40b754:	f000 82ae 	beq.w	40bcb4 <_vfiprintf_r+0xa78>
  40b758:	9b04      	ldr	r3, [sp, #16]
  40b75a:	3307      	adds	r3, #7
  40b75c:	f023 0307 	bic.w	r3, r3, #7
  40b760:	f04f 0200 	mov.w	r2, #0
  40b764:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40b768:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b76c:	f103 0208 	add.w	r2, r3, #8
  40b770:	9b01      	ldr	r3, [sp, #4]
  40b772:	9204      	str	r2, [sp, #16]
  40b774:	2b00      	cmp	r3, #0
  40b776:	f2c0 8174 	blt.w	40ba62 <_vfiprintf_r+0x826>
  40b77a:	ea54 0305 	orrs.w	r3, r4, r5
  40b77e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b782:	f040 816e 	bne.w	40ba62 <_vfiprintf_r+0x826>
  40b786:	9b01      	ldr	r3, [sp, #4]
  40b788:	2b00      	cmp	r3, #0
  40b78a:	f000 8430 	beq.w	40bfee <_vfiprintf_r+0xdb2>
  40b78e:	f04f 0900 	mov.w	r9, #0
  40b792:	2400      	movs	r4, #0
  40b794:	2500      	movs	r5, #0
  40b796:	465f      	mov	r7, fp
  40b798:	08e2      	lsrs	r2, r4, #3
  40b79a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40b79e:	08e9      	lsrs	r1, r5, #3
  40b7a0:	f004 0307 	and.w	r3, r4, #7
  40b7a4:	460d      	mov	r5, r1
  40b7a6:	4614      	mov	r4, r2
  40b7a8:	3330      	adds	r3, #48	; 0x30
  40b7aa:	ea54 0205 	orrs.w	r2, r4, r5
  40b7ae:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40b7b2:	d1f1      	bne.n	40b798 <_vfiprintf_r+0x55c>
  40b7b4:	07f4      	lsls	r4, r6, #31
  40b7b6:	d5ba      	bpl.n	40b72e <_vfiprintf_r+0x4f2>
  40b7b8:	2b30      	cmp	r3, #48	; 0x30
  40b7ba:	d0b8      	beq.n	40b72e <_vfiprintf_r+0x4f2>
  40b7bc:	2230      	movs	r2, #48	; 0x30
  40b7be:	1e7b      	subs	r3, r7, #1
  40b7c0:	f807 2c01 	strb.w	r2, [r7, #-1]
  40b7c4:	ebc3 020b 	rsb	r2, r3, fp
  40b7c8:	9203      	str	r2, [sp, #12]
  40b7ca:	461f      	mov	r7, r3
  40b7cc:	e656      	b.n	40b47c <_vfiprintf_r+0x240>
  40b7ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b7d2:	2400      	movs	r4, #0
  40b7d4:	f818 3b01 	ldrb.w	r3, [r8], #1
  40b7d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40b7dc:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  40b7e0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b7e4:	2a09      	cmp	r2, #9
  40b7e6:	d9f5      	bls.n	40b7d4 <_vfiprintf_r+0x598>
  40b7e8:	e591      	b.n	40b30e <_vfiprintf_r+0xd2>
  40b7ea:	f898 3000 	ldrb.w	r3, [r8]
  40b7ee:	2101      	movs	r1, #1
  40b7f0:	202b      	movs	r0, #43	; 0x2b
  40b7f2:	e58a      	b.n	40b30a <_vfiprintf_r+0xce>
  40b7f4:	f898 3000 	ldrb.w	r3, [r8]
  40b7f8:	2b2a      	cmp	r3, #42	; 0x2a
  40b7fa:	f108 0501 	add.w	r5, r8, #1
  40b7fe:	f000 83dd 	beq.w	40bfbc <_vfiprintf_r+0xd80>
  40b802:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b806:	2a09      	cmp	r2, #9
  40b808:	46a8      	mov	r8, r5
  40b80a:	bf98      	it	ls
  40b80c:	2500      	movls	r5, #0
  40b80e:	f200 83ce 	bhi.w	40bfae <_vfiprintf_r+0xd72>
  40b812:	f818 3b01 	ldrb.w	r3, [r8], #1
  40b816:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40b81a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40b81e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40b822:	2a09      	cmp	r2, #9
  40b824:	d9f5      	bls.n	40b812 <_vfiprintf_r+0x5d6>
  40b826:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40b82a:	9201      	str	r2, [sp, #4]
  40b82c:	e56f      	b.n	40b30e <_vfiprintf_r+0xd2>
  40b82e:	9a04      	ldr	r2, [sp, #16]
  40b830:	6814      	ldr	r4, [r2, #0]
  40b832:	4613      	mov	r3, r2
  40b834:	2c00      	cmp	r4, #0
  40b836:	f103 0304 	add.w	r3, r3, #4
  40b83a:	f6ff aded 	blt.w	40b418 <_vfiprintf_r+0x1dc>
  40b83e:	9304      	str	r3, [sp, #16]
  40b840:	f898 3000 	ldrb.w	r3, [r8]
  40b844:	e561      	b.n	40b30a <_vfiprintf_r+0xce>
  40b846:	9406      	str	r4, [sp, #24]
  40b848:	2900      	cmp	r1, #0
  40b84a:	d081      	beq.n	40b750 <_vfiprintf_r+0x514>
  40b84c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40b850:	e77e      	b.n	40b750 <_vfiprintf_r+0x514>
  40b852:	9a04      	ldr	r2, [sp, #16]
  40b854:	9406      	str	r4, [sp, #24]
  40b856:	6817      	ldr	r7, [r2, #0]
  40b858:	f04f 0300 	mov.w	r3, #0
  40b85c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40b860:	1d14      	adds	r4, r2, #4
  40b862:	9b01      	ldr	r3, [sp, #4]
  40b864:	2f00      	cmp	r7, #0
  40b866:	f000 8386 	beq.w	40bf76 <_vfiprintf_r+0xd3a>
  40b86a:	2b00      	cmp	r3, #0
  40b86c:	f2c0 835f 	blt.w	40bf2e <_vfiprintf_r+0xcf2>
  40b870:	461a      	mov	r2, r3
  40b872:	2100      	movs	r1, #0
  40b874:	4638      	mov	r0, r7
  40b876:	f001 f9a3 	bl	40cbc0 <memchr>
  40b87a:	2800      	cmp	r0, #0
  40b87c:	f000 838f 	beq.w	40bf9e <_vfiprintf_r+0xd62>
  40b880:	1bc3      	subs	r3, r0, r7
  40b882:	9303      	str	r3, [sp, #12]
  40b884:	2300      	movs	r3, #0
  40b886:	9404      	str	r4, [sp, #16]
  40b888:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40b88c:	9301      	str	r3, [sp, #4]
  40b88e:	e5f5      	b.n	40b47c <_vfiprintf_r+0x240>
  40b890:	9406      	str	r4, [sp, #24]
  40b892:	2900      	cmp	r1, #0
  40b894:	f040 83b9 	bne.w	40c00a <_vfiprintf_r+0xdce>
  40b898:	f016 0920 	ands.w	r9, r6, #32
  40b89c:	d135      	bne.n	40b90a <_vfiprintf_r+0x6ce>
  40b89e:	f016 0310 	ands.w	r3, r6, #16
  40b8a2:	d103      	bne.n	40b8ac <_vfiprintf_r+0x670>
  40b8a4:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40b8a8:	f040 832a 	bne.w	40bf00 <_vfiprintf_r+0xcc4>
  40b8ac:	9a04      	ldr	r2, [sp, #16]
  40b8ae:	4613      	mov	r3, r2
  40b8b0:	6814      	ldr	r4, [r2, #0]
  40b8b2:	9a01      	ldr	r2, [sp, #4]
  40b8b4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40b8b8:	2a00      	cmp	r2, #0
  40b8ba:	f103 0304 	add.w	r3, r3, #4
  40b8be:	f04f 0500 	mov.w	r5, #0
  40b8c2:	f2c0 8332 	blt.w	40bf2a <_vfiprintf_r+0xcee>
  40b8c6:	ea54 0205 	orrs.w	r2, r4, r5
  40b8ca:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b8ce:	9304      	str	r3, [sp, #16]
  40b8d0:	f47f af13 	bne.w	40b6fa <_vfiprintf_r+0x4be>
  40b8d4:	9b01      	ldr	r3, [sp, #4]
  40b8d6:	2b00      	cmp	r3, #0
  40b8d8:	f43f adcc 	beq.w	40b474 <_vfiprintf_r+0x238>
  40b8dc:	2400      	movs	r4, #0
  40b8de:	af2a      	add	r7, sp, #168	; 0xa8
  40b8e0:	3430      	adds	r4, #48	; 0x30
  40b8e2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40b8e6:	ebc7 030b 	rsb	r3, r7, fp
  40b8ea:	9303      	str	r3, [sp, #12]
  40b8ec:	e5c6      	b.n	40b47c <_vfiprintf_r+0x240>
  40b8ee:	f046 0620 	orr.w	r6, r6, #32
  40b8f2:	f898 3000 	ldrb.w	r3, [r8]
  40b8f6:	e508      	b.n	40b30a <_vfiprintf_r+0xce>
  40b8f8:	9406      	str	r4, [sp, #24]
  40b8fa:	2900      	cmp	r1, #0
  40b8fc:	f040 836e 	bne.w	40bfdc <_vfiprintf_r+0xda0>
  40b900:	f046 0610 	orr.w	r6, r6, #16
  40b904:	f016 0920 	ands.w	r9, r6, #32
  40b908:	d0c9      	beq.n	40b89e <_vfiprintf_r+0x662>
  40b90a:	9b04      	ldr	r3, [sp, #16]
  40b90c:	3307      	adds	r3, #7
  40b90e:	f023 0307 	bic.w	r3, r3, #7
  40b912:	f04f 0200 	mov.w	r2, #0
  40b916:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40b91a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b91e:	f103 0208 	add.w	r2, r3, #8
  40b922:	9b01      	ldr	r3, [sp, #4]
  40b924:	9204      	str	r2, [sp, #16]
  40b926:	2b00      	cmp	r3, #0
  40b928:	f2c0 81f9 	blt.w	40bd1e <_vfiprintf_r+0xae2>
  40b92c:	ea54 0305 	orrs.w	r3, r4, r5
  40b930:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b934:	f04f 0900 	mov.w	r9, #0
  40b938:	f47f aedf 	bne.w	40b6fa <_vfiprintf_r+0x4be>
  40b93c:	e7ca      	b.n	40b8d4 <_vfiprintf_r+0x698>
  40b93e:	9406      	str	r4, [sp, #24]
  40b940:	2900      	cmp	r1, #0
  40b942:	f040 8351 	bne.w	40bfe8 <_vfiprintf_r+0xdac>
  40b946:	06b2      	lsls	r2, r6, #26
  40b948:	48ae      	ldr	r0, [pc, #696]	; (40bc04 <_vfiprintf_r+0x9c8>)
  40b94a:	d541      	bpl.n	40b9d0 <_vfiprintf_r+0x794>
  40b94c:	9a04      	ldr	r2, [sp, #16]
  40b94e:	3207      	adds	r2, #7
  40b950:	f022 0207 	bic.w	r2, r2, #7
  40b954:	e9d2 4500 	ldrd	r4, r5, [r2]
  40b958:	f102 0108 	add.w	r1, r2, #8
  40b95c:	9104      	str	r1, [sp, #16]
  40b95e:	f016 0901 	ands.w	r9, r6, #1
  40b962:	f000 8177 	beq.w	40bc54 <_vfiprintf_r+0xa18>
  40b966:	ea54 0205 	orrs.w	r2, r4, r5
  40b96a:	f040 8226 	bne.w	40bdba <_vfiprintf_r+0xb7e>
  40b96e:	f04f 0300 	mov.w	r3, #0
  40b972:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40b976:	9b01      	ldr	r3, [sp, #4]
  40b978:	2b00      	cmp	r3, #0
  40b97a:	f2c0 8196 	blt.w	40bcaa <_vfiprintf_r+0xa6e>
  40b97e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40b982:	e572      	b.n	40b46a <_vfiprintf_r+0x22e>
  40b984:	9a04      	ldr	r2, [sp, #16]
  40b986:	9406      	str	r4, [sp, #24]
  40b988:	6813      	ldr	r3, [r2, #0]
  40b98a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40b98e:	4613      	mov	r3, r2
  40b990:	f04f 0100 	mov.w	r1, #0
  40b994:	2501      	movs	r5, #1
  40b996:	3304      	adds	r3, #4
  40b998:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40b99c:	9304      	str	r3, [sp, #16]
  40b99e:	9503      	str	r5, [sp, #12]
  40b9a0:	af10      	add	r7, sp, #64	; 0x40
  40b9a2:	2300      	movs	r3, #0
  40b9a4:	9301      	str	r3, [sp, #4]
  40b9a6:	e573      	b.n	40b490 <_vfiprintf_r+0x254>
  40b9a8:	f898 3000 	ldrb.w	r3, [r8]
  40b9ac:	2800      	cmp	r0, #0
  40b9ae:	f47f acac 	bne.w	40b30a <_vfiprintf_r+0xce>
  40b9b2:	2101      	movs	r1, #1
  40b9b4:	2020      	movs	r0, #32
  40b9b6:	e4a8      	b.n	40b30a <_vfiprintf_r+0xce>
  40b9b8:	f046 0601 	orr.w	r6, r6, #1
  40b9bc:	f898 3000 	ldrb.w	r3, [r8]
  40b9c0:	e4a3      	b.n	40b30a <_vfiprintf_r+0xce>
  40b9c2:	9406      	str	r4, [sp, #24]
  40b9c4:	2900      	cmp	r1, #0
  40b9c6:	f040 830c 	bne.w	40bfe2 <_vfiprintf_r+0xda6>
  40b9ca:	06b2      	lsls	r2, r6, #26
  40b9cc:	488e      	ldr	r0, [pc, #568]	; (40bc08 <_vfiprintf_r+0x9cc>)
  40b9ce:	d4bd      	bmi.n	40b94c <_vfiprintf_r+0x710>
  40b9d0:	9904      	ldr	r1, [sp, #16]
  40b9d2:	06f7      	lsls	r7, r6, #27
  40b9d4:	460a      	mov	r2, r1
  40b9d6:	f100 819d 	bmi.w	40bd14 <_vfiprintf_r+0xad8>
  40b9da:	0675      	lsls	r5, r6, #25
  40b9dc:	f140 819a 	bpl.w	40bd14 <_vfiprintf_r+0xad8>
  40b9e0:	3204      	adds	r2, #4
  40b9e2:	880c      	ldrh	r4, [r1, #0]
  40b9e4:	9204      	str	r2, [sp, #16]
  40b9e6:	2500      	movs	r5, #0
  40b9e8:	e7b9      	b.n	40b95e <_vfiprintf_r+0x722>
  40b9ea:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40b9ee:	f898 3000 	ldrb.w	r3, [r8]
  40b9f2:	e48a      	b.n	40b30a <_vfiprintf_r+0xce>
  40b9f4:	f898 3000 	ldrb.w	r3, [r8]
  40b9f8:	2b6c      	cmp	r3, #108	; 0x6c
  40b9fa:	bf03      	ittte	eq
  40b9fc:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  40ba00:	f046 0620 	orreq.w	r6, r6, #32
  40ba04:	f108 0801 	addeq.w	r8, r8, #1
  40ba08:	f046 0610 	orrne.w	r6, r6, #16
  40ba0c:	e47d      	b.n	40b30a <_vfiprintf_r+0xce>
  40ba0e:	2900      	cmp	r1, #0
  40ba10:	f040 8309 	bne.w	40c026 <_vfiprintf_r+0xdea>
  40ba14:	06b4      	lsls	r4, r6, #26
  40ba16:	f140 821c 	bpl.w	40be52 <_vfiprintf_r+0xc16>
  40ba1a:	9a04      	ldr	r2, [sp, #16]
  40ba1c:	9902      	ldr	r1, [sp, #8]
  40ba1e:	6813      	ldr	r3, [r2, #0]
  40ba20:	17cd      	asrs	r5, r1, #31
  40ba22:	4608      	mov	r0, r1
  40ba24:	3204      	adds	r2, #4
  40ba26:	4629      	mov	r1, r5
  40ba28:	9204      	str	r2, [sp, #16]
  40ba2a:	e9c3 0100 	strd	r0, r1, [r3]
  40ba2e:	e436      	b.n	40b29e <_vfiprintf_r+0x62>
  40ba30:	9406      	str	r4, [sp, #24]
  40ba32:	2900      	cmp	r1, #0
  40ba34:	f43f ae43 	beq.w	40b6be <_vfiprintf_r+0x482>
  40ba38:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40ba3c:	e63f      	b.n	40b6be <_vfiprintf_r+0x482>
  40ba3e:	9406      	str	r4, [sp, #24]
  40ba40:	2900      	cmp	r1, #0
  40ba42:	f040 82ed 	bne.w	40c020 <_vfiprintf_r+0xde4>
  40ba46:	2b00      	cmp	r3, #0
  40ba48:	f000 808f 	beq.w	40bb6a <_vfiprintf_r+0x92e>
  40ba4c:	2501      	movs	r5, #1
  40ba4e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40ba52:	f04f 0300 	mov.w	r3, #0
  40ba56:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40ba5a:	9503      	str	r5, [sp, #12]
  40ba5c:	af10      	add	r7, sp, #64	; 0x40
  40ba5e:	e7a0      	b.n	40b9a2 <_vfiprintf_r+0x766>
  40ba60:	9304      	str	r3, [sp, #16]
  40ba62:	f04f 0900 	mov.w	r9, #0
  40ba66:	e696      	b.n	40b796 <_vfiprintf_r+0x55a>
  40ba68:	aa0d      	add	r2, sp, #52	; 0x34
  40ba6a:	9900      	ldr	r1, [sp, #0]
  40ba6c:	9309      	str	r3, [sp, #36]	; 0x24
  40ba6e:	4648      	mov	r0, r9
  40ba70:	f7ff fba8 	bl	40b1c4 <__sprint_r.part.0>
  40ba74:	2800      	cmp	r0, #0
  40ba76:	d17f      	bne.n	40bb78 <_vfiprintf_r+0x93c>
  40ba78:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ba7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ba7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ba7e:	f100 0e01 	add.w	lr, r0, #1
  40ba82:	46dc      	mov	ip, fp
  40ba84:	e529      	b.n	40b4da <_vfiprintf_r+0x29e>
  40ba86:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ba88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ba8a:	f100 0e01 	add.w	lr, r0, #1
  40ba8e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40ba92:	2b00      	cmp	r3, #0
  40ba94:	f43f ad50 	beq.w	40b538 <_vfiprintf_r+0x2fc>
  40ba98:	3201      	adds	r2, #1
  40ba9a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40ba9e:	2301      	movs	r3, #1
  40baa0:	f1be 0f07 	cmp.w	lr, #7
  40baa4:	920f      	str	r2, [sp, #60]	; 0x3c
  40baa6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40baaa:	e88a 000a 	stmia.w	sl, {r1, r3}
  40baae:	f340 80bf 	ble.w	40bc30 <_vfiprintf_r+0x9f4>
  40bab2:	2a00      	cmp	r2, #0
  40bab4:	f040 814e 	bne.w	40bd54 <_vfiprintf_r+0xb18>
  40bab8:	9907      	ldr	r1, [sp, #28]
  40baba:	2900      	cmp	r1, #0
  40babc:	f040 80be 	bne.w	40bc3c <_vfiprintf_r+0xa00>
  40bac0:	469e      	mov	lr, r3
  40bac2:	4610      	mov	r0, r2
  40bac4:	46da      	mov	sl, fp
  40bac6:	9b08      	ldr	r3, [sp, #32]
  40bac8:	2b80      	cmp	r3, #128	; 0x80
  40baca:	f43f ad50 	beq.w	40b56e <_vfiprintf_r+0x332>
  40bace:	9b01      	ldr	r3, [sp, #4]
  40bad0:	9903      	ldr	r1, [sp, #12]
  40bad2:	1a5c      	subs	r4, r3, r1
  40bad4:	2c00      	cmp	r4, #0
  40bad6:	f77f ad93 	ble.w	40b600 <_vfiprintf_r+0x3c4>
  40bada:	2c10      	cmp	r4, #16
  40badc:	f8df 912c 	ldr.w	r9, [pc, #300]	; 40bc0c <_vfiprintf_r+0x9d0>
  40bae0:	dd25      	ble.n	40bb2e <_vfiprintf_r+0x8f2>
  40bae2:	46d4      	mov	ip, sl
  40bae4:	2310      	movs	r3, #16
  40bae6:	46c2      	mov	sl, r8
  40bae8:	46a8      	mov	r8, r5
  40baea:	464d      	mov	r5, r9
  40baec:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40baf0:	e007      	b.n	40bb02 <_vfiprintf_r+0x8c6>
  40baf2:	f100 0e02 	add.w	lr, r0, #2
  40baf6:	f10c 0c08 	add.w	ip, ip, #8
  40bafa:	4608      	mov	r0, r1
  40bafc:	3c10      	subs	r4, #16
  40bafe:	2c10      	cmp	r4, #16
  40bb00:	dd11      	ble.n	40bb26 <_vfiprintf_r+0x8ea>
  40bb02:	1c41      	adds	r1, r0, #1
  40bb04:	3210      	adds	r2, #16
  40bb06:	2907      	cmp	r1, #7
  40bb08:	920f      	str	r2, [sp, #60]	; 0x3c
  40bb0a:	f8cc 5000 	str.w	r5, [ip]
  40bb0e:	f8cc 3004 	str.w	r3, [ip, #4]
  40bb12:	910e      	str	r1, [sp, #56]	; 0x38
  40bb14:	dded      	ble.n	40baf2 <_vfiprintf_r+0x8b6>
  40bb16:	b9d2      	cbnz	r2, 40bb4e <_vfiprintf_r+0x912>
  40bb18:	3c10      	subs	r4, #16
  40bb1a:	2c10      	cmp	r4, #16
  40bb1c:	f04f 0e01 	mov.w	lr, #1
  40bb20:	4610      	mov	r0, r2
  40bb22:	46dc      	mov	ip, fp
  40bb24:	dced      	bgt.n	40bb02 <_vfiprintf_r+0x8c6>
  40bb26:	46a9      	mov	r9, r5
  40bb28:	4645      	mov	r5, r8
  40bb2a:	46d0      	mov	r8, sl
  40bb2c:	46e2      	mov	sl, ip
  40bb2e:	4422      	add	r2, r4
  40bb30:	f1be 0f07 	cmp.w	lr, #7
  40bb34:	920f      	str	r2, [sp, #60]	; 0x3c
  40bb36:	f8ca 9000 	str.w	r9, [sl]
  40bb3a:	f8ca 4004 	str.w	r4, [sl, #4]
  40bb3e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40bb42:	dc2e      	bgt.n	40bba2 <_vfiprintf_r+0x966>
  40bb44:	f10a 0a08 	add.w	sl, sl, #8
  40bb48:	f10e 0e01 	add.w	lr, lr, #1
  40bb4c:	e558      	b.n	40b600 <_vfiprintf_r+0x3c4>
  40bb4e:	aa0d      	add	r2, sp, #52	; 0x34
  40bb50:	9900      	ldr	r1, [sp, #0]
  40bb52:	9301      	str	r3, [sp, #4]
  40bb54:	4648      	mov	r0, r9
  40bb56:	f7ff fb35 	bl	40b1c4 <__sprint_r.part.0>
  40bb5a:	b968      	cbnz	r0, 40bb78 <_vfiprintf_r+0x93c>
  40bb5c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bb5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bb60:	9b01      	ldr	r3, [sp, #4]
  40bb62:	f100 0e01 	add.w	lr, r0, #1
  40bb66:	46dc      	mov	ip, fp
  40bb68:	e7c8      	b.n	40bafc <_vfiprintf_r+0x8c0>
  40bb6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40bb6c:	b123      	cbz	r3, 40bb78 <_vfiprintf_r+0x93c>
  40bb6e:	9805      	ldr	r0, [sp, #20]
  40bb70:	9900      	ldr	r1, [sp, #0]
  40bb72:	aa0d      	add	r2, sp, #52	; 0x34
  40bb74:	f7ff fb26 	bl	40b1c4 <__sprint_r.part.0>
  40bb78:	9b00      	ldr	r3, [sp, #0]
  40bb7a:	899b      	ldrh	r3, [r3, #12]
  40bb7c:	065a      	lsls	r2, r3, #25
  40bb7e:	f100 818b 	bmi.w	40be98 <_vfiprintf_r+0xc5c>
  40bb82:	9802      	ldr	r0, [sp, #8]
  40bb84:	b02b      	add	sp, #172	; 0xac
  40bb86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bb8a:	aa0d      	add	r2, sp, #52	; 0x34
  40bb8c:	9900      	ldr	r1, [sp, #0]
  40bb8e:	4648      	mov	r0, r9
  40bb90:	f7ff fb18 	bl	40b1c4 <__sprint_r.part.0>
  40bb94:	2800      	cmp	r0, #0
  40bb96:	d1ef      	bne.n	40bb78 <_vfiprintf_r+0x93c>
  40bb98:	990e      	ldr	r1, [sp, #56]	; 0x38
  40bb9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bb9c:	1c48      	adds	r0, r1, #1
  40bb9e:	46da      	mov	sl, fp
  40bba0:	e555      	b.n	40b64e <_vfiprintf_r+0x412>
  40bba2:	2a00      	cmp	r2, #0
  40bba4:	f040 80fb 	bne.w	40bd9e <_vfiprintf_r+0xb62>
  40bba8:	9a03      	ldr	r2, [sp, #12]
  40bbaa:	921b      	str	r2, [sp, #108]	; 0x6c
  40bbac:	2301      	movs	r3, #1
  40bbae:	920f      	str	r2, [sp, #60]	; 0x3c
  40bbb0:	971a      	str	r7, [sp, #104]	; 0x68
  40bbb2:	930e      	str	r3, [sp, #56]	; 0x38
  40bbb4:	46da      	mov	sl, fp
  40bbb6:	f10a 0a08 	add.w	sl, sl, #8
  40bbba:	0771      	lsls	r1, r6, #29
  40bbbc:	d504      	bpl.n	40bbc8 <_vfiprintf_r+0x98c>
  40bbbe:	9b06      	ldr	r3, [sp, #24]
  40bbc0:	1b5c      	subs	r4, r3, r5
  40bbc2:	2c00      	cmp	r4, #0
  40bbc4:	f73f ad34 	bgt.w	40b630 <_vfiprintf_r+0x3f4>
  40bbc8:	9b02      	ldr	r3, [sp, #8]
  40bbca:	9906      	ldr	r1, [sp, #24]
  40bbcc:	42a9      	cmp	r1, r5
  40bbce:	bfac      	ite	ge
  40bbd0:	185b      	addge	r3, r3, r1
  40bbd2:	195b      	addlt	r3, r3, r5
  40bbd4:	9302      	str	r3, [sp, #8]
  40bbd6:	2a00      	cmp	r2, #0
  40bbd8:	f040 80b3 	bne.w	40bd42 <_vfiprintf_r+0xb06>
  40bbdc:	2300      	movs	r3, #0
  40bbde:	930e      	str	r3, [sp, #56]	; 0x38
  40bbe0:	46da      	mov	sl, fp
  40bbe2:	f7ff bb5c 	b.w	40b29e <_vfiprintf_r+0x62>
  40bbe6:	aa0d      	add	r2, sp, #52	; 0x34
  40bbe8:	9900      	ldr	r1, [sp, #0]
  40bbea:	9307      	str	r3, [sp, #28]
  40bbec:	4648      	mov	r0, r9
  40bbee:	f7ff fae9 	bl	40b1c4 <__sprint_r.part.0>
  40bbf2:	2800      	cmp	r0, #0
  40bbf4:	d1c0      	bne.n	40bb78 <_vfiprintf_r+0x93c>
  40bbf6:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bbf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bbfa:	9b07      	ldr	r3, [sp, #28]
  40bbfc:	f100 0c01 	add.w	ip, r0, #1
  40bc00:	46de      	mov	lr, fp
  40bc02:	e4cb      	b.n	40b59c <_vfiprintf_r+0x360>
  40bc04:	0040df28 	.word	0x0040df28
  40bc08:	0040df3c 	.word	0x0040df3c
  40bc0c:	0040df18 	.word	0x0040df18
  40bc10:	2a00      	cmp	r2, #0
  40bc12:	f040 8133 	bne.w	40be7c <_vfiprintf_r+0xc40>
  40bc16:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40bc1a:	2b00      	cmp	r3, #0
  40bc1c:	f000 80f5 	beq.w	40be0a <_vfiprintf_r+0xbce>
  40bc20:	2301      	movs	r3, #1
  40bc22:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40bc26:	461a      	mov	r2, r3
  40bc28:	931b      	str	r3, [sp, #108]	; 0x6c
  40bc2a:	469e      	mov	lr, r3
  40bc2c:	911a      	str	r1, [sp, #104]	; 0x68
  40bc2e:	46da      	mov	sl, fp
  40bc30:	4670      	mov	r0, lr
  40bc32:	f10a 0a08 	add.w	sl, sl, #8
  40bc36:	f10e 0e01 	add.w	lr, lr, #1
  40bc3a:	e47d      	b.n	40b538 <_vfiprintf_r+0x2fc>
  40bc3c:	a90c      	add	r1, sp, #48	; 0x30
  40bc3e:	2202      	movs	r2, #2
  40bc40:	469e      	mov	lr, r3
  40bc42:	911a      	str	r1, [sp, #104]	; 0x68
  40bc44:	921b      	str	r2, [sp, #108]	; 0x6c
  40bc46:	46da      	mov	sl, fp
  40bc48:	4670      	mov	r0, lr
  40bc4a:	f10a 0a08 	add.w	sl, sl, #8
  40bc4e:	f10e 0e01 	add.w	lr, lr, #1
  40bc52:	e738      	b.n	40bac6 <_vfiprintf_r+0x88a>
  40bc54:	9b01      	ldr	r3, [sp, #4]
  40bc56:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40bc5a:	2b00      	cmp	r3, #0
  40bc5c:	f2c0 812a 	blt.w	40beb4 <_vfiprintf_r+0xc78>
  40bc60:	ea54 0305 	orrs.w	r3, r4, r5
  40bc64:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40bc68:	f43f abff 	beq.w	40b46a <_vfiprintf_r+0x22e>
  40bc6c:	465f      	mov	r7, fp
  40bc6e:	0923      	lsrs	r3, r4, #4
  40bc70:	f004 010f 	and.w	r1, r4, #15
  40bc74:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40bc78:	092a      	lsrs	r2, r5, #4
  40bc7a:	461c      	mov	r4, r3
  40bc7c:	4615      	mov	r5, r2
  40bc7e:	5c43      	ldrb	r3, [r0, r1]
  40bc80:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40bc84:	ea54 0305 	orrs.w	r3, r4, r5
  40bc88:	d1f1      	bne.n	40bc6e <_vfiprintf_r+0xa32>
  40bc8a:	ebc7 030b 	rsb	r3, r7, fp
  40bc8e:	9303      	str	r3, [sp, #12]
  40bc90:	f7ff bbf4 	b.w	40b47c <_vfiprintf_r+0x240>
  40bc94:	aa0d      	add	r2, sp, #52	; 0x34
  40bc96:	9900      	ldr	r1, [sp, #0]
  40bc98:	9805      	ldr	r0, [sp, #20]
  40bc9a:	f7ff fa93 	bl	40b1c4 <__sprint_r.part.0>
  40bc9e:	2800      	cmp	r0, #0
  40bca0:	f47f af6a 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bca4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bca6:	46da      	mov	sl, fp
  40bca8:	e787      	b.n	40bbba <_vfiprintf_r+0x97e>
  40bcaa:	f04f 0900 	mov.w	r9, #0
  40bcae:	2400      	movs	r4, #0
  40bcb0:	2500      	movs	r5, #0
  40bcb2:	e7db      	b.n	40bc6c <_vfiprintf_r+0xa30>
  40bcb4:	f016 0210 	ands.w	r2, r6, #16
  40bcb8:	f000 80b2 	beq.w	40be20 <_vfiprintf_r+0xbe4>
  40bcbc:	9904      	ldr	r1, [sp, #16]
  40bcbe:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40bcc2:	460a      	mov	r2, r1
  40bcc4:	680c      	ldr	r4, [r1, #0]
  40bcc6:	9901      	ldr	r1, [sp, #4]
  40bcc8:	2900      	cmp	r1, #0
  40bcca:	f102 0204 	add.w	r2, r2, #4
  40bcce:	f04f 0500 	mov.w	r5, #0
  40bcd2:	f2c0 8159 	blt.w	40bf88 <_vfiprintf_r+0xd4c>
  40bcd6:	ea54 0105 	orrs.w	r1, r4, r5
  40bcda:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40bcde:	9204      	str	r2, [sp, #16]
  40bce0:	f43f ad51 	beq.w	40b786 <_vfiprintf_r+0x54a>
  40bce4:	4699      	mov	r9, r3
  40bce6:	e556      	b.n	40b796 <_vfiprintf_r+0x55a>
  40bce8:	06f7      	lsls	r7, r6, #27
  40bcea:	d40a      	bmi.n	40bd02 <_vfiprintf_r+0xac6>
  40bcec:	0675      	lsls	r5, r6, #25
  40bcee:	d508      	bpl.n	40bd02 <_vfiprintf_r+0xac6>
  40bcf0:	9904      	ldr	r1, [sp, #16]
  40bcf2:	f9b1 4000 	ldrsh.w	r4, [r1]
  40bcf6:	3104      	adds	r1, #4
  40bcf8:	17e5      	asrs	r5, r4, #31
  40bcfa:	4622      	mov	r2, r4
  40bcfc:	462b      	mov	r3, r5
  40bcfe:	9104      	str	r1, [sp, #16]
  40bd00:	e4ea      	b.n	40b6d8 <_vfiprintf_r+0x49c>
  40bd02:	9a04      	ldr	r2, [sp, #16]
  40bd04:	6814      	ldr	r4, [r2, #0]
  40bd06:	4613      	mov	r3, r2
  40bd08:	3304      	adds	r3, #4
  40bd0a:	17e5      	asrs	r5, r4, #31
  40bd0c:	9304      	str	r3, [sp, #16]
  40bd0e:	4622      	mov	r2, r4
  40bd10:	462b      	mov	r3, r5
  40bd12:	e4e1      	b.n	40b6d8 <_vfiprintf_r+0x49c>
  40bd14:	6814      	ldr	r4, [r2, #0]
  40bd16:	3204      	adds	r2, #4
  40bd18:	9204      	str	r2, [sp, #16]
  40bd1a:	2500      	movs	r5, #0
  40bd1c:	e61f      	b.n	40b95e <_vfiprintf_r+0x722>
  40bd1e:	f04f 0900 	mov.w	r9, #0
  40bd22:	ea54 0305 	orrs.w	r3, r4, r5
  40bd26:	f47f ace8 	bne.w	40b6fa <_vfiprintf_r+0x4be>
  40bd2a:	e5d8      	b.n	40b8de <_vfiprintf_r+0x6a2>
  40bd2c:	aa0d      	add	r2, sp, #52	; 0x34
  40bd2e:	9900      	ldr	r1, [sp, #0]
  40bd30:	9805      	ldr	r0, [sp, #20]
  40bd32:	f7ff fa47 	bl	40b1c4 <__sprint_r.part.0>
  40bd36:	2800      	cmp	r0, #0
  40bd38:	f47f af1e 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bd3c:	46da      	mov	sl, fp
  40bd3e:	f7ff bb48 	b.w	40b3d2 <_vfiprintf_r+0x196>
  40bd42:	aa0d      	add	r2, sp, #52	; 0x34
  40bd44:	9900      	ldr	r1, [sp, #0]
  40bd46:	9805      	ldr	r0, [sp, #20]
  40bd48:	f7ff fa3c 	bl	40b1c4 <__sprint_r.part.0>
  40bd4c:	2800      	cmp	r0, #0
  40bd4e:	f43f af45 	beq.w	40bbdc <_vfiprintf_r+0x9a0>
  40bd52:	e711      	b.n	40bb78 <_vfiprintf_r+0x93c>
  40bd54:	aa0d      	add	r2, sp, #52	; 0x34
  40bd56:	9900      	ldr	r1, [sp, #0]
  40bd58:	9805      	ldr	r0, [sp, #20]
  40bd5a:	f7ff fa33 	bl	40b1c4 <__sprint_r.part.0>
  40bd5e:	2800      	cmp	r0, #0
  40bd60:	f47f af0a 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bd64:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bd66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bd68:	f100 0e01 	add.w	lr, r0, #1
  40bd6c:	46da      	mov	sl, fp
  40bd6e:	f7ff bbe3 	b.w	40b538 <_vfiprintf_r+0x2fc>
  40bd72:	aa0d      	add	r2, sp, #52	; 0x34
  40bd74:	9900      	ldr	r1, [sp, #0]
  40bd76:	9805      	ldr	r0, [sp, #20]
  40bd78:	f7ff fa24 	bl	40b1c4 <__sprint_r.part.0>
  40bd7c:	2800      	cmp	r0, #0
  40bd7e:	f47f aefb 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bd82:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bd84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bd86:	f100 0e01 	add.w	lr, r0, #1
  40bd8a:	46da      	mov	sl, fp
  40bd8c:	e69b      	b.n	40bac6 <_vfiprintf_r+0x88a>
  40bd8e:	2a00      	cmp	r2, #0
  40bd90:	f040 80d8 	bne.w	40bf44 <_vfiprintf_r+0xd08>
  40bd94:	f04f 0e01 	mov.w	lr, #1
  40bd98:	4610      	mov	r0, r2
  40bd9a:	46da      	mov	sl, fp
  40bd9c:	e697      	b.n	40bace <_vfiprintf_r+0x892>
  40bd9e:	aa0d      	add	r2, sp, #52	; 0x34
  40bda0:	9900      	ldr	r1, [sp, #0]
  40bda2:	9805      	ldr	r0, [sp, #20]
  40bda4:	f7ff fa0e 	bl	40b1c4 <__sprint_r.part.0>
  40bda8:	2800      	cmp	r0, #0
  40bdaa:	f47f aee5 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bdae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40bdb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bdb2:	f103 0e01 	add.w	lr, r3, #1
  40bdb6:	46da      	mov	sl, fp
  40bdb8:	e422      	b.n	40b600 <_vfiprintf_r+0x3c4>
  40bdba:	2230      	movs	r2, #48	; 0x30
  40bdbc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40bdc0:	9a01      	ldr	r2, [sp, #4]
  40bdc2:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40bdc6:	2a00      	cmp	r2, #0
  40bdc8:	f04f 0300 	mov.w	r3, #0
  40bdcc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40bdd0:	f046 0302 	orr.w	r3, r6, #2
  40bdd4:	f2c0 80cb 	blt.w	40bf6e <_vfiprintf_r+0xd32>
  40bdd8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40bddc:	f046 0602 	orr.w	r6, r6, #2
  40bde0:	f04f 0900 	mov.w	r9, #0
  40bde4:	e742      	b.n	40bc6c <_vfiprintf_r+0xa30>
  40bde6:	f04f 0900 	mov.w	r9, #0
  40bdea:	4890      	ldr	r0, [pc, #576]	; (40c02c <_vfiprintf_r+0xdf0>)
  40bdec:	e73e      	b.n	40bc6c <_vfiprintf_r+0xa30>
  40bdee:	9b01      	ldr	r3, [sp, #4]
  40bdf0:	4264      	negs	r4, r4
  40bdf2:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40bdf6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40bdfa:	2b00      	cmp	r3, #0
  40bdfc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40be00:	f6ff ac7b 	blt.w	40b6fa <_vfiprintf_r+0x4be>
  40be04:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40be08:	e477      	b.n	40b6fa <_vfiprintf_r+0x4be>
  40be0a:	9b07      	ldr	r3, [sp, #28]
  40be0c:	2b00      	cmp	r3, #0
  40be0e:	d072      	beq.n	40bef6 <_vfiprintf_r+0xcba>
  40be10:	ab0c      	add	r3, sp, #48	; 0x30
  40be12:	2202      	movs	r2, #2
  40be14:	931a      	str	r3, [sp, #104]	; 0x68
  40be16:	921b      	str	r2, [sp, #108]	; 0x6c
  40be18:	f04f 0e01 	mov.w	lr, #1
  40be1c:	46da      	mov	sl, fp
  40be1e:	e713      	b.n	40bc48 <_vfiprintf_r+0xa0c>
  40be20:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40be24:	d048      	beq.n	40beb8 <_vfiprintf_r+0xc7c>
  40be26:	9904      	ldr	r1, [sp, #16]
  40be28:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40be2c:	460b      	mov	r3, r1
  40be2e:	880c      	ldrh	r4, [r1, #0]
  40be30:	9901      	ldr	r1, [sp, #4]
  40be32:	2900      	cmp	r1, #0
  40be34:	f103 0304 	add.w	r3, r3, #4
  40be38:	f04f 0500 	mov.w	r5, #0
  40be3c:	f6ff ae10 	blt.w	40ba60 <_vfiprintf_r+0x824>
  40be40:	ea54 0105 	orrs.w	r1, r4, r5
  40be44:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40be48:	9304      	str	r3, [sp, #16]
  40be4a:	f43f ac9c 	beq.w	40b786 <_vfiprintf_r+0x54a>
  40be4e:	4691      	mov	r9, r2
  40be50:	e4a1      	b.n	40b796 <_vfiprintf_r+0x55a>
  40be52:	06f0      	lsls	r0, r6, #27
  40be54:	d40a      	bmi.n	40be6c <_vfiprintf_r+0xc30>
  40be56:	0671      	lsls	r1, r6, #25
  40be58:	d508      	bpl.n	40be6c <_vfiprintf_r+0xc30>
  40be5a:	9a04      	ldr	r2, [sp, #16]
  40be5c:	6813      	ldr	r3, [r2, #0]
  40be5e:	3204      	adds	r2, #4
  40be60:	9204      	str	r2, [sp, #16]
  40be62:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40be66:	801a      	strh	r2, [r3, #0]
  40be68:	f7ff ba19 	b.w	40b29e <_vfiprintf_r+0x62>
  40be6c:	9a04      	ldr	r2, [sp, #16]
  40be6e:	6813      	ldr	r3, [r2, #0]
  40be70:	3204      	adds	r2, #4
  40be72:	9204      	str	r2, [sp, #16]
  40be74:	9a02      	ldr	r2, [sp, #8]
  40be76:	601a      	str	r2, [r3, #0]
  40be78:	f7ff ba11 	b.w	40b29e <_vfiprintf_r+0x62>
  40be7c:	aa0d      	add	r2, sp, #52	; 0x34
  40be7e:	9900      	ldr	r1, [sp, #0]
  40be80:	9805      	ldr	r0, [sp, #20]
  40be82:	f7ff f99f 	bl	40b1c4 <__sprint_r.part.0>
  40be86:	2800      	cmp	r0, #0
  40be88:	f47f ae76 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40be8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40be8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40be90:	f100 0e01 	add.w	lr, r0, #1
  40be94:	46da      	mov	sl, fp
  40be96:	e5fa      	b.n	40ba8e <_vfiprintf_r+0x852>
  40be98:	f04f 30ff 	mov.w	r0, #4294967295
  40be9c:	f7ff bab6 	b.w	40b40c <_vfiprintf_r+0x1d0>
  40bea0:	4862      	ldr	r0, [pc, #392]	; (40c02c <_vfiprintf_r+0xdf0>)
  40bea2:	4616      	mov	r6, r2
  40bea4:	ea54 0205 	orrs.w	r2, r4, r5
  40bea8:	9304      	str	r3, [sp, #16]
  40beaa:	f04f 0900 	mov.w	r9, #0
  40beae:	f47f aedd 	bne.w	40bc6c <_vfiprintf_r+0xa30>
  40beb2:	e6fc      	b.n	40bcae <_vfiprintf_r+0xa72>
  40beb4:	9b04      	ldr	r3, [sp, #16]
  40beb6:	e7f5      	b.n	40bea4 <_vfiprintf_r+0xc68>
  40beb8:	9a04      	ldr	r2, [sp, #16]
  40beba:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40bebe:	4613      	mov	r3, r2
  40bec0:	6814      	ldr	r4, [r2, #0]
  40bec2:	9a01      	ldr	r2, [sp, #4]
  40bec4:	2a00      	cmp	r2, #0
  40bec6:	f103 0304 	add.w	r3, r3, #4
  40beca:	f04f 0500 	mov.w	r5, #0
  40bece:	f6ff adc7 	blt.w	40ba60 <_vfiprintf_r+0x824>
  40bed2:	ea54 0205 	orrs.w	r2, r4, r5
  40bed6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40beda:	9304      	str	r3, [sp, #16]
  40bedc:	f47f ac5b 	bne.w	40b796 <_vfiprintf_r+0x55a>
  40bee0:	e451      	b.n	40b786 <_vfiprintf_r+0x54a>
  40bee2:	aa0d      	add	r2, sp, #52	; 0x34
  40bee4:	9900      	ldr	r1, [sp, #0]
  40bee6:	9805      	ldr	r0, [sp, #20]
  40bee8:	f7ff f96c 	bl	40b1c4 <__sprint_r.part.0>
  40beec:	2800      	cmp	r0, #0
  40beee:	f47f ae43 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bef2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bef4:	e668      	b.n	40bbc8 <_vfiprintf_r+0x98c>
  40bef6:	4610      	mov	r0, r2
  40bef8:	f04f 0e01 	mov.w	lr, #1
  40befc:	46da      	mov	sl, fp
  40befe:	e5e6      	b.n	40bace <_vfiprintf_r+0x892>
  40bf00:	9904      	ldr	r1, [sp, #16]
  40bf02:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40bf06:	460a      	mov	r2, r1
  40bf08:	880c      	ldrh	r4, [r1, #0]
  40bf0a:	9901      	ldr	r1, [sp, #4]
  40bf0c:	2900      	cmp	r1, #0
  40bf0e:	f102 0204 	add.w	r2, r2, #4
  40bf12:	f04f 0500 	mov.w	r5, #0
  40bf16:	db4e      	blt.n	40bfb6 <_vfiprintf_r+0xd7a>
  40bf18:	ea54 0105 	orrs.w	r1, r4, r5
  40bf1c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40bf20:	9204      	str	r2, [sp, #16]
  40bf22:	4699      	mov	r9, r3
  40bf24:	f47f abe9 	bne.w	40b6fa <_vfiprintf_r+0x4be>
  40bf28:	e4d4      	b.n	40b8d4 <_vfiprintf_r+0x698>
  40bf2a:	9304      	str	r3, [sp, #16]
  40bf2c:	e6f9      	b.n	40bd22 <_vfiprintf_r+0xae6>
  40bf2e:	4638      	mov	r0, r7
  40bf30:	9404      	str	r4, [sp, #16]
  40bf32:	f7ff f8a5 	bl	40b080 <strlen>
  40bf36:	2300      	movs	r3, #0
  40bf38:	9003      	str	r0, [sp, #12]
  40bf3a:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40bf3e:	9301      	str	r3, [sp, #4]
  40bf40:	f7ff ba9c 	b.w	40b47c <_vfiprintf_r+0x240>
  40bf44:	aa0d      	add	r2, sp, #52	; 0x34
  40bf46:	9900      	ldr	r1, [sp, #0]
  40bf48:	9805      	ldr	r0, [sp, #20]
  40bf4a:	f7ff f93b 	bl	40b1c4 <__sprint_r.part.0>
  40bf4e:	2800      	cmp	r0, #0
  40bf50:	f47f ae12 	bne.w	40bb78 <_vfiprintf_r+0x93c>
  40bf54:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bf56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bf58:	f100 0e01 	add.w	lr, r0, #1
  40bf5c:	46da      	mov	sl, fp
  40bf5e:	e5b6      	b.n	40bace <_vfiprintf_r+0x892>
  40bf60:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bf62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40bf64:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40c034 <_vfiprintf_r+0xdf8>
  40bf68:	3001      	adds	r0, #1
  40bf6a:	f7ff bad2 	b.w	40b512 <_vfiprintf_r+0x2d6>
  40bf6e:	461e      	mov	r6, r3
  40bf70:	f04f 0900 	mov.w	r9, #0
  40bf74:	e67a      	b.n	40bc6c <_vfiprintf_r+0xa30>
  40bf76:	2b06      	cmp	r3, #6
  40bf78:	bf28      	it	cs
  40bf7a:	2306      	movcs	r3, #6
  40bf7c:	9303      	str	r3, [sp, #12]
  40bf7e:	9404      	str	r4, [sp, #16]
  40bf80:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40bf84:	4f2a      	ldr	r7, [pc, #168]	; (40c030 <_vfiprintf_r+0xdf4>)
  40bf86:	e50c      	b.n	40b9a2 <_vfiprintf_r+0x766>
  40bf88:	9204      	str	r2, [sp, #16]
  40bf8a:	e56a      	b.n	40ba62 <_vfiprintf_r+0x826>
  40bf8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bf8e:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40c034 <_vfiprintf_r+0xdf8>
  40bf92:	3001      	adds	r0, #1
  40bf94:	f7ff bb73 	b.w	40b67e <_vfiprintf_r+0x442>
  40bf98:	46f4      	mov	ip, lr
  40bf9a:	f7ff bb1a 	b.w	40b5d2 <_vfiprintf_r+0x396>
  40bf9e:	9b01      	ldr	r3, [sp, #4]
  40bfa0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40bfa4:	9303      	str	r3, [sp, #12]
  40bfa6:	9404      	str	r4, [sp, #16]
  40bfa8:	9001      	str	r0, [sp, #4]
  40bfaa:	f7ff ba67 	b.w	40b47c <_vfiprintf_r+0x240>
  40bfae:	2200      	movs	r2, #0
  40bfb0:	9201      	str	r2, [sp, #4]
  40bfb2:	f7ff b9ac 	b.w	40b30e <_vfiprintf_r+0xd2>
  40bfb6:	9204      	str	r2, [sp, #16]
  40bfb8:	4699      	mov	r9, r3
  40bfba:	e6b2      	b.n	40bd22 <_vfiprintf_r+0xae6>
  40bfbc:	9a04      	ldr	r2, [sp, #16]
  40bfbe:	6813      	ldr	r3, [r2, #0]
  40bfc0:	9301      	str	r3, [sp, #4]
  40bfc2:	3204      	adds	r2, #4
  40bfc4:	2b00      	cmp	r3, #0
  40bfc6:	9204      	str	r2, [sp, #16]
  40bfc8:	f898 3001 	ldrb.w	r3, [r8, #1]
  40bfcc:	46a8      	mov	r8, r5
  40bfce:	f6bf a99c 	bge.w	40b30a <_vfiprintf_r+0xce>
  40bfd2:	f04f 32ff 	mov.w	r2, #4294967295
  40bfd6:	9201      	str	r2, [sp, #4]
  40bfd8:	f7ff b997 	b.w	40b30a <_vfiprintf_r+0xce>
  40bfdc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40bfe0:	e48e      	b.n	40b900 <_vfiprintf_r+0x6c4>
  40bfe2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40bfe6:	e4f0      	b.n	40b9ca <_vfiprintf_r+0x78e>
  40bfe8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40bfec:	e4ab      	b.n	40b946 <_vfiprintf_r+0x70a>
  40bfee:	4699      	mov	r9, r3
  40bff0:	07f3      	lsls	r3, r6, #31
  40bff2:	d505      	bpl.n	40c000 <_vfiprintf_r+0xdc4>
  40bff4:	af2a      	add	r7, sp, #168	; 0xa8
  40bff6:	2330      	movs	r3, #48	; 0x30
  40bff8:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40bffc:	f7ff bb97 	b.w	40b72e <_vfiprintf_r+0x4f2>
  40c000:	9b01      	ldr	r3, [sp, #4]
  40c002:	9303      	str	r3, [sp, #12]
  40c004:	465f      	mov	r7, fp
  40c006:	f7ff ba39 	b.w	40b47c <_vfiprintf_r+0x240>
  40c00a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c00e:	e443      	b.n	40b898 <_vfiprintf_r+0x65c>
  40c010:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c014:	f7ff bb9a 	b.w	40b74c <_vfiprintf_r+0x510>
  40c018:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c01c:	f7ff bb4d 	b.w	40b6ba <_vfiprintf_r+0x47e>
  40c020:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c024:	e50f      	b.n	40ba46 <_vfiprintf_r+0x80a>
  40c026:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40c02a:	e4f3      	b.n	40ba14 <_vfiprintf_r+0x7d8>
  40c02c:	0040df3c 	.word	0x0040df3c
  40c030:	0040df50 	.word	0x0040df50
  40c034:	0040df58 	.word	0x0040df58

0040c038 <__sbprintf>:
  40c038:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c03a:	460c      	mov	r4, r1
  40c03c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40c040:	8989      	ldrh	r1, [r1, #12]
  40c042:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40c044:	89e5      	ldrh	r5, [r4, #14]
  40c046:	9619      	str	r6, [sp, #100]	; 0x64
  40c048:	f021 0102 	bic.w	r1, r1, #2
  40c04c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40c04e:	f8ad 500e 	strh.w	r5, [sp, #14]
  40c052:	2500      	movs	r5, #0
  40c054:	69e7      	ldr	r7, [r4, #28]
  40c056:	f8ad 100c 	strh.w	r1, [sp, #12]
  40c05a:	9609      	str	r6, [sp, #36]	; 0x24
  40c05c:	9506      	str	r5, [sp, #24]
  40c05e:	ae1a      	add	r6, sp, #104	; 0x68
  40c060:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40c064:	4669      	mov	r1, sp
  40c066:	9600      	str	r6, [sp, #0]
  40c068:	9604      	str	r6, [sp, #16]
  40c06a:	9502      	str	r5, [sp, #8]
  40c06c:	9505      	str	r5, [sp, #20]
  40c06e:	9707      	str	r7, [sp, #28]
  40c070:	4606      	mov	r6, r0
  40c072:	f7ff f8e3 	bl	40b23c <_vfiprintf_r>
  40c076:	1e05      	subs	r5, r0, #0
  40c078:	db07      	blt.n	40c08a <__sbprintf+0x52>
  40c07a:	4630      	mov	r0, r6
  40c07c:	4669      	mov	r1, sp
  40c07e:	f000 f929 	bl	40c2d4 <_fflush_r>
  40c082:	2800      	cmp	r0, #0
  40c084:	bf18      	it	ne
  40c086:	f04f 35ff 	movne.w	r5, #4294967295
  40c08a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40c08e:	065b      	lsls	r3, r3, #25
  40c090:	d503      	bpl.n	40c09a <__sbprintf+0x62>
  40c092:	89a3      	ldrh	r3, [r4, #12]
  40c094:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c098:	81a3      	strh	r3, [r4, #12]
  40c09a:	4628      	mov	r0, r5
  40c09c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  40c0a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c0a2:	bf00      	nop

0040c0a4 <__swsetup_r>:
  40c0a4:	b538      	push	{r3, r4, r5, lr}
  40c0a6:	4b30      	ldr	r3, [pc, #192]	; (40c168 <__swsetup_r+0xc4>)
  40c0a8:	681b      	ldr	r3, [r3, #0]
  40c0aa:	4605      	mov	r5, r0
  40c0ac:	460c      	mov	r4, r1
  40c0ae:	b113      	cbz	r3, 40c0b6 <__swsetup_r+0x12>
  40c0b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40c0b2:	2a00      	cmp	r2, #0
  40c0b4:	d038      	beq.n	40c128 <__swsetup_r+0x84>
  40c0b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c0ba:	b293      	uxth	r3, r2
  40c0bc:	0718      	lsls	r0, r3, #28
  40c0be:	d50c      	bpl.n	40c0da <__swsetup_r+0x36>
  40c0c0:	6920      	ldr	r0, [r4, #16]
  40c0c2:	b1a8      	cbz	r0, 40c0f0 <__swsetup_r+0x4c>
  40c0c4:	f013 0201 	ands.w	r2, r3, #1
  40c0c8:	d01e      	beq.n	40c108 <__swsetup_r+0x64>
  40c0ca:	6963      	ldr	r3, [r4, #20]
  40c0cc:	2200      	movs	r2, #0
  40c0ce:	425b      	negs	r3, r3
  40c0d0:	61a3      	str	r3, [r4, #24]
  40c0d2:	60a2      	str	r2, [r4, #8]
  40c0d4:	b1f0      	cbz	r0, 40c114 <__swsetup_r+0x70>
  40c0d6:	2000      	movs	r0, #0
  40c0d8:	bd38      	pop	{r3, r4, r5, pc}
  40c0da:	06d9      	lsls	r1, r3, #27
  40c0dc:	d53c      	bpl.n	40c158 <__swsetup_r+0xb4>
  40c0de:	0758      	lsls	r0, r3, #29
  40c0e0:	d426      	bmi.n	40c130 <__swsetup_r+0x8c>
  40c0e2:	6920      	ldr	r0, [r4, #16]
  40c0e4:	f042 0308 	orr.w	r3, r2, #8
  40c0e8:	81a3      	strh	r3, [r4, #12]
  40c0ea:	b29b      	uxth	r3, r3
  40c0ec:	2800      	cmp	r0, #0
  40c0ee:	d1e9      	bne.n	40c0c4 <__swsetup_r+0x20>
  40c0f0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40c0f4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40c0f8:	d0e4      	beq.n	40c0c4 <__swsetup_r+0x20>
  40c0fa:	4628      	mov	r0, r5
  40c0fc:	4621      	mov	r1, r4
  40c0fe:	f000 fd15 	bl	40cb2c <__smakebuf_r>
  40c102:	89a3      	ldrh	r3, [r4, #12]
  40c104:	6920      	ldr	r0, [r4, #16]
  40c106:	e7dd      	b.n	40c0c4 <__swsetup_r+0x20>
  40c108:	0799      	lsls	r1, r3, #30
  40c10a:	bf58      	it	pl
  40c10c:	6962      	ldrpl	r2, [r4, #20]
  40c10e:	60a2      	str	r2, [r4, #8]
  40c110:	2800      	cmp	r0, #0
  40c112:	d1e0      	bne.n	40c0d6 <__swsetup_r+0x32>
  40c114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c118:	061a      	lsls	r2, r3, #24
  40c11a:	d5dd      	bpl.n	40c0d8 <__swsetup_r+0x34>
  40c11c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c120:	81a3      	strh	r3, [r4, #12]
  40c122:	f04f 30ff 	mov.w	r0, #4294967295
  40c126:	bd38      	pop	{r3, r4, r5, pc}
  40c128:	4618      	mov	r0, r3
  40c12a:	f000 f967 	bl	40c3fc <__sinit>
  40c12e:	e7c2      	b.n	40c0b6 <__swsetup_r+0x12>
  40c130:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40c132:	b151      	cbz	r1, 40c14a <__swsetup_r+0xa6>
  40c134:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40c138:	4299      	cmp	r1, r3
  40c13a:	d004      	beq.n	40c146 <__swsetup_r+0xa2>
  40c13c:	4628      	mov	r0, r5
  40c13e:	f000 fa27 	bl	40c590 <_free_r>
  40c142:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c146:	2300      	movs	r3, #0
  40c148:	6323      	str	r3, [r4, #48]	; 0x30
  40c14a:	2300      	movs	r3, #0
  40c14c:	6920      	ldr	r0, [r4, #16]
  40c14e:	6063      	str	r3, [r4, #4]
  40c150:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40c154:	6020      	str	r0, [r4, #0]
  40c156:	e7c5      	b.n	40c0e4 <__swsetup_r+0x40>
  40c158:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40c15c:	2309      	movs	r3, #9
  40c15e:	602b      	str	r3, [r5, #0]
  40c160:	f04f 30ff 	mov.w	r0, #4294967295
  40c164:	81a2      	strh	r2, [r4, #12]
  40c166:	bd38      	pop	{r3, r4, r5, pc}
  40c168:	20000578 	.word	0x20000578

0040c16c <register_fini>:
  40c16c:	4b02      	ldr	r3, [pc, #8]	; (40c178 <register_fini+0xc>)
  40c16e:	b113      	cbz	r3, 40c176 <register_fini+0xa>
  40c170:	4802      	ldr	r0, [pc, #8]	; (40c17c <register_fini+0x10>)
  40c172:	f000 b805 	b.w	40c180 <atexit>
  40c176:	4770      	bx	lr
  40c178:	00000000 	.word	0x00000000
  40c17c:	0040c411 	.word	0x0040c411

0040c180 <atexit>:
  40c180:	2300      	movs	r3, #0
  40c182:	4601      	mov	r1, r0
  40c184:	461a      	mov	r2, r3
  40c186:	4618      	mov	r0, r3
  40c188:	f001 b8a6 	b.w	40d2d8 <__register_exitproc>

0040c18c <__sflush_r>:
  40c18c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40c190:	b29a      	uxth	r2, r3
  40c192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c196:	460d      	mov	r5, r1
  40c198:	0711      	lsls	r1, r2, #28
  40c19a:	4680      	mov	r8, r0
  40c19c:	d43c      	bmi.n	40c218 <__sflush_r+0x8c>
  40c19e:	686a      	ldr	r2, [r5, #4]
  40c1a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c1a4:	2a00      	cmp	r2, #0
  40c1a6:	81ab      	strh	r3, [r5, #12]
  40c1a8:	dd73      	ble.n	40c292 <__sflush_r+0x106>
  40c1aa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40c1ac:	2c00      	cmp	r4, #0
  40c1ae:	d04b      	beq.n	40c248 <__sflush_r+0xbc>
  40c1b0:	b29b      	uxth	r3, r3
  40c1b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40c1b6:	2100      	movs	r1, #0
  40c1b8:	b292      	uxth	r2, r2
  40c1ba:	f8d8 6000 	ldr.w	r6, [r8]
  40c1be:	f8c8 1000 	str.w	r1, [r8]
  40c1c2:	2a00      	cmp	r2, #0
  40c1c4:	d069      	beq.n	40c29a <__sflush_r+0x10e>
  40c1c6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40c1c8:	075f      	lsls	r7, r3, #29
  40c1ca:	d505      	bpl.n	40c1d8 <__sflush_r+0x4c>
  40c1cc:	6869      	ldr	r1, [r5, #4]
  40c1ce:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40c1d0:	1a52      	subs	r2, r2, r1
  40c1d2:	b10b      	cbz	r3, 40c1d8 <__sflush_r+0x4c>
  40c1d4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40c1d6:	1ad2      	subs	r2, r2, r3
  40c1d8:	2300      	movs	r3, #0
  40c1da:	69e9      	ldr	r1, [r5, #28]
  40c1dc:	4640      	mov	r0, r8
  40c1de:	47a0      	blx	r4
  40c1e0:	1c44      	adds	r4, r0, #1
  40c1e2:	d03c      	beq.n	40c25e <__sflush_r+0xd2>
  40c1e4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40c1e8:	692a      	ldr	r2, [r5, #16]
  40c1ea:	602a      	str	r2, [r5, #0]
  40c1ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40c1f0:	2200      	movs	r2, #0
  40c1f2:	81ab      	strh	r3, [r5, #12]
  40c1f4:	04db      	lsls	r3, r3, #19
  40c1f6:	606a      	str	r2, [r5, #4]
  40c1f8:	d449      	bmi.n	40c28e <__sflush_r+0x102>
  40c1fa:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40c1fc:	f8c8 6000 	str.w	r6, [r8]
  40c200:	b311      	cbz	r1, 40c248 <__sflush_r+0xbc>
  40c202:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40c206:	4299      	cmp	r1, r3
  40c208:	d002      	beq.n	40c210 <__sflush_r+0x84>
  40c20a:	4640      	mov	r0, r8
  40c20c:	f000 f9c0 	bl	40c590 <_free_r>
  40c210:	2000      	movs	r0, #0
  40c212:	6328      	str	r0, [r5, #48]	; 0x30
  40c214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c218:	692e      	ldr	r6, [r5, #16]
  40c21a:	b1ae      	cbz	r6, 40c248 <__sflush_r+0xbc>
  40c21c:	682c      	ldr	r4, [r5, #0]
  40c21e:	602e      	str	r6, [r5, #0]
  40c220:	0790      	lsls	r0, r2, #30
  40c222:	bf0c      	ite	eq
  40c224:	696b      	ldreq	r3, [r5, #20]
  40c226:	2300      	movne	r3, #0
  40c228:	1ba4      	subs	r4, r4, r6
  40c22a:	60ab      	str	r3, [r5, #8]
  40c22c:	e00a      	b.n	40c244 <__sflush_r+0xb8>
  40c22e:	4623      	mov	r3, r4
  40c230:	4632      	mov	r2, r6
  40c232:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40c234:	69e9      	ldr	r1, [r5, #28]
  40c236:	4640      	mov	r0, r8
  40c238:	47b8      	blx	r7
  40c23a:	2800      	cmp	r0, #0
  40c23c:	eba4 0400 	sub.w	r4, r4, r0
  40c240:	4406      	add	r6, r0
  40c242:	dd04      	ble.n	40c24e <__sflush_r+0xc2>
  40c244:	2c00      	cmp	r4, #0
  40c246:	dcf2      	bgt.n	40c22e <__sflush_r+0xa2>
  40c248:	2000      	movs	r0, #0
  40c24a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c24e:	89ab      	ldrh	r3, [r5, #12]
  40c250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c254:	81ab      	strh	r3, [r5, #12]
  40c256:	f04f 30ff 	mov.w	r0, #4294967295
  40c25a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c25e:	f8d8 2000 	ldr.w	r2, [r8]
  40c262:	2a1d      	cmp	r2, #29
  40c264:	d8f3      	bhi.n	40c24e <__sflush_r+0xc2>
  40c266:	4b1a      	ldr	r3, [pc, #104]	; (40c2d0 <__sflush_r+0x144>)
  40c268:	40d3      	lsrs	r3, r2
  40c26a:	f003 0301 	and.w	r3, r3, #1
  40c26e:	f083 0401 	eor.w	r4, r3, #1
  40c272:	2b00      	cmp	r3, #0
  40c274:	d0eb      	beq.n	40c24e <__sflush_r+0xc2>
  40c276:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40c27a:	6929      	ldr	r1, [r5, #16]
  40c27c:	6029      	str	r1, [r5, #0]
  40c27e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40c282:	04d9      	lsls	r1, r3, #19
  40c284:	606c      	str	r4, [r5, #4]
  40c286:	81ab      	strh	r3, [r5, #12]
  40c288:	d5b7      	bpl.n	40c1fa <__sflush_r+0x6e>
  40c28a:	2a00      	cmp	r2, #0
  40c28c:	d1b5      	bne.n	40c1fa <__sflush_r+0x6e>
  40c28e:	6528      	str	r0, [r5, #80]	; 0x50
  40c290:	e7b3      	b.n	40c1fa <__sflush_r+0x6e>
  40c292:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40c294:	2a00      	cmp	r2, #0
  40c296:	dc88      	bgt.n	40c1aa <__sflush_r+0x1e>
  40c298:	e7d6      	b.n	40c248 <__sflush_r+0xbc>
  40c29a:	2301      	movs	r3, #1
  40c29c:	69e9      	ldr	r1, [r5, #28]
  40c29e:	4640      	mov	r0, r8
  40c2a0:	47a0      	blx	r4
  40c2a2:	1c43      	adds	r3, r0, #1
  40c2a4:	4602      	mov	r2, r0
  40c2a6:	d002      	beq.n	40c2ae <__sflush_r+0x122>
  40c2a8:	89ab      	ldrh	r3, [r5, #12]
  40c2aa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40c2ac:	e78c      	b.n	40c1c8 <__sflush_r+0x3c>
  40c2ae:	f8d8 3000 	ldr.w	r3, [r8]
  40c2b2:	2b00      	cmp	r3, #0
  40c2b4:	d0f8      	beq.n	40c2a8 <__sflush_r+0x11c>
  40c2b6:	2b1d      	cmp	r3, #29
  40c2b8:	d001      	beq.n	40c2be <__sflush_r+0x132>
  40c2ba:	2b16      	cmp	r3, #22
  40c2bc:	d102      	bne.n	40c2c4 <__sflush_r+0x138>
  40c2be:	f8c8 6000 	str.w	r6, [r8]
  40c2c2:	e7c1      	b.n	40c248 <__sflush_r+0xbc>
  40c2c4:	89ab      	ldrh	r3, [r5, #12]
  40c2c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c2ca:	81ab      	strh	r3, [r5, #12]
  40c2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c2d0:	20400001 	.word	0x20400001

0040c2d4 <_fflush_r>:
  40c2d4:	b510      	push	{r4, lr}
  40c2d6:	4604      	mov	r4, r0
  40c2d8:	b082      	sub	sp, #8
  40c2da:	b108      	cbz	r0, 40c2e0 <_fflush_r+0xc>
  40c2dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40c2de:	b153      	cbz	r3, 40c2f6 <_fflush_r+0x22>
  40c2e0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40c2e4:	b908      	cbnz	r0, 40c2ea <_fflush_r+0x16>
  40c2e6:	b002      	add	sp, #8
  40c2e8:	bd10      	pop	{r4, pc}
  40c2ea:	4620      	mov	r0, r4
  40c2ec:	b002      	add	sp, #8
  40c2ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40c2f2:	f7ff bf4b 	b.w	40c18c <__sflush_r>
  40c2f6:	9101      	str	r1, [sp, #4]
  40c2f8:	f000 f880 	bl	40c3fc <__sinit>
  40c2fc:	9901      	ldr	r1, [sp, #4]
  40c2fe:	e7ef      	b.n	40c2e0 <_fflush_r+0xc>

0040c300 <_cleanup_r>:
  40c300:	4901      	ldr	r1, [pc, #4]	; (40c308 <_cleanup_r+0x8>)
  40c302:	f000 bbaf 	b.w	40ca64 <_fwalk_reent>
  40c306:	bf00      	nop
  40c308:	0040d3a1 	.word	0x0040d3a1

0040c30c <__sinit.part.1>:
  40c30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c310:	4b35      	ldr	r3, [pc, #212]	; (40c3e8 <__sinit.part.1+0xdc>)
  40c312:	6845      	ldr	r5, [r0, #4]
  40c314:	63c3      	str	r3, [r0, #60]	; 0x3c
  40c316:	2400      	movs	r4, #0
  40c318:	4607      	mov	r7, r0
  40c31a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40c31e:	2304      	movs	r3, #4
  40c320:	2103      	movs	r1, #3
  40c322:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40c326:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40c32a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40c32e:	b083      	sub	sp, #12
  40c330:	602c      	str	r4, [r5, #0]
  40c332:	606c      	str	r4, [r5, #4]
  40c334:	60ac      	str	r4, [r5, #8]
  40c336:	666c      	str	r4, [r5, #100]	; 0x64
  40c338:	81ec      	strh	r4, [r5, #14]
  40c33a:	612c      	str	r4, [r5, #16]
  40c33c:	616c      	str	r4, [r5, #20]
  40c33e:	61ac      	str	r4, [r5, #24]
  40c340:	81ab      	strh	r3, [r5, #12]
  40c342:	4621      	mov	r1, r4
  40c344:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40c348:	2208      	movs	r2, #8
  40c34a:	f7fe fd39 	bl	40adc0 <memset>
  40c34e:	68be      	ldr	r6, [r7, #8]
  40c350:	f8df b098 	ldr.w	fp, [pc, #152]	; 40c3ec <__sinit.part.1+0xe0>
  40c354:	f8df a098 	ldr.w	sl, [pc, #152]	; 40c3f0 <__sinit.part.1+0xe4>
  40c358:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40c3f4 <__sinit.part.1+0xe8>
  40c35c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40c3f8 <__sinit.part.1+0xec>
  40c360:	f8c5 b020 	str.w	fp, [r5, #32]
  40c364:	2301      	movs	r3, #1
  40c366:	2209      	movs	r2, #9
  40c368:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40c36c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40c370:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40c374:	61ed      	str	r5, [r5, #28]
  40c376:	4621      	mov	r1, r4
  40c378:	81f3      	strh	r3, [r6, #14]
  40c37a:	81b2      	strh	r2, [r6, #12]
  40c37c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40c380:	6034      	str	r4, [r6, #0]
  40c382:	6074      	str	r4, [r6, #4]
  40c384:	60b4      	str	r4, [r6, #8]
  40c386:	6674      	str	r4, [r6, #100]	; 0x64
  40c388:	6134      	str	r4, [r6, #16]
  40c38a:	6174      	str	r4, [r6, #20]
  40c38c:	61b4      	str	r4, [r6, #24]
  40c38e:	2208      	movs	r2, #8
  40c390:	9301      	str	r3, [sp, #4]
  40c392:	f7fe fd15 	bl	40adc0 <memset>
  40c396:	68fd      	ldr	r5, [r7, #12]
  40c398:	61f6      	str	r6, [r6, #28]
  40c39a:	2012      	movs	r0, #18
  40c39c:	2202      	movs	r2, #2
  40c39e:	f8c6 b020 	str.w	fp, [r6, #32]
  40c3a2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40c3a6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40c3aa:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40c3ae:	4621      	mov	r1, r4
  40c3b0:	81a8      	strh	r0, [r5, #12]
  40c3b2:	81ea      	strh	r2, [r5, #14]
  40c3b4:	602c      	str	r4, [r5, #0]
  40c3b6:	606c      	str	r4, [r5, #4]
  40c3b8:	60ac      	str	r4, [r5, #8]
  40c3ba:	666c      	str	r4, [r5, #100]	; 0x64
  40c3bc:	612c      	str	r4, [r5, #16]
  40c3be:	616c      	str	r4, [r5, #20]
  40c3c0:	61ac      	str	r4, [r5, #24]
  40c3c2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40c3c6:	2208      	movs	r2, #8
  40c3c8:	f7fe fcfa 	bl	40adc0 <memset>
  40c3cc:	9b01      	ldr	r3, [sp, #4]
  40c3ce:	61ed      	str	r5, [r5, #28]
  40c3d0:	f8c5 b020 	str.w	fp, [r5, #32]
  40c3d4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40c3d8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40c3dc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40c3e0:	63bb      	str	r3, [r7, #56]	; 0x38
  40c3e2:	b003      	add	sp, #12
  40c3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c3e8:	0040c301 	.word	0x0040c301
  40c3ec:	0040d109 	.word	0x0040d109
  40c3f0:	0040d12d 	.word	0x0040d12d
  40c3f4:	0040d169 	.word	0x0040d169
  40c3f8:	0040d189 	.word	0x0040d189

0040c3fc <__sinit>:
  40c3fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40c3fe:	b103      	cbz	r3, 40c402 <__sinit+0x6>
  40c400:	4770      	bx	lr
  40c402:	f7ff bf83 	b.w	40c30c <__sinit.part.1>
  40c406:	bf00      	nop

0040c408 <__sfp_lock_acquire>:
  40c408:	4770      	bx	lr
  40c40a:	bf00      	nop

0040c40c <__sfp_lock_release>:
  40c40c:	4770      	bx	lr
  40c40e:	bf00      	nop

0040c410 <__libc_fini_array>:
  40c410:	b538      	push	{r3, r4, r5, lr}
  40c412:	4d07      	ldr	r5, [pc, #28]	; (40c430 <__libc_fini_array+0x20>)
  40c414:	4c07      	ldr	r4, [pc, #28]	; (40c434 <__libc_fini_array+0x24>)
  40c416:	1b2c      	subs	r4, r5, r4
  40c418:	10a4      	asrs	r4, r4, #2
  40c41a:	d005      	beq.n	40c428 <__libc_fini_array+0x18>
  40c41c:	3c01      	subs	r4, #1
  40c41e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40c422:	4798      	blx	r3
  40c424:	2c00      	cmp	r4, #0
  40c426:	d1f9      	bne.n	40c41c <__libc_fini_array+0xc>
  40c428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40c42c:	f001 bda6 	b.w	40df7c <_fini>
  40c430:	0040df8c 	.word	0x0040df8c
  40c434:	0040df88 	.word	0x0040df88

0040c438 <__fputwc>:
  40c438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c43c:	b082      	sub	sp, #8
  40c43e:	4680      	mov	r8, r0
  40c440:	4689      	mov	r9, r1
  40c442:	4614      	mov	r4, r2
  40c444:	f000 fb3c 	bl	40cac0 <__locale_mb_cur_max>
  40c448:	2801      	cmp	r0, #1
  40c44a:	d033      	beq.n	40c4b4 <__fputwc+0x7c>
  40c44c:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40c450:	464a      	mov	r2, r9
  40c452:	a901      	add	r1, sp, #4
  40c454:	4640      	mov	r0, r8
  40c456:	f000 fef1 	bl	40d23c <_wcrtomb_r>
  40c45a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40c45e:	4682      	mov	sl, r0
  40c460:	d021      	beq.n	40c4a6 <__fputwc+0x6e>
  40c462:	b388      	cbz	r0, 40c4c8 <__fputwc+0x90>
  40c464:	f89d 6004 	ldrb.w	r6, [sp, #4]
  40c468:	2500      	movs	r5, #0
  40c46a:	e008      	b.n	40c47e <__fputwc+0x46>
  40c46c:	6823      	ldr	r3, [r4, #0]
  40c46e:	1c5a      	adds	r2, r3, #1
  40c470:	6022      	str	r2, [r4, #0]
  40c472:	701e      	strb	r6, [r3, #0]
  40c474:	3501      	adds	r5, #1
  40c476:	4555      	cmp	r5, sl
  40c478:	d226      	bcs.n	40c4c8 <__fputwc+0x90>
  40c47a:	ab01      	add	r3, sp, #4
  40c47c:	5d5e      	ldrb	r6, [r3, r5]
  40c47e:	68a3      	ldr	r3, [r4, #8]
  40c480:	3b01      	subs	r3, #1
  40c482:	2b00      	cmp	r3, #0
  40c484:	60a3      	str	r3, [r4, #8]
  40c486:	daf1      	bge.n	40c46c <__fputwc+0x34>
  40c488:	69a7      	ldr	r7, [r4, #24]
  40c48a:	42bb      	cmp	r3, r7
  40c48c:	4631      	mov	r1, r6
  40c48e:	4622      	mov	r2, r4
  40c490:	4640      	mov	r0, r8
  40c492:	db01      	blt.n	40c498 <__fputwc+0x60>
  40c494:	2e0a      	cmp	r6, #10
  40c496:	d1e9      	bne.n	40c46c <__fputwc+0x34>
  40c498:	f000 fe7a 	bl	40d190 <__swbuf_r>
  40c49c:	1c43      	adds	r3, r0, #1
  40c49e:	d1e9      	bne.n	40c474 <__fputwc+0x3c>
  40c4a0:	b002      	add	sp, #8
  40c4a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c4a6:	89a3      	ldrh	r3, [r4, #12]
  40c4a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c4ac:	81a3      	strh	r3, [r4, #12]
  40c4ae:	b002      	add	sp, #8
  40c4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c4b4:	f109 33ff 	add.w	r3, r9, #4294967295
  40c4b8:	2bfe      	cmp	r3, #254	; 0xfe
  40c4ba:	d8c7      	bhi.n	40c44c <__fputwc+0x14>
  40c4bc:	fa5f f689 	uxtb.w	r6, r9
  40c4c0:	4682      	mov	sl, r0
  40c4c2:	f88d 6004 	strb.w	r6, [sp, #4]
  40c4c6:	e7cf      	b.n	40c468 <__fputwc+0x30>
  40c4c8:	4648      	mov	r0, r9
  40c4ca:	b002      	add	sp, #8
  40c4cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040c4d0 <_fputwc_r>:
  40c4d0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40c4d4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40c4d8:	d10a      	bne.n	40c4f0 <_fputwc_r+0x20>
  40c4da:	b410      	push	{r4}
  40c4dc:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40c4de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40c4e2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40c4e6:	6654      	str	r4, [r2, #100]	; 0x64
  40c4e8:	8193      	strh	r3, [r2, #12]
  40c4ea:	bc10      	pop	{r4}
  40c4ec:	f7ff bfa4 	b.w	40c438 <__fputwc>
  40c4f0:	f7ff bfa2 	b.w	40c438 <__fputwc>

0040c4f4 <_malloc_trim_r>:
  40c4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c4f6:	4f23      	ldr	r7, [pc, #140]	; (40c584 <_malloc_trim_r+0x90>)
  40c4f8:	460c      	mov	r4, r1
  40c4fa:	4606      	mov	r6, r0
  40c4fc:	f7fe fcae 	bl	40ae5c <__malloc_lock>
  40c500:	68bb      	ldr	r3, [r7, #8]
  40c502:	685d      	ldr	r5, [r3, #4]
  40c504:	f025 0503 	bic.w	r5, r5, #3
  40c508:	1b29      	subs	r1, r5, r4
  40c50a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40c50e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40c512:	f021 010f 	bic.w	r1, r1, #15
  40c516:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40c51a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40c51e:	db07      	blt.n	40c530 <_malloc_trim_r+0x3c>
  40c520:	2100      	movs	r1, #0
  40c522:	4630      	mov	r0, r6
  40c524:	f7fe fcda 	bl	40aedc <_sbrk_r>
  40c528:	68bb      	ldr	r3, [r7, #8]
  40c52a:	442b      	add	r3, r5
  40c52c:	4298      	cmp	r0, r3
  40c52e:	d004      	beq.n	40c53a <_malloc_trim_r+0x46>
  40c530:	4630      	mov	r0, r6
  40c532:	f7fe fc95 	bl	40ae60 <__malloc_unlock>
  40c536:	2000      	movs	r0, #0
  40c538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40c53a:	4261      	negs	r1, r4
  40c53c:	4630      	mov	r0, r6
  40c53e:	f7fe fccd 	bl	40aedc <_sbrk_r>
  40c542:	3001      	adds	r0, #1
  40c544:	d00d      	beq.n	40c562 <_malloc_trim_r+0x6e>
  40c546:	4b10      	ldr	r3, [pc, #64]	; (40c588 <_malloc_trim_r+0x94>)
  40c548:	68ba      	ldr	r2, [r7, #8]
  40c54a:	6819      	ldr	r1, [r3, #0]
  40c54c:	1b2d      	subs	r5, r5, r4
  40c54e:	f045 0501 	orr.w	r5, r5, #1
  40c552:	4630      	mov	r0, r6
  40c554:	1b09      	subs	r1, r1, r4
  40c556:	6055      	str	r5, [r2, #4]
  40c558:	6019      	str	r1, [r3, #0]
  40c55a:	f7fe fc81 	bl	40ae60 <__malloc_unlock>
  40c55e:	2001      	movs	r0, #1
  40c560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40c562:	2100      	movs	r1, #0
  40c564:	4630      	mov	r0, r6
  40c566:	f7fe fcb9 	bl	40aedc <_sbrk_r>
  40c56a:	68ba      	ldr	r2, [r7, #8]
  40c56c:	1a83      	subs	r3, r0, r2
  40c56e:	2b0f      	cmp	r3, #15
  40c570:	ddde      	ble.n	40c530 <_malloc_trim_r+0x3c>
  40c572:	4c06      	ldr	r4, [pc, #24]	; (40c58c <_malloc_trim_r+0x98>)
  40c574:	4904      	ldr	r1, [pc, #16]	; (40c588 <_malloc_trim_r+0x94>)
  40c576:	6824      	ldr	r4, [r4, #0]
  40c578:	f043 0301 	orr.w	r3, r3, #1
  40c57c:	1b00      	subs	r0, r0, r4
  40c57e:	6053      	str	r3, [r2, #4]
  40c580:	6008      	str	r0, [r1, #0]
  40c582:	e7d5      	b.n	40c530 <_malloc_trim_r+0x3c>
  40c584:	2000057c 	.word	0x2000057c
  40c588:	20019f0c 	.word	0x20019f0c
  40c58c:	20000988 	.word	0x20000988

0040c590 <_free_r>:
  40c590:	2900      	cmp	r1, #0
  40c592:	d045      	beq.n	40c620 <_free_r+0x90>
  40c594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c598:	460d      	mov	r5, r1
  40c59a:	4680      	mov	r8, r0
  40c59c:	f7fe fc5e 	bl	40ae5c <__malloc_lock>
  40c5a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40c5a4:	496a      	ldr	r1, [pc, #424]	; (40c750 <_free_r+0x1c0>)
  40c5a6:	f027 0301 	bic.w	r3, r7, #1
  40c5aa:	f1a5 0408 	sub.w	r4, r5, #8
  40c5ae:	18e2      	adds	r2, r4, r3
  40c5b0:	688e      	ldr	r6, [r1, #8]
  40c5b2:	6850      	ldr	r0, [r2, #4]
  40c5b4:	42b2      	cmp	r2, r6
  40c5b6:	f020 0003 	bic.w	r0, r0, #3
  40c5ba:	d062      	beq.n	40c682 <_free_r+0xf2>
  40c5bc:	07fe      	lsls	r6, r7, #31
  40c5be:	6050      	str	r0, [r2, #4]
  40c5c0:	d40b      	bmi.n	40c5da <_free_r+0x4a>
  40c5c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40c5c6:	1be4      	subs	r4, r4, r7
  40c5c8:	f101 0e08 	add.w	lr, r1, #8
  40c5cc:	68a5      	ldr	r5, [r4, #8]
  40c5ce:	4575      	cmp	r5, lr
  40c5d0:	443b      	add	r3, r7
  40c5d2:	d06f      	beq.n	40c6b4 <_free_r+0x124>
  40c5d4:	68e7      	ldr	r7, [r4, #12]
  40c5d6:	60ef      	str	r7, [r5, #12]
  40c5d8:	60bd      	str	r5, [r7, #8]
  40c5da:	1815      	adds	r5, r2, r0
  40c5dc:	686d      	ldr	r5, [r5, #4]
  40c5de:	07ed      	lsls	r5, r5, #31
  40c5e0:	d542      	bpl.n	40c668 <_free_r+0xd8>
  40c5e2:	f043 0201 	orr.w	r2, r3, #1
  40c5e6:	6062      	str	r2, [r4, #4]
  40c5e8:	50e3      	str	r3, [r4, r3]
  40c5ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40c5ee:	d218      	bcs.n	40c622 <_free_r+0x92>
  40c5f0:	08db      	lsrs	r3, r3, #3
  40c5f2:	1c5a      	adds	r2, r3, #1
  40c5f4:	684d      	ldr	r5, [r1, #4]
  40c5f6:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40c5fa:	60a7      	str	r7, [r4, #8]
  40c5fc:	2001      	movs	r0, #1
  40c5fe:	109b      	asrs	r3, r3, #2
  40c600:	fa00 f303 	lsl.w	r3, r0, r3
  40c604:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40c608:	431d      	orrs	r5, r3
  40c60a:	3808      	subs	r0, #8
  40c60c:	60e0      	str	r0, [r4, #12]
  40c60e:	604d      	str	r5, [r1, #4]
  40c610:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  40c614:	60fc      	str	r4, [r7, #12]
  40c616:	4640      	mov	r0, r8
  40c618:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40c61c:	f7fe bc20 	b.w	40ae60 <__malloc_unlock>
  40c620:	4770      	bx	lr
  40c622:	0a5a      	lsrs	r2, r3, #9
  40c624:	2a04      	cmp	r2, #4
  40c626:	d853      	bhi.n	40c6d0 <_free_r+0x140>
  40c628:	099a      	lsrs	r2, r3, #6
  40c62a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40c62e:	007f      	lsls	r7, r7, #1
  40c630:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40c634:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40c638:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40c63c:	4944      	ldr	r1, [pc, #272]	; (40c750 <_free_r+0x1c0>)
  40c63e:	3808      	subs	r0, #8
  40c640:	4290      	cmp	r0, r2
  40c642:	d04d      	beq.n	40c6e0 <_free_r+0x150>
  40c644:	6851      	ldr	r1, [r2, #4]
  40c646:	f021 0103 	bic.w	r1, r1, #3
  40c64a:	428b      	cmp	r3, r1
  40c64c:	d202      	bcs.n	40c654 <_free_r+0xc4>
  40c64e:	6892      	ldr	r2, [r2, #8]
  40c650:	4290      	cmp	r0, r2
  40c652:	d1f7      	bne.n	40c644 <_free_r+0xb4>
  40c654:	68d0      	ldr	r0, [r2, #12]
  40c656:	60e0      	str	r0, [r4, #12]
  40c658:	60a2      	str	r2, [r4, #8]
  40c65a:	6084      	str	r4, [r0, #8]
  40c65c:	60d4      	str	r4, [r2, #12]
  40c65e:	4640      	mov	r0, r8
  40c660:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40c664:	f7fe bbfc 	b.w	40ae60 <__malloc_unlock>
  40c668:	6895      	ldr	r5, [r2, #8]
  40c66a:	4f3a      	ldr	r7, [pc, #232]	; (40c754 <_free_r+0x1c4>)
  40c66c:	42bd      	cmp	r5, r7
  40c66e:	4403      	add	r3, r0
  40c670:	d03f      	beq.n	40c6f2 <_free_r+0x162>
  40c672:	68d0      	ldr	r0, [r2, #12]
  40c674:	60e8      	str	r0, [r5, #12]
  40c676:	f043 0201 	orr.w	r2, r3, #1
  40c67a:	6085      	str	r5, [r0, #8]
  40c67c:	6062      	str	r2, [r4, #4]
  40c67e:	50e3      	str	r3, [r4, r3]
  40c680:	e7b3      	b.n	40c5ea <_free_r+0x5a>
  40c682:	07ff      	lsls	r7, r7, #31
  40c684:	4403      	add	r3, r0
  40c686:	d407      	bmi.n	40c698 <_free_r+0x108>
  40c688:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40c68c:	1aa4      	subs	r4, r4, r2
  40c68e:	4413      	add	r3, r2
  40c690:	68a0      	ldr	r0, [r4, #8]
  40c692:	68e2      	ldr	r2, [r4, #12]
  40c694:	60c2      	str	r2, [r0, #12]
  40c696:	6090      	str	r0, [r2, #8]
  40c698:	4a2f      	ldr	r2, [pc, #188]	; (40c758 <_free_r+0x1c8>)
  40c69a:	6812      	ldr	r2, [r2, #0]
  40c69c:	f043 0001 	orr.w	r0, r3, #1
  40c6a0:	4293      	cmp	r3, r2
  40c6a2:	6060      	str	r0, [r4, #4]
  40c6a4:	608c      	str	r4, [r1, #8]
  40c6a6:	d3b6      	bcc.n	40c616 <_free_r+0x86>
  40c6a8:	4b2c      	ldr	r3, [pc, #176]	; (40c75c <_free_r+0x1cc>)
  40c6aa:	4640      	mov	r0, r8
  40c6ac:	6819      	ldr	r1, [r3, #0]
  40c6ae:	f7ff ff21 	bl	40c4f4 <_malloc_trim_r>
  40c6b2:	e7b0      	b.n	40c616 <_free_r+0x86>
  40c6b4:	1811      	adds	r1, r2, r0
  40c6b6:	6849      	ldr	r1, [r1, #4]
  40c6b8:	07c9      	lsls	r1, r1, #31
  40c6ba:	d444      	bmi.n	40c746 <_free_r+0x1b6>
  40c6bc:	6891      	ldr	r1, [r2, #8]
  40c6be:	68d2      	ldr	r2, [r2, #12]
  40c6c0:	60ca      	str	r2, [r1, #12]
  40c6c2:	4403      	add	r3, r0
  40c6c4:	f043 0001 	orr.w	r0, r3, #1
  40c6c8:	6091      	str	r1, [r2, #8]
  40c6ca:	6060      	str	r0, [r4, #4]
  40c6cc:	50e3      	str	r3, [r4, r3]
  40c6ce:	e7a2      	b.n	40c616 <_free_r+0x86>
  40c6d0:	2a14      	cmp	r2, #20
  40c6d2:	d817      	bhi.n	40c704 <_free_r+0x174>
  40c6d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40c6d8:	007f      	lsls	r7, r7, #1
  40c6da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40c6de:	e7a9      	b.n	40c634 <_free_r+0xa4>
  40c6e0:	10aa      	asrs	r2, r5, #2
  40c6e2:	684b      	ldr	r3, [r1, #4]
  40c6e4:	2501      	movs	r5, #1
  40c6e6:	fa05 f202 	lsl.w	r2, r5, r2
  40c6ea:	4313      	orrs	r3, r2
  40c6ec:	604b      	str	r3, [r1, #4]
  40c6ee:	4602      	mov	r2, r0
  40c6f0:	e7b1      	b.n	40c656 <_free_r+0xc6>
  40c6f2:	f043 0201 	orr.w	r2, r3, #1
  40c6f6:	614c      	str	r4, [r1, #20]
  40c6f8:	610c      	str	r4, [r1, #16]
  40c6fa:	60e5      	str	r5, [r4, #12]
  40c6fc:	60a5      	str	r5, [r4, #8]
  40c6fe:	6062      	str	r2, [r4, #4]
  40c700:	50e3      	str	r3, [r4, r3]
  40c702:	e788      	b.n	40c616 <_free_r+0x86>
  40c704:	2a54      	cmp	r2, #84	; 0x54
  40c706:	d806      	bhi.n	40c716 <_free_r+0x186>
  40c708:	0b1a      	lsrs	r2, r3, #12
  40c70a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40c70e:	007f      	lsls	r7, r7, #1
  40c710:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40c714:	e78e      	b.n	40c634 <_free_r+0xa4>
  40c716:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40c71a:	d806      	bhi.n	40c72a <_free_r+0x19a>
  40c71c:	0bda      	lsrs	r2, r3, #15
  40c71e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40c722:	007f      	lsls	r7, r7, #1
  40c724:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40c728:	e784      	b.n	40c634 <_free_r+0xa4>
  40c72a:	f240 5054 	movw	r0, #1364	; 0x554
  40c72e:	4282      	cmp	r2, r0
  40c730:	d806      	bhi.n	40c740 <_free_r+0x1b0>
  40c732:	0c9a      	lsrs	r2, r3, #18
  40c734:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40c738:	007f      	lsls	r7, r7, #1
  40c73a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40c73e:	e779      	b.n	40c634 <_free_r+0xa4>
  40c740:	27fe      	movs	r7, #254	; 0xfe
  40c742:	257e      	movs	r5, #126	; 0x7e
  40c744:	e776      	b.n	40c634 <_free_r+0xa4>
  40c746:	f043 0201 	orr.w	r2, r3, #1
  40c74a:	6062      	str	r2, [r4, #4]
  40c74c:	50e3      	str	r3, [r4, r3]
  40c74e:	e762      	b.n	40c616 <_free_r+0x86>
  40c750:	2000057c 	.word	0x2000057c
  40c754:	20000584 	.word	0x20000584
  40c758:	20000984 	.word	0x20000984
  40c75c:	20019f08 	.word	0x20019f08

0040c760 <__sfvwrite_r>:
  40c760:	6893      	ldr	r3, [r2, #8]
  40c762:	2b00      	cmp	r3, #0
  40c764:	d076      	beq.n	40c854 <__sfvwrite_r+0xf4>
  40c766:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c76a:	898b      	ldrh	r3, [r1, #12]
  40c76c:	b085      	sub	sp, #20
  40c76e:	460c      	mov	r4, r1
  40c770:	0719      	lsls	r1, r3, #28
  40c772:	9001      	str	r0, [sp, #4]
  40c774:	4616      	mov	r6, r2
  40c776:	d529      	bpl.n	40c7cc <__sfvwrite_r+0x6c>
  40c778:	6922      	ldr	r2, [r4, #16]
  40c77a:	b33a      	cbz	r2, 40c7cc <__sfvwrite_r+0x6c>
  40c77c:	f003 0802 	and.w	r8, r3, #2
  40c780:	fa1f f088 	uxth.w	r0, r8
  40c784:	6835      	ldr	r5, [r6, #0]
  40c786:	2800      	cmp	r0, #0
  40c788:	d02f      	beq.n	40c7ea <__sfvwrite_r+0x8a>
  40c78a:	f04f 0900 	mov.w	r9, #0
  40c78e:	4fb4      	ldr	r7, [pc, #720]	; (40ca60 <__sfvwrite_r+0x300>)
  40c790:	46c8      	mov	r8, r9
  40c792:	46b2      	mov	sl, r6
  40c794:	45b8      	cmp	r8, r7
  40c796:	4643      	mov	r3, r8
  40c798:	464a      	mov	r2, r9
  40c79a:	bf28      	it	cs
  40c79c:	463b      	movcs	r3, r7
  40c79e:	9801      	ldr	r0, [sp, #4]
  40c7a0:	f1b8 0f00 	cmp.w	r8, #0
  40c7a4:	d050      	beq.n	40c848 <__sfvwrite_r+0xe8>
  40c7a6:	69e1      	ldr	r1, [r4, #28]
  40c7a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40c7aa:	47b0      	blx	r6
  40c7ac:	2800      	cmp	r0, #0
  40c7ae:	dd71      	ble.n	40c894 <__sfvwrite_r+0x134>
  40c7b0:	f8da 3008 	ldr.w	r3, [sl, #8]
  40c7b4:	1a1b      	subs	r3, r3, r0
  40c7b6:	4481      	add	r9, r0
  40c7b8:	ebc0 0808 	rsb	r8, r0, r8
  40c7bc:	f8ca 3008 	str.w	r3, [sl, #8]
  40c7c0:	2b00      	cmp	r3, #0
  40c7c2:	d1e7      	bne.n	40c794 <__sfvwrite_r+0x34>
  40c7c4:	2000      	movs	r0, #0
  40c7c6:	b005      	add	sp, #20
  40c7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c7cc:	4621      	mov	r1, r4
  40c7ce:	9801      	ldr	r0, [sp, #4]
  40c7d0:	f7ff fc68 	bl	40c0a4 <__swsetup_r>
  40c7d4:	2800      	cmp	r0, #0
  40c7d6:	f040 813a 	bne.w	40ca4e <__sfvwrite_r+0x2ee>
  40c7da:	89a3      	ldrh	r3, [r4, #12]
  40c7dc:	6835      	ldr	r5, [r6, #0]
  40c7de:	f003 0802 	and.w	r8, r3, #2
  40c7e2:	fa1f f088 	uxth.w	r0, r8
  40c7e6:	2800      	cmp	r0, #0
  40c7e8:	d1cf      	bne.n	40c78a <__sfvwrite_r+0x2a>
  40c7ea:	f013 0901 	ands.w	r9, r3, #1
  40c7ee:	d15b      	bne.n	40c8a8 <__sfvwrite_r+0x148>
  40c7f0:	464f      	mov	r7, r9
  40c7f2:	9602      	str	r6, [sp, #8]
  40c7f4:	b31f      	cbz	r7, 40c83e <__sfvwrite_r+0xde>
  40c7f6:	059a      	lsls	r2, r3, #22
  40c7f8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40c7fc:	d52c      	bpl.n	40c858 <__sfvwrite_r+0xf8>
  40c7fe:	4547      	cmp	r7, r8
  40c800:	46c2      	mov	sl, r8
  40c802:	f0c0 80a4 	bcc.w	40c94e <__sfvwrite_r+0x1ee>
  40c806:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40c80a:	f040 80b1 	bne.w	40c970 <__sfvwrite_r+0x210>
  40c80e:	6820      	ldr	r0, [r4, #0]
  40c810:	4652      	mov	r2, sl
  40c812:	4649      	mov	r1, r9
  40c814:	f000 fa24 	bl	40cc60 <memmove>
  40c818:	68a0      	ldr	r0, [r4, #8]
  40c81a:	6823      	ldr	r3, [r4, #0]
  40c81c:	ebc8 0000 	rsb	r0, r8, r0
  40c820:	4453      	add	r3, sl
  40c822:	60a0      	str	r0, [r4, #8]
  40c824:	6023      	str	r3, [r4, #0]
  40c826:	4638      	mov	r0, r7
  40c828:	9a02      	ldr	r2, [sp, #8]
  40c82a:	6893      	ldr	r3, [r2, #8]
  40c82c:	1a1b      	subs	r3, r3, r0
  40c82e:	4481      	add	r9, r0
  40c830:	1a3f      	subs	r7, r7, r0
  40c832:	6093      	str	r3, [r2, #8]
  40c834:	2b00      	cmp	r3, #0
  40c836:	d0c5      	beq.n	40c7c4 <__sfvwrite_r+0x64>
  40c838:	89a3      	ldrh	r3, [r4, #12]
  40c83a:	2f00      	cmp	r7, #0
  40c83c:	d1db      	bne.n	40c7f6 <__sfvwrite_r+0x96>
  40c83e:	f8d5 9000 	ldr.w	r9, [r5]
  40c842:	686f      	ldr	r7, [r5, #4]
  40c844:	3508      	adds	r5, #8
  40c846:	e7d5      	b.n	40c7f4 <__sfvwrite_r+0x94>
  40c848:	f8d5 9000 	ldr.w	r9, [r5]
  40c84c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40c850:	3508      	adds	r5, #8
  40c852:	e79f      	b.n	40c794 <__sfvwrite_r+0x34>
  40c854:	2000      	movs	r0, #0
  40c856:	4770      	bx	lr
  40c858:	6820      	ldr	r0, [r4, #0]
  40c85a:	6923      	ldr	r3, [r4, #16]
  40c85c:	4298      	cmp	r0, r3
  40c85e:	d803      	bhi.n	40c868 <__sfvwrite_r+0x108>
  40c860:	6961      	ldr	r1, [r4, #20]
  40c862:	428f      	cmp	r7, r1
  40c864:	f080 80b7 	bcs.w	40c9d6 <__sfvwrite_r+0x276>
  40c868:	45b8      	cmp	r8, r7
  40c86a:	bf28      	it	cs
  40c86c:	46b8      	movcs	r8, r7
  40c86e:	4642      	mov	r2, r8
  40c870:	4649      	mov	r1, r9
  40c872:	f000 f9f5 	bl	40cc60 <memmove>
  40c876:	68a3      	ldr	r3, [r4, #8]
  40c878:	6822      	ldr	r2, [r4, #0]
  40c87a:	ebc8 0303 	rsb	r3, r8, r3
  40c87e:	4442      	add	r2, r8
  40c880:	60a3      	str	r3, [r4, #8]
  40c882:	6022      	str	r2, [r4, #0]
  40c884:	2b00      	cmp	r3, #0
  40c886:	d149      	bne.n	40c91c <__sfvwrite_r+0x1bc>
  40c888:	4621      	mov	r1, r4
  40c88a:	9801      	ldr	r0, [sp, #4]
  40c88c:	f7ff fd22 	bl	40c2d4 <_fflush_r>
  40c890:	2800      	cmp	r0, #0
  40c892:	d043      	beq.n	40c91c <__sfvwrite_r+0x1bc>
  40c894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c89c:	f04f 30ff 	mov.w	r0, #4294967295
  40c8a0:	81a3      	strh	r3, [r4, #12]
  40c8a2:	b005      	add	sp, #20
  40c8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c8a8:	4680      	mov	r8, r0
  40c8aa:	9002      	str	r0, [sp, #8]
  40c8ac:	4682      	mov	sl, r0
  40c8ae:	4681      	mov	r9, r0
  40c8b0:	f1b9 0f00 	cmp.w	r9, #0
  40c8b4:	d02a      	beq.n	40c90c <__sfvwrite_r+0x1ac>
  40c8b6:	9b02      	ldr	r3, [sp, #8]
  40c8b8:	2b00      	cmp	r3, #0
  40c8ba:	d04c      	beq.n	40c956 <__sfvwrite_r+0x1f6>
  40c8bc:	6820      	ldr	r0, [r4, #0]
  40c8be:	6923      	ldr	r3, [r4, #16]
  40c8c0:	6962      	ldr	r2, [r4, #20]
  40c8c2:	45c8      	cmp	r8, r9
  40c8c4:	46c3      	mov	fp, r8
  40c8c6:	bf28      	it	cs
  40c8c8:	46cb      	movcs	fp, r9
  40c8ca:	4298      	cmp	r0, r3
  40c8cc:	465f      	mov	r7, fp
  40c8ce:	d904      	bls.n	40c8da <__sfvwrite_r+0x17a>
  40c8d0:	68a3      	ldr	r3, [r4, #8]
  40c8d2:	4413      	add	r3, r2
  40c8d4:	459b      	cmp	fp, r3
  40c8d6:	f300 8090 	bgt.w	40c9fa <__sfvwrite_r+0x29a>
  40c8da:	4593      	cmp	fp, r2
  40c8dc:	db20      	blt.n	40c920 <__sfvwrite_r+0x1c0>
  40c8de:	4613      	mov	r3, r2
  40c8e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c8e2:	69e1      	ldr	r1, [r4, #28]
  40c8e4:	9801      	ldr	r0, [sp, #4]
  40c8e6:	4652      	mov	r2, sl
  40c8e8:	47b8      	blx	r7
  40c8ea:	1e07      	subs	r7, r0, #0
  40c8ec:	ddd2      	ble.n	40c894 <__sfvwrite_r+0x134>
  40c8ee:	ebb8 0807 	subs.w	r8, r8, r7
  40c8f2:	d023      	beq.n	40c93c <__sfvwrite_r+0x1dc>
  40c8f4:	68b3      	ldr	r3, [r6, #8]
  40c8f6:	1bdb      	subs	r3, r3, r7
  40c8f8:	44ba      	add	sl, r7
  40c8fa:	ebc7 0909 	rsb	r9, r7, r9
  40c8fe:	60b3      	str	r3, [r6, #8]
  40c900:	2b00      	cmp	r3, #0
  40c902:	f43f af5f 	beq.w	40c7c4 <__sfvwrite_r+0x64>
  40c906:	f1b9 0f00 	cmp.w	r9, #0
  40c90a:	d1d4      	bne.n	40c8b6 <__sfvwrite_r+0x156>
  40c90c:	2300      	movs	r3, #0
  40c90e:	f8d5 a000 	ldr.w	sl, [r5]
  40c912:	f8d5 9004 	ldr.w	r9, [r5, #4]
  40c916:	9302      	str	r3, [sp, #8]
  40c918:	3508      	adds	r5, #8
  40c91a:	e7c9      	b.n	40c8b0 <__sfvwrite_r+0x150>
  40c91c:	4640      	mov	r0, r8
  40c91e:	e783      	b.n	40c828 <__sfvwrite_r+0xc8>
  40c920:	465a      	mov	r2, fp
  40c922:	4651      	mov	r1, sl
  40c924:	f000 f99c 	bl	40cc60 <memmove>
  40c928:	68a2      	ldr	r2, [r4, #8]
  40c92a:	6823      	ldr	r3, [r4, #0]
  40c92c:	ebcb 0202 	rsb	r2, fp, r2
  40c930:	445b      	add	r3, fp
  40c932:	ebb8 0807 	subs.w	r8, r8, r7
  40c936:	60a2      	str	r2, [r4, #8]
  40c938:	6023      	str	r3, [r4, #0]
  40c93a:	d1db      	bne.n	40c8f4 <__sfvwrite_r+0x194>
  40c93c:	4621      	mov	r1, r4
  40c93e:	9801      	ldr	r0, [sp, #4]
  40c940:	f7ff fcc8 	bl	40c2d4 <_fflush_r>
  40c944:	2800      	cmp	r0, #0
  40c946:	d1a5      	bne.n	40c894 <__sfvwrite_r+0x134>
  40c948:	f8cd 8008 	str.w	r8, [sp, #8]
  40c94c:	e7d2      	b.n	40c8f4 <__sfvwrite_r+0x194>
  40c94e:	6820      	ldr	r0, [r4, #0]
  40c950:	46b8      	mov	r8, r7
  40c952:	46ba      	mov	sl, r7
  40c954:	e75c      	b.n	40c810 <__sfvwrite_r+0xb0>
  40c956:	464a      	mov	r2, r9
  40c958:	210a      	movs	r1, #10
  40c95a:	4650      	mov	r0, sl
  40c95c:	f000 f930 	bl	40cbc0 <memchr>
  40c960:	2800      	cmp	r0, #0
  40c962:	d06f      	beq.n	40ca44 <__sfvwrite_r+0x2e4>
  40c964:	3001      	adds	r0, #1
  40c966:	2301      	movs	r3, #1
  40c968:	ebca 0800 	rsb	r8, sl, r0
  40c96c:	9302      	str	r3, [sp, #8]
  40c96e:	e7a5      	b.n	40c8bc <__sfvwrite_r+0x15c>
  40c970:	6962      	ldr	r2, [r4, #20]
  40c972:	6820      	ldr	r0, [r4, #0]
  40c974:	6921      	ldr	r1, [r4, #16]
  40c976:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40c97a:	ebc1 0a00 	rsb	sl, r1, r0
  40c97e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40c982:	f10a 0001 	add.w	r0, sl, #1
  40c986:	ea4f 0868 	mov.w	r8, r8, asr #1
  40c98a:	4438      	add	r0, r7
  40c98c:	4540      	cmp	r0, r8
  40c98e:	4642      	mov	r2, r8
  40c990:	bf84      	itt	hi
  40c992:	4680      	movhi	r8, r0
  40c994:	4642      	movhi	r2, r8
  40c996:	055b      	lsls	r3, r3, #21
  40c998:	d542      	bpl.n	40ca20 <__sfvwrite_r+0x2c0>
  40c99a:	4611      	mov	r1, r2
  40c99c:	9801      	ldr	r0, [sp, #4]
  40c99e:	f7fd fe8b 	bl	40a6b8 <_malloc_r>
  40c9a2:	4683      	mov	fp, r0
  40c9a4:	2800      	cmp	r0, #0
  40c9a6:	d055      	beq.n	40ca54 <__sfvwrite_r+0x2f4>
  40c9a8:	4652      	mov	r2, sl
  40c9aa:	6921      	ldr	r1, [r4, #16]
  40c9ac:	f7fe f96e 	bl	40ac8c <memcpy>
  40c9b0:	89a3      	ldrh	r3, [r4, #12]
  40c9b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40c9b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c9ba:	81a3      	strh	r3, [r4, #12]
  40c9bc:	ebca 0308 	rsb	r3, sl, r8
  40c9c0:	eb0b 000a 	add.w	r0, fp, sl
  40c9c4:	f8c4 8014 	str.w	r8, [r4, #20]
  40c9c8:	f8c4 b010 	str.w	fp, [r4, #16]
  40c9cc:	6020      	str	r0, [r4, #0]
  40c9ce:	60a3      	str	r3, [r4, #8]
  40c9d0:	46b8      	mov	r8, r7
  40c9d2:	46ba      	mov	sl, r7
  40c9d4:	e71c      	b.n	40c810 <__sfvwrite_r+0xb0>
  40c9d6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40c9da:	42bb      	cmp	r3, r7
  40c9dc:	bf28      	it	cs
  40c9de:	463b      	movcs	r3, r7
  40c9e0:	464a      	mov	r2, r9
  40c9e2:	fb93 f3f1 	sdiv	r3, r3, r1
  40c9e6:	9801      	ldr	r0, [sp, #4]
  40c9e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40c9ea:	fb01 f303 	mul.w	r3, r1, r3
  40c9ee:	69e1      	ldr	r1, [r4, #28]
  40c9f0:	47b0      	blx	r6
  40c9f2:	2800      	cmp	r0, #0
  40c9f4:	f73f af18 	bgt.w	40c828 <__sfvwrite_r+0xc8>
  40c9f8:	e74c      	b.n	40c894 <__sfvwrite_r+0x134>
  40c9fa:	461a      	mov	r2, r3
  40c9fc:	4651      	mov	r1, sl
  40c9fe:	9303      	str	r3, [sp, #12]
  40ca00:	f000 f92e 	bl	40cc60 <memmove>
  40ca04:	6822      	ldr	r2, [r4, #0]
  40ca06:	9b03      	ldr	r3, [sp, #12]
  40ca08:	9801      	ldr	r0, [sp, #4]
  40ca0a:	441a      	add	r2, r3
  40ca0c:	6022      	str	r2, [r4, #0]
  40ca0e:	4621      	mov	r1, r4
  40ca10:	f7ff fc60 	bl	40c2d4 <_fflush_r>
  40ca14:	9b03      	ldr	r3, [sp, #12]
  40ca16:	2800      	cmp	r0, #0
  40ca18:	f47f af3c 	bne.w	40c894 <__sfvwrite_r+0x134>
  40ca1c:	461f      	mov	r7, r3
  40ca1e:	e766      	b.n	40c8ee <__sfvwrite_r+0x18e>
  40ca20:	9801      	ldr	r0, [sp, #4]
  40ca22:	f000 f981 	bl	40cd28 <_realloc_r>
  40ca26:	4683      	mov	fp, r0
  40ca28:	2800      	cmp	r0, #0
  40ca2a:	d1c7      	bne.n	40c9bc <__sfvwrite_r+0x25c>
  40ca2c:	9d01      	ldr	r5, [sp, #4]
  40ca2e:	6921      	ldr	r1, [r4, #16]
  40ca30:	4628      	mov	r0, r5
  40ca32:	f7ff fdad 	bl	40c590 <_free_r>
  40ca36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ca3a:	220c      	movs	r2, #12
  40ca3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40ca40:	602a      	str	r2, [r5, #0]
  40ca42:	e729      	b.n	40c898 <__sfvwrite_r+0x138>
  40ca44:	2301      	movs	r3, #1
  40ca46:	f109 0801 	add.w	r8, r9, #1
  40ca4a:	9302      	str	r3, [sp, #8]
  40ca4c:	e736      	b.n	40c8bc <__sfvwrite_r+0x15c>
  40ca4e:	f04f 30ff 	mov.w	r0, #4294967295
  40ca52:	e6b8      	b.n	40c7c6 <__sfvwrite_r+0x66>
  40ca54:	9a01      	ldr	r2, [sp, #4]
  40ca56:	230c      	movs	r3, #12
  40ca58:	6013      	str	r3, [r2, #0]
  40ca5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ca5e:	e71b      	b.n	40c898 <__sfvwrite_r+0x138>
  40ca60:	7ffffc00 	.word	0x7ffffc00

0040ca64 <_fwalk_reent>:
  40ca64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40ca68:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40ca6c:	d01f      	beq.n	40caae <_fwalk_reent+0x4a>
  40ca6e:	4688      	mov	r8, r1
  40ca70:	4606      	mov	r6, r0
  40ca72:	f04f 0900 	mov.w	r9, #0
  40ca76:	687d      	ldr	r5, [r7, #4]
  40ca78:	68bc      	ldr	r4, [r7, #8]
  40ca7a:	3d01      	subs	r5, #1
  40ca7c:	d411      	bmi.n	40caa2 <_fwalk_reent+0x3e>
  40ca7e:	89a3      	ldrh	r3, [r4, #12]
  40ca80:	2b01      	cmp	r3, #1
  40ca82:	f105 35ff 	add.w	r5, r5, #4294967295
  40ca86:	d908      	bls.n	40ca9a <_fwalk_reent+0x36>
  40ca88:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40ca8c:	3301      	adds	r3, #1
  40ca8e:	4621      	mov	r1, r4
  40ca90:	4630      	mov	r0, r6
  40ca92:	d002      	beq.n	40ca9a <_fwalk_reent+0x36>
  40ca94:	47c0      	blx	r8
  40ca96:	ea49 0900 	orr.w	r9, r9, r0
  40ca9a:	1c6b      	adds	r3, r5, #1
  40ca9c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40caa0:	d1ed      	bne.n	40ca7e <_fwalk_reent+0x1a>
  40caa2:	683f      	ldr	r7, [r7, #0]
  40caa4:	2f00      	cmp	r7, #0
  40caa6:	d1e6      	bne.n	40ca76 <_fwalk_reent+0x12>
  40caa8:	4648      	mov	r0, r9
  40caaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40caae:	46b9      	mov	r9, r7
  40cab0:	4648      	mov	r0, r9
  40cab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40cab6:	bf00      	nop

0040cab8 <__locale_charset>:
  40cab8:	4800      	ldr	r0, [pc, #0]	; (40cabc <__locale_charset+0x4>)
  40caba:	4770      	bx	lr
  40cabc:	2000098c 	.word	0x2000098c

0040cac0 <__locale_mb_cur_max>:
  40cac0:	4b01      	ldr	r3, [pc, #4]	; (40cac8 <__locale_mb_cur_max+0x8>)
  40cac2:	6818      	ldr	r0, [r3, #0]
  40cac4:	4770      	bx	lr
  40cac6:	bf00      	nop
  40cac8:	200009ac 	.word	0x200009ac

0040cacc <__swhatbuf_r>:
  40cacc:	b570      	push	{r4, r5, r6, lr}
  40cace:	460d      	mov	r5, r1
  40cad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cad4:	2900      	cmp	r1, #0
  40cad6:	b090      	sub	sp, #64	; 0x40
  40cad8:	4614      	mov	r4, r2
  40cada:	461e      	mov	r6, r3
  40cadc:	db14      	blt.n	40cb08 <__swhatbuf_r+0x3c>
  40cade:	aa01      	add	r2, sp, #4
  40cae0:	f000 fca0 	bl	40d424 <_fstat_r>
  40cae4:	2800      	cmp	r0, #0
  40cae6:	db0f      	blt.n	40cb08 <__swhatbuf_r+0x3c>
  40cae8:	9a02      	ldr	r2, [sp, #8]
  40caea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40caee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40caf2:	fab2 f282 	clz	r2, r2
  40caf6:	0952      	lsrs	r2, r2, #5
  40caf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40cafc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40cb00:	6032      	str	r2, [r6, #0]
  40cb02:	6023      	str	r3, [r4, #0]
  40cb04:	b010      	add	sp, #64	; 0x40
  40cb06:	bd70      	pop	{r4, r5, r6, pc}
  40cb08:	89a8      	ldrh	r0, [r5, #12]
  40cb0a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  40cb0e:	b282      	uxth	r2, r0
  40cb10:	2000      	movs	r0, #0
  40cb12:	6030      	str	r0, [r6, #0]
  40cb14:	b11a      	cbz	r2, 40cb1e <__swhatbuf_r+0x52>
  40cb16:	2340      	movs	r3, #64	; 0x40
  40cb18:	6023      	str	r3, [r4, #0]
  40cb1a:	b010      	add	sp, #64	; 0x40
  40cb1c:	bd70      	pop	{r4, r5, r6, pc}
  40cb1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40cb22:	4610      	mov	r0, r2
  40cb24:	6023      	str	r3, [r4, #0]
  40cb26:	b010      	add	sp, #64	; 0x40
  40cb28:	bd70      	pop	{r4, r5, r6, pc}
  40cb2a:	bf00      	nop

0040cb2c <__smakebuf_r>:
  40cb2c:	898a      	ldrh	r2, [r1, #12]
  40cb2e:	0792      	lsls	r2, r2, #30
  40cb30:	460b      	mov	r3, r1
  40cb32:	d506      	bpl.n	40cb42 <__smakebuf_r+0x16>
  40cb34:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40cb38:	2101      	movs	r1, #1
  40cb3a:	601a      	str	r2, [r3, #0]
  40cb3c:	611a      	str	r2, [r3, #16]
  40cb3e:	6159      	str	r1, [r3, #20]
  40cb40:	4770      	bx	lr
  40cb42:	b5f0      	push	{r4, r5, r6, r7, lr}
  40cb44:	b083      	sub	sp, #12
  40cb46:	ab01      	add	r3, sp, #4
  40cb48:	466a      	mov	r2, sp
  40cb4a:	460c      	mov	r4, r1
  40cb4c:	4605      	mov	r5, r0
  40cb4e:	f7ff ffbd 	bl	40cacc <__swhatbuf_r>
  40cb52:	9900      	ldr	r1, [sp, #0]
  40cb54:	4606      	mov	r6, r0
  40cb56:	4628      	mov	r0, r5
  40cb58:	f7fd fdae 	bl	40a6b8 <_malloc_r>
  40cb5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40cb60:	b1d0      	cbz	r0, 40cb98 <__smakebuf_r+0x6c>
  40cb62:	9a01      	ldr	r2, [sp, #4]
  40cb64:	4f12      	ldr	r7, [pc, #72]	; (40cbb0 <__smakebuf_r+0x84>)
  40cb66:	9900      	ldr	r1, [sp, #0]
  40cb68:	63ef      	str	r7, [r5, #60]	; 0x3c
  40cb6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40cb6e:	81a3      	strh	r3, [r4, #12]
  40cb70:	6020      	str	r0, [r4, #0]
  40cb72:	6120      	str	r0, [r4, #16]
  40cb74:	6161      	str	r1, [r4, #20]
  40cb76:	b91a      	cbnz	r2, 40cb80 <__smakebuf_r+0x54>
  40cb78:	4333      	orrs	r3, r6
  40cb7a:	81a3      	strh	r3, [r4, #12]
  40cb7c:	b003      	add	sp, #12
  40cb7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cb80:	4628      	mov	r0, r5
  40cb82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cb86:	f000 fc61 	bl	40d44c <_isatty_r>
  40cb8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40cb8e:	2800      	cmp	r0, #0
  40cb90:	d0f2      	beq.n	40cb78 <__smakebuf_r+0x4c>
  40cb92:	f043 0301 	orr.w	r3, r3, #1
  40cb96:	e7ef      	b.n	40cb78 <__smakebuf_r+0x4c>
  40cb98:	059a      	lsls	r2, r3, #22
  40cb9a:	d4ef      	bmi.n	40cb7c <__smakebuf_r+0x50>
  40cb9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40cba0:	f043 0302 	orr.w	r3, r3, #2
  40cba4:	2101      	movs	r1, #1
  40cba6:	81a3      	strh	r3, [r4, #12]
  40cba8:	6022      	str	r2, [r4, #0]
  40cbaa:	6122      	str	r2, [r4, #16]
  40cbac:	6161      	str	r1, [r4, #20]
  40cbae:	e7e5      	b.n	40cb7c <__smakebuf_r+0x50>
  40cbb0:	0040c301 	.word	0x0040c301
	...

0040cbc0 <memchr>:
  40cbc0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40cbc4:	2a10      	cmp	r2, #16
  40cbc6:	db2b      	blt.n	40cc20 <memchr+0x60>
  40cbc8:	f010 0f07 	tst.w	r0, #7
  40cbcc:	d008      	beq.n	40cbe0 <memchr+0x20>
  40cbce:	f810 3b01 	ldrb.w	r3, [r0], #1
  40cbd2:	3a01      	subs	r2, #1
  40cbd4:	428b      	cmp	r3, r1
  40cbd6:	d02d      	beq.n	40cc34 <memchr+0x74>
  40cbd8:	f010 0f07 	tst.w	r0, #7
  40cbdc:	b342      	cbz	r2, 40cc30 <memchr+0x70>
  40cbde:	d1f6      	bne.n	40cbce <memchr+0xe>
  40cbe0:	b4f0      	push	{r4, r5, r6, r7}
  40cbe2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40cbe6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40cbea:	f022 0407 	bic.w	r4, r2, #7
  40cbee:	f07f 0700 	mvns.w	r7, #0
  40cbf2:	2300      	movs	r3, #0
  40cbf4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40cbf8:	3c08      	subs	r4, #8
  40cbfa:	ea85 0501 	eor.w	r5, r5, r1
  40cbfe:	ea86 0601 	eor.w	r6, r6, r1
  40cc02:	fa85 f547 	uadd8	r5, r5, r7
  40cc06:	faa3 f587 	sel	r5, r3, r7
  40cc0a:	fa86 f647 	uadd8	r6, r6, r7
  40cc0e:	faa5 f687 	sel	r6, r5, r7
  40cc12:	b98e      	cbnz	r6, 40cc38 <memchr+0x78>
  40cc14:	d1ee      	bne.n	40cbf4 <memchr+0x34>
  40cc16:	bcf0      	pop	{r4, r5, r6, r7}
  40cc18:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40cc1c:	f002 0207 	and.w	r2, r2, #7
  40cc20:	b132      	cbz	r2, 40cc30 <memchr+0x70>
  40cc22:	f810 3b01 	ldrb.w	r3, [r0], #1
  40cc26:	3a01      	subs	r2, #1
  40cc28:	ea83 0301 	eor.w	r3, r3, r1
  40cc2c:	b113      	cbz	r3, 40cc34 <memchr+0x74>
  40cc2e:	d1f8      	bne.n	40cc22 <memchr+0x62>
  40cc30:	2000      	movs	r0, #0
  40cc32:	4770      	bx	lr
  40cc34:	3801      	subs	r0, #1
  40cc36:	4770      	bx	lr
  40cc38:	2d00      	cmp	r5, #0
  40cc3a:	bf06      	itte	eq
  40cc3c:	4635      	moveq	r5, r6
  40cc3e:	3803      	subeq	r0, #3
  40cc40:	3807      	subne	r0, #7
  40cc42:	f015 0f01 	tst.w	r5, #1
  40cc46:	d107      	bne.n	40cc58 <memchr+0x98>
  40cc48:	3001      	adds	r0, #1
  40cc4a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40cc4e:	bf02      	ittt	eq
  40cc50:	3001      	addeq	r0, #1
  40cc52:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40cc56:	3001      	addeq	r0, #1
  40cc58:	bcf0      	pop	{r4, r5, r6, r7}
  40cc5a:	3801      	subs	r0, #1
  40cc5c:	4770      	bx	lr
  40cc5e:	bf00      	nop

0040cc60 <memmove>:
  40cc60:	4288      	cmp	r0, r1
  40cc62:	b5f0      	push	{r4, r5, r6, r7, lr}
  40cc64:	d90d      	bls.n	40cc82 <memmove+0x22>
  40cc66:	188b      	adds	r3, r1, r2
  40cc68:	4298      	cmp	r0, r3
  40cc6a:	d20a      	bcs.n	40cc82 <memmove+0x22>
  40cc6c:	1881      	adds	r1, r0, r2
  40cc6e:	2a00      	cmp	r2, #0
  40cc70:	d051      	beq.n	40cd16 <memmove+0xb6>
  40cc72:	1a9a      	subs	r2, r3, r2
  40cc74:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40cc78:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40cc7c:	4293      	cmp	r3, r2
  40cc7e:	d1f9      	bne.n	40cc74 <memmove+0x14>
  40cc80:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cc82:	2a0f      	cmp	r2, #15
  40cc84:	d948      	bls.n	40cd18 <memmove+0xb8>
  40cc86:	ea41 0300 	orr.w	r3, r1, r0
  40cc8a:	079b      	lsls	r3, r3, #30
  40cc8c:	d146      	bne.n	40cd1c <memmove+0xbc>
  40cc8e:	f100 0410 	add.w	r4, r0, #16
  40cc92:	f101 0310 	add.w	r3, r1, #16
  40cc96:	4615      	mov	r5, r2
  40cc98:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40cc9c:	f844 6c10 	str.w	r6, [r4, #-16]
  40cca0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40cca4:	f844 6c0c 	str.w	r6, [r4, #-12]
  40cca8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40ccac:	f844 6c08 	str.w	r6, [r4, #-8]
  40ccb0:	3d10      	subs	r5, #16
  40ccb2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40ccb6:	f844 6c04 	str.w	r6, [r4, #-4]
  40ccba:	2d0f      	cmp	r5, #15
  40ccbc:	f103 0310 	add.w	r3, r3, #16
  40ccc0:	f104 0410 	add.w	r4, r4, #16
  40ccc4:	d8e8      	bhi.n	40cc98 <memmove+0x38>
  40ccc6:	f1a2 0310 	sub.w	r3, r2, #16
  40ccca:	f023 030f 	bic.w	r3, r3, #15
  40ccce:	f002 0e0f 	and.w	lr, r2, #15
  40ccd2:	3310      	adds	r3, #16
  40ccd4:	f1be 0f03 	cmp.w	lr, #3
  40ccd8:	4419      	add	r1, r3
  40ccda:	4403      	add	r3, r0
  40ccdc:	d921      	bls.n	40cd22 <memmove+0xc2>
  40ccde:	1f1e      	subs	r6, r3, #4
  40cce0:	460d      	mov	r5, r1
  40cce2:	4674      	mov	r4, lr
  40cce4:	3c04      	subs	r4, #4
  40cce6:	f855 7b04 	ldr.w	r7, [r5], #4
  40ccea:	f846 7f04 	str.w	r7, [r6, #4]!
  40ccee:	2c03      	cmp	r4, #3
  40ccf0:	d8f8      	bhi.n	40cce4 <memmove+0x84>
  40ccf2:	f1ae 0404 	sub.w	r4, lr, #4
  40ccf6:	f024 0403 	bic.w	r4, r4, #3
  40ccfa:	3404      	adds	r4, #4
  40ccfc:	4423      	add	r3, r4
  40ccfe:	4421      	add	r1, r4
  40cd00:	f002 0203 	and.w	r2, r2, #3
  40cd04:	b162      	cbz	r2, 40cd20 <memmove+0xc0>
  40cd06:	3b01      	subs	r3, #1
  40cd08:	440a      	add	r2, r1
  40cd0a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40cd0e:	f803 4f01 	strb.w	r4, [r3, #1]!
  40cd12:	428a      	cmp	r2, r1
  40cd14:	d1f9      	bne.n	40cd0a <memmove+0xaa>
  40cd16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cd18:	4603      	mov	r3, r0
  40cd1a:	e7f3      	b.n	40cd04 <memmove+0xa4>
  40cd1c:	4603      	mov	r3, r0
  40cd1e:	e7f2      	b.n	40cd06 <memmove+0xa6>
  40cd20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cd22:	4672      	mov	r2, lr
  40cd24:	e7ee      	b.n	40cd04 <memmove+0xa4>
  40cd26:	bf00      	nop

0040cd28 <_realloc_r>:
  40cd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd2c:	4617      	mov	r7, r2
  40cd2e:	b083      	sub	sp, #12
  40cd30:	2900      	cmp	r1, #0
  40cd32:	f000 80c1 	beq.w	40ceb8 <_realloc_r+0x190>
  40cd36:	460e      	mov	r6, r1
  40cd38:	4681      	mov	r9, r0
  40cd3a:	f107 050b 	add.w	r5, r7, #11
  40cd3e:	f7fe f88d 	bl	40ae5c <__malloc_lock>
  40cd42:	f856 ec04 	ldr.w	lr, [r6, #-4]
  40cd46:	2d16      	cmp	r5, #22
  40cd48:	f02e 0403 	bic.w	r4, lr, #3
  40cd4c:	f1a6 0808 	sub.w	r8, r6, #8
  40cd50:	d840      	bhi.n	40cdd4 <_realloc_r+0xac>
  40cd52:	2210      	movs	r2, #16
  40cd54:	4615      	mov	r5, r2
  40cd56:	42af      	cmp	r7, r5
  40cd58:	d841      	bhi.n	40cdde <_realloc_r+0xb6>
  40cd5a:	4294      	cmp	r4, r2
  40cd5c:	da75      	bge.n	40ce4a <_realloc_r+0x122>
  40cd5e:	4bc9      	ldr	r3, [pc, #804]	; (40d084 <_realloc_r+0x35c>)
  40cd60:	6899      	ldr	r1, [r3, #8]
  40cd62:	eb08 0004 	add.w	r0, r8, r4
  40cd66:	4288      	cmp	r0, r1
  40cd68:	6841      	ldr	r1, [r0, #4]
  40cd6a:	f000 80d9 	beq.w	40cf20 <_realloc_r+0x1f8>
  40cd6e:	f021 0301 	bic.w	r3, r1, #1
  40cd72:	4403      	add	r3, r0
  40cd74:	685b      	ldr	r3, [r3, #4]
  40cd76:	07db      	lsls	r3, r3, #31
  40cd78:	d57d      	bpl.n	40ce76 <_realloc_r+0x14e>
  40cd7a:	f01e 0f01 	tst.w	lr, #1
  40cd7e:	d035      	beq.n	40cdec <_realloc_r+0xc4>
  40cd80:	4639      	mov	r1, r7
  40cd82:	4648      	mov	r0, r9
  40cd84:	f7fd fc98 	bl	40a6b8 <_malloc_r>
  40cd88:	4607      	mov	r7, r0
  40cd8a:	b1e0      	cbz	r0, 40cdc6 <_realloc_r+0x9e>
  40cd8c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40cd90:	f023 0301 	bic.w	r3, r3, #1
  40cd94:	4443      	add	r3, r8
  40cd96:	f1a0 0208 	sub.w	r2, r0, #8
  40cd9a:	429a      	cmp	r2, r3
  40cd9c:	f000 8144 	beq.w	40d028 <_realloc_r+0x300>
  40cda0:	1f22      	subs	r2, r4, #4
  40cda2:	2a24      	cmp	r2, #36	; 0x24
  40cda4:	f200 8131 	bhi.w	40d00a <_realloc_r+0x2e2>
  40cda8:	2a13      	cmp	r2, #19
  40cdaa:	f200 8104 	bhi.w	40cfb6 <_realloc_r+0x28e>
  40cdae:	4603      	mov	r3, r0
  40cdb0:	4632      	mov	r2, r6
  40cdb2:	6811      	ldr	r1, [r2, #0]
  40cdb4:	6019      	str	r1, [r3, #0]
  40cdb6:	6851      	ldr	r1, [r2, #4]
  40cdb8:	6059      	str	r1, [r3, #4]
  40cdba:	6892      	ldr	r2, [r2, #8]
  40cdbc:	609a      	str	r2, [r3, #8]
  40cdbe:	4631      	mov	r1, r6
  40cdc0:	4648      	mov	r0, r9
  40cdc2:	f7ff fbe5 	bl	40c590 <_free_r>
  40cdc6:	4648      	mov	r0, r9
  40cdc8:	f7fe f84a 	bl	40ae60 <__malloc_unlock>
  40cdcc:	4638      	mov	r0, r7
  40cdce:	b003      	add	sp, #12
  40cdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cdd4:	f025 0507 	bic.w	r5, r5, #7
  40cdd8:	2d00      	cmp	r5, #0
  40cdda:	462a      	mov	r2, r5
  40cddc:	dabb      	bge.n	40cd56 <_realloc_r+0x2e>
  40cdde:	230c      	movs	r3, #12
  40cde0:	2000      	movs	r0, #0
  40cde2:	f8c9 3000 	str.w	r3, [r9]
  40cde6:	b003      	add	sp, #12
  40cde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cdec:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40cdf0:	ebc3 0a08 	rsb	sl, r3, r8
  40cdf4:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cdf8:	f023 0c03 	bic.w	ip, r3, #3
  40cdfc:	eb04 030c 	add.w	r3, r4, ip
  40ce00:	4293      	cmp	r3, r2
  40ce02:	dbbd      	blt.n	40cd80 <_realloc_r+0x58>
  40ce04:	4657      	mov	r7, sl
  40ce06:	f8da 100c 	ldr.w	r1, [sl, #12]
  40ce0a:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40ce0e:	1f22      	subs	r2, r4, #4
  40ce10:	2a24      	cmp	r2, #36	; 0x24
  40ce12:	60c1      	str	r1, [r0, #12]
  40ce14:	6088      	str	r0, [r1, #8]
  40ce16:	f200 8117 	bhi.w	40d048 <_realloc_r+0x320>
  40ce1a:	2a13      	cmp	r2, #19
  40ce1c:	f240 8112 	bls.w	40d044 <_realloc_r+0x31c>
  40ce20:	6831      	ldr	r1, [r6, #0]
  40ce22:	f8ca 1008 	str.w	r1, [sl, #8]
  40ce26:	6871      	ldr	r1, [r6, #4]
  40ce28:	f8ca 100c 	str.w	r1, [sl, #12]
  40ce2c:	2a1b      	cmp	r2, #27
  40ce2e:	f200 812b 	bhi.w	40d088 <_realloc_r+0x360>
  40ce32:	3608      	adds	r6, #8
  40ce34:	f10a 0210 	add.w	r2, sl, #16
  40ce38:	6831      	ldr	r1, [r6, #0]
  40ce3a:	6011      	str	r1, [r2, #0]
  40ce3c:	6871      	ldr	r1, [r6, #4]
  40ce3e:	6051      	str	r1, [r2, #4]
  40ce40:	68b1      	ldr	r1, [r6, #8]
  40ce42:	6091      	str	r1, [r2, #8]
  40ce44:	463e      	mov	r6, r7
  40ce46:	461c      	mov	r4, r3
  40ce48:	46d0      	mov	r8, sl
  40ce4a:	1b63      	subs	r3, r4, r5
  40ce4c:	2b0f      	cmp	r3, #15
  40ce4e:	d81d      	bhi.n	40ce8c <_realloc_r+0x164>
  40ce50:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40ce54:	f003 0301 	and.w	r3, r3, #1
  40ce58:	4323      	orrs	r3, r4
  40ce5a:	4444      	add	r4, r8
  40ce5c:	f8c8 3004 	str.w	r3, [r8, #4]
  40ce60:	6863      	ldr	r3, [r4, #4]
  40ce62:	f043 0301 	orr.w	r3, r3, #1
  40ce66:	6063      	str	r3, [r4, #4]
  40ce68:	4648      	mov	r0, r9
  40ce6a:	f7fd fff9 	bl	40ae60 <__malloc_unlock>
  40ce6e:	4630      	mov	r0, r6
  40ce70:	b003      	add	sp, #12
  40ce72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce76:	f021 0103 	bic.w	r1, r1, #3
  40ce7a:	4421      	add	r1, r4
  40ce7c:	4291      	cmp	r1, r2
  40ce7e:	db21      	blt.n	40cec4 <_realloc_r+0x19c>
  40ce80:	68c3      	ldr	r3, [r0, #12]
  40ce82:	6882      	ldr	r2, [r0, #8]
  40ce84:	460c      	mov	r4, r1
  40ce86:	60d3      	str	r3, [r2, #12]
  40ce88:	609a      	str	r2, [r3, #8]
  40ce8a:	e7de      	b.n	40ce4a <_realloc_r+0x122>
  40ce8c:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40ce90:	eb08 0105 	add.w	r1, r8, r5
  40ce94:	f002 0201 	and.w	r2, r2, #1
  40ce98:	4315      	orrs	r5, r2
  40ce9a:	f043 0201 	orr.w	r2, r3, #1
  40ce9e:	440b      	add	r3, r1
  40cea0:	f8c8 5004 	str.w	r5, [r8, #4]
  40cea4:	604a      	str	r2, [r1, #4]
  40cea6:	685a      	ldr	r2, [r3, #4]
  40cea8:	f042 0201 	orr.w	r2, r2, #1
  40ceac:	3108      	adds	r1, #8
  40ceae:	605a      	str	r2, [r3, #4]
  40ceb0:	4648      	mov	r0, r9
  40ceb2:	f7ff fb6d 	bl	40c590 <_free_r>
  40ceb6:	e7d7      	b.n	40ce68 <_realloc_r+0x140>
  40ceb8:	4611      	mov	r1, r2
  40ceba:	b003      	add	sp, #12
  40cebc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cec0:	f7fd bbfa 	b.w	40a6b8 <_malloc_r>
  40cec4:	f01e 0f01 	tst.w	lr, #1
  40cec8:	f47f af5a 	bne.w	40cd80 <_realloc_r+0x58>
  40cecc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40ced0:	ebc3 0a08 	rsb	sl, r3, r8
  40ced4:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ced8:	f023 0c03 	bic.w	ip, r3, #3
  40cedc:	eb01 0e0c 	add.w	lr, r1, ip
  40cee0:	4596      	cmp	lr, r2
  40cee2:	db8b      	blt.n	40cdfc <_realloc_r+0xd4>
  40cee4:	68c3      	ldr	r3, [r0, #12]
  40cee6:	6882      	ldr	r2, [r0, #8]
  40cee8:	4657      	mov	r7, sl
  40ceea:	60d3      	str	r3, [r2, #12]
  40ceec:	609a      	str	r2, [r3, #8]
  40ceee:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40cef2:	f8da 300c 	ldr.w	r3, [sl, #12]
  40cef6:	60cb      	str	r3, [r1, #12]
  40cef8:	1f22      	subs	r2, r4, #4
  40cefa:	2a24      	cmp	r2, #36	; 0x24
  40cefc:	6099      	str	r1, [r3, #8]
  40cefe:	f200 8099 	bhi.w	40d034 <_realloc_r+0x30c>
  40cf02:	2a13      	cmp	r2, #19
  40cf04:	d962      	bls.n	40cfcc <_realloc_r+0x2a4>
  40cf06:	6833      	ldr	r3, [r6, #0]
  40cf08:	f8ca 3008 	str.w	r3, [sl, #8]
  40cf0c:	6873      	ldr	r3, [r6, #4]
  40cf0e:	f8ca 300c 	str.w	r3, [sl, #12]
  40cf12:	2a1b      	cmp	r2, #27
  40cf14:	f200 80a0 	bhi.w	40d058 <_realloc_r+0x330>
  40cf18:	3608      	adds	r6, #8
  40cf1a:	f10a 0310 	add.w	r3, sl, #16
  40cf1e:	e056      	b.n	40cfce <_realloc_r+0x2a6>
  40cf20:	f021 0b03 	bic.w	fp, r1, #3
  40cf24:	44a3      	add	fp, r4
  40cf26:	f105 0010 	add.w	r0, r5, #16
  40cf2a:	4583      	cmp	fp, r0
  40cf2c:	da59      	bge.n	40cfe2 <_realloc_r+0x2ba>
  40cf2e:	f01e 0f01 	tst.w	lr, #1
  40cf32:	f47f af25 	bne.w	40cd80 <_realloc_r+0x58>
  40cf36:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40cf3a:	ebc1 0a08 	rsb	sl, r1, r8
  40cf3e:	f8da 1004 	ldr.w	r1, [sl, #4]
  40cf42:	f021 0c03 	bic.w	ip, r1, #3
  40cf46:	44e3      	add	fp, ip
  40cf48:	4558      	cmp	r0, fp
  40cf4a:	f73f af57 	bgt.w	40cdfc <_realloc_r+0xd4>
  40cf4e:	4657      	mov	r7, sl
  40cf50:	f8da 100c 	ldr.w	r1, [sl, #12]
  40cf54:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40cf58:	1f22      	subs	r2, r4, #4
  40cf5a:	2a24      	cmp	r2, #36	; 0x24
  40cf5c:	60c1      	str	r1, [r0, #12]
  40cf5e:	6088      	str	r0, [r1, #8]
  40cf60:	f200 80b4 	bhi.w	40d0cc <_realloc_r+0x3a4>
  40cf64:	2a13      	cmp	r2, #19
  40cf66:	f240 80a5 	bls.w	40d0b4 <_realloc_r+0x38c>
  40cf6a:	6831      	ldr	r1, [r6, #0]
  40cf6c:	f8ca 1008 	str.w	r1, [sl, #8]
  40cf70:	6871      	ldr	r1, [r6, #4]
  40cf72:	f8ca 100c 	str.w	r1, [sl, #12]
  40cf76:	2a1b      	cmp	r2, #27
  40cf78:	f200 80af 	bhi.w	40d0da <_realloc_r+0x3b2>
  40cf7c:	3608      	adds	r6, #8
  40cf7e:	f10a 0210 	add.w	r2, sl, #16
  40cf82:	6831      	ldr	r1, [r6, #0]
  40cf84:	6011      	str	r1, [r2, #0]
  40cf86:	6871      	ldr	r1, [r6, #4]
  40cf88:	6051      	str	r1, [r2, #4]
  40cf8a:	68b1      	ldr	r1, [r6, #8]
  40cf8c:	6091      	str	r1, [r2, #8]
  40cf8e:	eb0a 0105 	add.w	r1, sl, r5
  40cf92:	ebc5 020b 	rsb	r2, r5, fp
  40cf96:	f042 0201 	orr.w	r2, r2, #1
  40cf9a:	6099      	str	r1, [r3, #8]
  40cf9c:	604a      	str	r2, [r1, #4]
  40cf9e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cfa2:	f003 0301 	and.w	r3, r3, #1
  40cfa6:	431d      	orrs	r5, r3
  40cfa8:	4648      	mov	r0, r9
  40cfaa:	f8ca 5004 	str.w	r5, [sl, #4]
  40cfae:	f7fd ff57 	bl	40ae60 <__malloc_unlock>
  40cfb2:	4638      	mov	r0, r7
  40cfb4:	e75c      	b.n	40ce70 <_realloc_r+0x148>
  40cfb6:	6833      	ldr	r3, [r6, #0]
  40cfb8:	6003      	str	r3, [r0, #0]
  40cfba:	6873      	ldr	r3, [r6, #4]
  40cfbc:	6043      	str	r3, [r0, #4]
  40cfbe:	2a1b      	cmp	r2, #27
  40cfc0:	d827      	bhi.n	40d012 <_realloc_r+0x2ea>
  40cfc2:	f100 0308 	add.w	r3, r0, #8
  40cfc6:	f106 0208 	add.w	r2, r6, #8
  40cfca:	e6f2      	b.n	40cdb2 <_realloc_r+0x8a>
  40cfcc:	463b      	mov	r3, r7
  40cfce:	6832      	ldr	r2, [r6, #0]
  40cfd0:	601a      	str	r2, [r3, #0]
  40cfd2:	6872      	ldr	r2, [r6, #4]
  40cfd4:	605a      	str	r2, [r3, #4]
  40cfd6:	68b2      	ldr	r2, [r6, #8]
  40cfd8:	609a      	str	r2, [r3, #8]
  40cfda:	463e      	mov	r6, r7
  40cfdc:	4674      	mov	r4, lr
  40cfde:	46d0      	mov	r8, sl
  40cfe0:	e733      	b.n	40ce4a <_realloc_r+0x122>
  40cfe2:	eb08 0105 	add.w	r1, r8, r5
  40cfe6:	ebc5 0b0b 	rsb	fp, r5, fp
  40cfea:	f04b 0201 	orr.w	r2, fp, #1
  40cfee:	6099      	str	r1, [r3, #8]
  40cff0:	604a      	str	r2, [r1, #4]
  40cff2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40cff6:	f003 0301 	and.w	r3, r3, #1
  40cffa:	431d      	orrs	r5, r3
  40cffc:	4648      	mov	r0, r9
  40cffe:	f846 5c04 	str.w	r5, [r6, #-4]
  40d002:	f7fd ff2d 	bl	40ae60 <__malloc_unlock>
  40d006:	4630      	mov	r0, r6
  40d008:	e732      	b.n	40ce70 <_realloc_r+0x148>
  40d00a:	4631      	mov	r1, r6
  40d00c:	f7ff fe28 	bl	40cc60 <memmove>
  40d010:	e6d5      	b.n	40cdbe <_realloc_r+0x96>
  40d012:	68b3      	ldr	r3, [r6, #8]
  40d014:	6083      	str	r3, [r0, #8]
  40d016:	68f3      	ldr	r3, [r6, #12]
  40d018:	60c3      	str	r3, [r0, #12]
  40d01a:	2a24      	cmp	r2, #36	; 0x24
  40d01c:	d028      	beq.n	40d070 <_realloc_r+0x348>
  40d01e:	f100 0310 	add.w	r3, r0, #16
  40d022:	f106 0210 	add.w	r2, r6, #16
  40d026:	e6c4      	b.n	40cdb2 <_realloc_r+0x8a>
  40d028:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40d02c:	f023 0303 	bic.w	r3, r3, #3
  40d030:	441c      	add	r4, r3
  40d032:	e70a      	b.n	40ce4a <_realloc_r+0x122>
  40d034:	4631      	mov	r1, r6
  40d036:	4638      	mov	r0, r7
  40d038:	4674      	mov	r4, lr
  40d03a:	46d0      	mov	r8, sl
  40d03c:	f7ff fe10 	bl	40cc60 <memmove>
  40d040:	463e      	mov	r6, r7
  40d042:	e702      	b.n	40ce4a <_realloc_r+0x122>
  40d044:	463a      	mov	r2, r7
  40d046:	e6f7      	b.n	40ce38 <_realloc_r+0x110>
  40d048:	4631      	mov	r1, r6
  40d04a:	4638      	mov	r0, r7
  40d04c:	461c      	mov	r4, r3
  40d04e:	46d0      	mov	r8, sl
  40d050:	f7ff fe06 	bl	40cc60 <memmove>
  40d054:	463e      	mov	r6, r7
  40d056:	e6f8      	b.n	40ce4a <_realloc_r+0x122>
  40d058:	68b3      	ldr	r3, [r6, #8]
  40d05a:	f8ca 3010 	str.w	r3, [sl, #16]
  40d05e:	68f3      	ldr	r3, [r6, #12]
  40d060:	f8ca 3014 	str.w	r3, [sl, #20]
  40d064:	2a24      	cmp	r2, #36	; 0x24
  40d066:	d01b      	beq.n	40d0a0 <_realloc_r+0x378>
  40d068:	3610      	adds	r6, #16
  40d06a:	f10a 0318 	add.w	r3, sl, #24
  40d06e:	e7ae      	b.n	40cfce <_realloc_r+0x2a6>
  40d070:	6933      	ldr	r3, [r6, #16]
  40d072:	6103      	str	r3, [r0, #16]
  40d074:	6973      	ldr	r3, [r6, #20]
  40d076:	6143      	str	r3, [r0, #20]
  40d078:	f106 0218 	add.w	r2, r6, #24
  40d07c:	f100 0318 	add.w	r3, r0, #24
  40d080:	e697      	b.n	40cdb2 <_realloc_r+0x8a>
  40d082:	bf00      	nop
  40d084:	2000057c 	.word	0x2000057c
  40d088:	68b1      	ldr	r1, [r6, #8]
  40d08a:	f8ca 1010 	str.w	r1, [sl, #16]
  40d08e:	68f1      	ldr	r1, [r6, #12]
  40d090:	f8ca 1014 	str.w	r1, [sl, #20]
  40d094:	2a24      	cmp	r2, #36	; 0x24
  40d096:	d00f      	beq.n	40d0b8 <_realloc_r+0x390>
  40d098:	3610      	adds	r6, #16
  40d09a:	f10a 0218 	add.w	r2, sl, #24
  40d09e:	e6cb      	b.n	40ce38 <_realloc_r+0x110>
  40d0a0:	6933      	ldr	r3, [r6, #16]
  40d0a2:	f8ca 3018 	str.w	r3, [sl, #24]
  40d0a6:	6973      	ldr	r3, [r6, #20]
  40d0a8:	f8ca 301c 	str.w	r3, [sl, #28]
  40d0ac:	3618      	adds	r6, #24
  40d0ae:	f10a 0320 	add.w	r3, sl, #32
  40d0b2:	e78c      	b.n	40cfce <_realloc_r+0x2a6>
  40d0b4:	463a      	mov	r2, r7
  40d0b6:	e764      	b.n	40cf82 <_realloc_r+0x25a>
  40d0b8:	6932      	ldr	r2, [r6, #16]
  40d0ba:	f8ca 2018 	str.w	r2, [sl, #24]
  40d0be:	6972      	ldr	r2, [r6, #20]
  40d0c0:	f8ca 201c 	str.w	r2, [sl, #28]
  40d0c4:	3618      	adds	r6, #24
  40d0c6:	f10a 0220 	add.w	r2, sl, #32
  40d0ca:	e6b5      	b.n	40ce38 <_realloc_r+0x110>
  40d0cc:	4631      	mov	r1, r6
  40d0ce:	4638      	mov	r0, r7
  40d0d0:	9301      	str	r3, [sp, #4]
  40d0d2:	f7ff fdc5 	bl	40cc60 <memmove>
  40d0d6:	9b01      	ldr	r3, [sp, #4]
  40d0d8:	e759      	b.n	40cf8e <_realloc_r+0x266>
  40d0da:	68b1      	ldr	r1, [r6, #8]
  40d0dc:	f8ca 1010 	str.w	r1, [sl, #16]
  40d0e0:	68f1      	ldr	r1, [r6, #12]
  40d0e2:	f8ca 1014 	str.w	r1, [sl, #20]
  40d0e6:	2a24      	cmp	r2, #36	; 0x24
  40d0e8:	d003      	beq.n	40d0f2 <_realloc_r+0x3ca>
  40d0ea:	3610      	adds	r6, #16
  40d0ec:	f10a 0218 	add.w	r2, sl, #24
  40d0f0:	e747      	b.n	40cf82 <_realloc_r+0x25a>
  40d0f2:	6932      	ldr	r2, [r6, #16]
  40d0f4:	f8ca 2018 	str.w	r2, [sl, #24]
  40d0f8:	6972      	ldr	r2, [r6, #20]
  40d0fa:	f8ca 201c 	str.w	r2, [sl, #28]
  40d0fe:	3618      	adds	r6, #24
  40d100:	f10a 0220 	add.w	r2, sl, #32
  40d104:	e73d      	b.n	40cf82 <_realloc_r+0x25a>
  40d106:	bf00      	nop

0040d108 <__sread>:
  40d108:	b510      	push	{r4, lr}
  40d10a:	460c      	mov	r4, r1
  40d10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d110:	f000 f9c4 	bl	40d49c <_read_r>
  40d114:	2800      	cmp	r0, #0
  40d116:	db03      	blt.n	40d120 <__sread+0x18>
  40d118:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40d11a:	4403      	add	r3, r0
  40d11c:	6523      	str	r3, [r4, #80]	; 0x50
  40d11e:	bd10      	pop	{r4, pc}
  40d120:	89a3      	ldrh	r3, [r4, #12]
  40d122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40d126:	81a3      	strh	r3, [r4, #12]
  40d128:	bd10      	pop	{r4, pc}
  40d12a:	bf00      	nop

0040d12c <__swrite>:
  40d12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d130:	4616      	mov	r6, r2
  40d132:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40d136:	461f      	mov	r7, r3
  40d138:	05d3      	lsls	r3, r2, #23
  40d13a:	460c      	mov	r4, r1
  40d13c:	4605      	mov	r5, r0
  40d13e:	d507      	bpl.n	40d150 <__swrite+0x24>
  40d140:	2200      	movs	r2, #0
  40d142:	2302      	movs	r3, #2
  40d144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d148:	f000 f992 	bl	40d470 <_lseek_r>
  40d14c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d154:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40d158:	81a2      	strh	r2, [r4, #12]
  40d15a:	463b      	mov	r3, r7
  40d15c:	4632      	mov	r2, r6
  40d15e:	4628      	mov	r0, r5
  40d160:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d164:	f000 b8a2 	b.w	40d2ac <_write_r>

0040d168 <__sseek>:
  40d168:	b510      	push	{r4, lr}
  40d16a:	460c      	mov	r4, r1
  40d16c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d170:	f000 f97e 	bl	40d470 <_lseek_r>
  40d174:	89a3      	ldrh	r3, [r4, #12]
  40d176:	1c42      	adds	r2, r0, #1
  40d178:	bf0e      	itee	eq
  40d17a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40d17e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40d182:	6520      	strne	r0, [r4, #80]	; 0x50
  40d184:	81a3      	strh	r3, [r4, #12]
  40d186:	bd10      	pop	{r4, pc}

0040d188 <__sclose>:
  40d188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d18c:	f000 b8f6 	b.w	40d37c <_close_r>

0040d190 <__swbuf_r>:
  40d190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d192:	460e      	mov	r6, r1
  40d194:	4614      	mov	r4, r2
  40d196:	4607      	mov	r7, r0
  40d198:	b110      	cbz	r0, 40d1a0 <__swbuf_r+0x10>
  40d19a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d19c:	2b00      	cmp	r3, #0
  40d19e:	d04a      	beq.n	40d236 <__swbuf_r+0xa6>
  40d1a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d1a4:	69a3      	ldr	r3, [r4, #24]
  40d1a6:	60a3      	str	r3, [r4, #8]
  40d1a8:	b291      	uxth	r1, r2
  40d1aa:	0708      	lsls	r0, r1, #28
  40d1ac:	d538      	bpl.n	40d220 <__swbuf_r+0x90>
  40d1ae:	6923      	ldr	r3, [r4, #16]
  40d1b0:	2b00      	cmp	r3, #0
  40d1b2:	d035      	beq.n	40d220 <__swbuf_r+0x90>
  40d1b4:	0489      	lsls	r1, r1, #18
  40d1b6:	b2f5      	uxtb	r5, r6
  40d1b8:	d515      	bpl.n	40d1e6 <__swbuf_r+0x56>
  40d1ba:	6822      	ldr	r2, [r4, #0]
  40d1bc:	6961      	ldr	r1, [r4, #20]
  40d1be:	1ad3      	subs	r3, r2, r3
  40d1c0:	428b      	cmp	r3, r1
  40d1c2:	da1c      	bge.n	40d1fe <__swbuf_r+0x6e>
  40d1c4:	3301      	adds	r3, #1
  40d1c6:	68a1      	ldr	r1, [r4, #8]
  40d1c8:	1c50      	adds	r0, r2, #1
  40d1ca:	3901      	subs	r1, #1
  40d1cc:	60a1      	str	r1, [r4, #8]
  40d1ce:	6020      	str	r0, [r4, #0]
  40d1d0:	7016      	strb	r6, [r2, #0]
  40d1d2:	6962      	ldr	r2, [r4, #20]
  40d1d4:	429a      	cmp	r2, r3
  40d1d6:	d01a      	beq.n	40d20e <__swbuf_r+0x7e>
  40d1d8:	89a3      	ldrh	r3, [r4, #12]
  40d1da:	07db      	lsls	r3, r3, #31
  40d1dc:	d501      	bpl.n	40d1e2 <__swbuf_r+0x52>
  40d1de:	2d0a      	cmp	r5, #10
  40d1e0:	d015      	beq.n	40d20e <__swbuf_r+0x7e>
  40d1e2:	4628      	mov	r0, r5
  40d1e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d1e6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40d1e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40d1ec:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40d1f0:	81a2      	strh	r2, [r4, #12]
  40d1f2:	6822      	ldr	r2, [r4, #0]
  40d1f4:	6661      	str	r1, [r4, #100]	; 0x64
  40d1f6:	6961      	ldr	r1, [r4, #20]
  40d1f8:	1ad3      	subs	r3, r2, r3
  40d1fa:	428b      	cmp	r3, r1
  40d1fc:	dbe2      	blt.n	40d1c4 <__swbuf_r+0x34>
  40d1fe:	4621      	mov	r1, r4
  40d200:	4638      	mov	r0, r7
  40d202:	f7ff f867 	bl	40c2d4 <_fflush_r>
  40d206:	b940      	cbnz	r0, 40d21a <__swbuf_r+0x8a>
  40d208:	6822      	ldr	r2, [r4, #0]
  40d20a:	2301      	movs	r3, #1
  40d20c:	e7db      	b.n	40d1c6 <__swbuf_r+0x36>
  40d20e:	4621      	mov	r1, r4
  40d210:	4638      	mov	r0, r7
  40d212:	f7ff f85f 	bl	40c2d4 <_fflush_r>
  40d216:	2800      	cmp	r0, #0
  40d218:	d0e3      	beq.n	40d1e2 <__swbuf_r+0x52>
  40d21a:	f04f 30ff 	mov.w	r0, #4294967295
  40d21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40d220:	4621      	mov	r1, r4
  40d222:	4638      	mov	r0, r7
  40d224:	f7fe ff3e 	bl	40c0a4 <__swsetup_r>
  40d228:	2800      	cmp	r0, #0
  40d22a:	d1f6      	bne.n	40d21a <__swbuf_r+0x8a>
  40d22c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40d230:	6923      	ldr	r3, [r4, #16]
  40d232:	b291      	uxth	r1, r2
  40d234:	e7be      	b.n	40d1b4 <__swbuf_r+0x24>
  40d236:	f7ff f8e1 	bl	40c3fc <__sinit>
  40d23a:	e7b1      	b.n	40d1a0 <__swbuf_r+0x10>

0040d23c <_wcrtomb_r>:
  40d23c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d240:	4605      	mov	r5, r0
  40d242:	b086      	sub	sp, #24
  40d244:	461e      	mov	r6, r3
  40d246:	460c      	mov	r4, r1
  40d248:	b1a1      	cbz	r1, 40d274 <_wcrtomb_r+0x38>
  40d24a:	4b10      	ldr	r3, [pc, #64]	; (40d28c <_wcrtomb_r+0x50>)
  40d24c:	4617      	mov	r7, r2
  40d24e:	f8d3 8000 	ldr.w	r8, [r3]
  40d252:	f7ff fc31 	bl	40cab8 <__locale_charset>
  40d256:	9600      	str	r6, [sp, #0]
  40d258:	4603      	mov	r3, r0
  40d25a:	463a      	mov	r2, r7
  40d25c:	4621      	mov	r1, r4
  40d25e:	4628      	mov	r0, r5
  40d260:	47c0      	blx	r8
  40d262:	1c43      	adds	r3, r0, #1
  40d264:	d103      	bne.n	40d26e <_wcrtomb_r+0x32>
  40d266:	2200      	movs	r2, #0
  40d268:	238a      	movs	r3, #138	; 0x8a
  40d26a:	6032      	str	r2, [r6, #0]
  40d26c:	602b      	str	r3, [r5, #0]
  40d26e:	b006      	add	sp, #24
  40d270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d274:	4b05      	ldr	r3, [pc, #20]	; (40d28c <_wcrtomb_r+0x50>)
  40d276:	681f      	ldr	r7, [r3, #0]
  40d278:	f7ff fc1e 	bl	40cab8 <__locale_charset>
  40d27c:	9600      	str	r6, [sp, #0]
  40d27e:	4603      	mov	r3, r0
  40d280:	4622      	mov	r2, r4
  40d282:	a903      	add	r1, sp, #12
  40d284:	4628      	mov	r0, r5
  40d286:	47b8      	blx	r7
  40d288:	e7eb      	b.n	40d262 <_wcrtomb_r+0x26>
  40d28a:	bf00      	nop
  40d28c:	200009b0 	.word	0x200009b0

0040d290 <__ascii_wctomb>:
  40d290:	b121      	cbz	r1, 40d29c <__ascii_wctomb+0xc>
  40d292:	2aff      	cmp	r2, #255	; 0xff
  40d294:	d804      	bhi.n	40d2a0 <__ascii_wctomb+0x10>
  40d296:	700a      	strb	r2, [r1, #0]
  40d298:	2001      	movs	r0, #1
  40d29a:	4770      	bx	lr
  40d29c:	4608      	mov	r0, r1
  40d29e:	4770      	bx	lr
  40d2a0:	238a      	movs	r3, #138	; 0x8a
  40d2a2:	6003      	str	r3, [r0, #0]
  40d2a4:	f04f 30ff 	mov.w	r0, #4294967295
  40d2a8:	4770      	bx	lr
  40d2aa:	bf00      	nop

0040d2ac <_write_r>:
  40d2ac:	b570      	push	{r4, r5, r6, lr}
  40d2ae:	460d      	mov	r5, r1
  40d2b0:	4c08      	ldr	r4, [pc, #32]	; (40d2d4 <_write_r+0x28>)
  40d2b2:	4611      	mov	r1, r2
  40d2b4:	4606      	mov	r6, r0
  40d2b6:	461a      	mov	r2, r3
  40d2b8:	4628      	mov	r0, r5
  40d2ba:	2300      	movs	r3, #0
  40d2bc:	6023      	str	r3, [r4, #0]
  40d2be:	f7f4 f969 	bl	401594 <_write>
  40d2c2:	1c43      	adds	r3, r0, #1
  40d2c4:	d000      	beq.n	40d2c8 <_write_r+0x1c>
  40d2c6:	bd70      	pop	{r4, r5, r6, pc}
  40d2c8:	6823      	ldr	r3, [r4, #0]
  40d2ca:	2b00      	cmp	r3, #0
  40d2cc:	d0fb      	beq.n	40d2c6 <_write_r+0x1a>
  40d2ce:	6033      	str	r3, [r6, #0]
  40d2d0:	bd70      	pop	{r4, r5, r6, pc}
  40d2d2:	bf00      	nop
  40d2d4:	2001d684 	.word	0x2001d684

0040d2d8 <__register_exitproc>:
  40d2d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40d2dc:	4c25      	ldr	r4, [pc, #148]	; (40d374 <__register_exitproc+0x9c>)
  40d2de:	6825      	ldr	r5, [r4, #0]
  40d2e0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40d2e4:	4606      	mov	r6, r0
  40d2e6:	4688      	mov	r8, r1
  40d2e8:	4692      	mov	sl, r2
  40d2ea:	4699      	mov	r9, r3
  40d2ec:	b3c4      	cbz	r4, 40d360 <__register_exitproc+0x88>
  40d2ee:	6860      	ldr	r0, [r4, #4]
  40d2f0:	281f      	cmp	r0, #31
  40d2f2:	dc17      	bgt.n	40d324 <__register_exitproc+0x4c>
  40d2f4:	1c43      	adds	r3, r0, #1
  40d2f6:	b176      	cbz	r6, 40d316 <__register_exitproc+0x3e>
  40d2f8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40d2fc:	2201      	movs	r2, #1
  40d2fe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40d302:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40d306:	4082      	lsls	r2, r0
  40d308:	4311      	orrs	r1, r2
  40d30a:	2e02      	cmp	r6, #2
  40d30c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40d310:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40d314:	d01e      	beq.n	40d354 <__register_exitproc+0x7c>
  40d316:	3002      	adds	r0, #2
  40d318:	6063      	str	r3, [r4, #4]
  40d31a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40d31e:	2000      	movs	r0, #0
  40d320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d324:	4b14      	ldr	r3, [pc, #80]	; (40d378 <__register_exitproc+0xa0>)
  40d326:	b303      	cbz	r3, 40d36a <__register_exitproc+0x92>
  40d328:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40d32c:	f7fd f9b4 	bl	40a698 <malloc>
  40d330:	4604      	mov	r4, r0
  40d332:	b1d0      	cbz	r0, 40d36a <__register_exitproc+0x92>
  40d334:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40d338:	2700      	movs	r7, #0
  40d33a:	e880 0088 	stmia.w	r0, {r3, r7}
  40d33e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40d342:	4638      	mov	r0, r7
  40d344:	2301      	movs	r3, #1
  40d346:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40d34a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40d34e:	2e00      	cmp	r6, #0
  40d350:	d0e1      	beq.n	40d316 <__register_exitproc+0x3e>
  40d352:	e7d1      	b.n	40d2f8 <__register_exitproc+0x20>
  40d354:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40d358:	430a      	orrs	r2, r1
  40d35a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40d35e:	e7da      	b.n	40d316 <__register_exitproc+0x3e>
  40d360:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40d364:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40d368:	e7c1      	b.n	40d2ee <__register_exitproc+0x16>
  40d36a:	f04f 30ff 	mov.w	r0, #4294967295
  40d36e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d372:	bf00      	nop
  40d374:	0040df10 	.word	0x0040df10
  40d378:	0040a699 	.word	0x0040a699

0040d37c <_close_r>:
  40d37c:	b538      	push	{r3, r4, r5, lr}
  40d37e:	4c07      	ldr	r4, [pc, #28]	; (40d39c <_close_r+0x20>)
  40d380:	2300      	movs	r3, #0
  40d382:	4605      	mov	r5, r0
  40d384:	4608      	mov	r0, r1
  40d386:	6023      	str	r3, [r4, #0]
  40d388:	f7fb fefe 	bl	409188 <_close>
  40d38c:	1c43      	adds	r3, r0, #1
  40d38e:	d000      	beq.n	40d392 <_close_r+0x16>
  40d390:	bd38      	pop	{r3, r4, r5, pc}
  40d392:	6823      	ldr	r3, [r4, #0]
  40d394:	2b00      	cmp	r3, #0
  40d396:	d0fb      	beq.n	40d390 <_close_r+0x14>
  40d398:	602b      	str	r3, [r5, #0]
  40d39a:	bd38      	pop	{r3, r4, r5, pc}
  40d39c:	2001d684 	.word	0x2001d684

0040d3a0 <_fclose_r>:
  40d3a0:	2900      	cmp	r1, #0
  40d3a2:	d03d      	beq.n	40d420 <_fclose_r+0x80>
  40d3a4:	b570      	push	{r4, r5, r6, lr}
  40d3a6:	4605      	mov	r5, r0
  40d3a8:	460c      	mov	r4, r1
  40d3aa:	b108      	cbz	r0, 40d3b0 <_fclose_r+0x10>
  40d3ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d3ae:	b37b      	cbz	r3, 40d410 <_fclose_r+0x70>
  40d3b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40d3b4:	b90b      	cbnz	r3, 40d3ba <_fclose_r+0x1a>
  40d3b6:	2000      	movs	r0, #0
  40d3b8:	bd70      	pop	{r4, r5, r6, pc}
  40d3ba:	4621      	mov	r1, r4
  40d3bc:	4628      	mov	r0, r5
  40d3be:	f7fe fee5 	bl	40c18c <__sflush_r>
  40d3c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40d3c4:	4606      	mov	r6, r0
  40d3c6:	b133      	cbz	r3, 40d3d6 <_fclose_r+0x36>
  40d3c8:	69e1      	ldr	r1, [r4, #28]
  40d3ca:	4628      	mov	r0, r5
  40d3cc:	4798      	blx	r3
  40d3ce:	2800      	cmp	r0, #0
  40d3d0:	bfb8      	it	lt
  40d3d2:	f04f 36ff 	movlt.w	r6, #4294967295
  40d3d6:	89a3      	ldrh	r3, [r4, #12]
  40d3d8:	061b      	lsls	r3, r3, #24
  40d3da:	d41c      	bmi.n	40d416 <_fclose_r+0x76>
  40d3dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40d3de:	b141      	cbz	r1, 40d3f2 <_fclose_r+0x52>
  40d3e0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40d3e4:	4299      	cmp	r1, r3
  40d3e6:	d002      	beq.n	40d3ee <_fclose_r+0x4e>
  40d3e8:	4628      	mov	r0, r5
  40d3ea:	f7ff f8d1 	bl	40c590 <_free_r>
  40d3ee:	2300      	movs	r3, #0
  40d3f0:	6323      	str	r3, [r4, #48]	; 0x30
  40d3f2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40d3f4:	b121      	cbz	r1, 40d400 <_fclose_r+0x60>
  40d3f6:	4628      	mov	r0, r5
  40d3f8:	f7ff f8ca 	bl	40c590 <_free_r>
  40d3fc:	2300      	movs	r3, #0
  40d3fe:	6463      	str	r3, [r4, #68]	; 0x44
  40d400:	f7ff f802 	bl	40c408 <__sfp_lock_acquire>
  40d404:	2300      	movs	r3, #0
  40d406:	81a3      	strh	r3, [r4, #12]
  40d408:	f7ff f800 	bl	40c40c <__sfp_lock_release>
  40d40c:	4630      	mov	r0, r6
  40d40e:	bd70      	pop	{r4, r5, r6, pc}
  40d410:	f7fe fff4 	bl	40c3fc <__sinit>
  40d414:	e7cc      	b.n	40d3b0 <_fclose_r+0x10>
  40d416:	6921      	ldr	r1, [r4, #16]
  40d418:	4628      	mov	r0, r5
  40d41a:	f7ff f8b9 	bl	40c590 <_free_r>
  40d41e:	e7dd      	b.n	40d3dc <_fclose_r+0x3c>
  40d420:	2000      	movs	r0, #0
  40d422:	4770      	bx	lr

0040d424 <_fstat_r>:
  40d424:	b538      	push	{r3, r4, r5, lr}
  40d426:	460b      	mov	r3, r1
  40d428:	4c07      	ldr	r4, [pc, #28]	; (40d448 <_fstat_r+0x24>)
  40d42a:	4605      	mov	r5, r0
  40d42c:	4611      	mov	r1, r2
  40d42e:	4618      	mov	r0, r3
  40d430:	2300      	movs	r3, #0
  40d432:	6023      	str	r3, [r4, #0]
  40d434:	f7fb feb4 	bl	4091a0 <_fstat>
  40d438:	1c43      	adds	r3, r0, #1
  40d43a:	d000      	beq.n	40d43e <_fstat_r+0x1a>
  40d43c:	bd38      	pop	{r3, r4, r5, pc}
  40d43e:	6823      	ldr	r3, [r4, #0]
  40d440:	2b00      	cmp	r3, #0
  40d442:	d0fb      	beq.n	40d43c <_fstat_r+0x18>
  40d444:	602b      	str	r3, [r5, #0]
  40d446:	bd38      	pop	{r3, r4, r5, pc}
  40d448:	2001d684 	.word	0x2001d684

0040d44c <_isatty_r>:
  40d44c:	b538      	push	{r3, r4, r5, lr}
  40d44e:	4c07      	ldr	r4, [pc, #28]	; (40d46c <_isatty_r+0x20>)
  40d450:	2300      	movs	r3, #0
  40d452:	4605      	mov	r5, r0
  40d454:	4608      	mov	r0, r1
  40d456:	6023      	str	r3, [r4, #0]
  40d458:	f7fb feb2 	bl	4091c0 <_isatty>
  40d45c:	1c43      	adds	r3, r0, #1
  40d45e:	d000      	beq.n	40d462 <_isatty_r+0x16>
  40d460:	bd38      	pop	{r3, r4, r5, pc}
  40d462:	6823      	ldr	r3, [r4, #0]
  40d464:	2b00      	cmp	r3, #0
  40d466:	d0fb      	beq.n	40d460 <_isatty_r+0x14>
  40d468:	602b      	str	r3, [r5, #0]
  40d46a:	bd38      	pop	{r3, r4, r5, pc}
  40d46c:	2001d684 	.word	0x2001d684

0040d470 <_lseek_r>:
  40d470:	b570      	push	{r4, r5, r6, lr}
  40d472:	460d      	mov	r5, r1
  40d474:	4c08      	ldr	r4, [pc, #32]	; (40d498 <_lseek_r+0x28>)
  40d476:	4611      	mov	r1, r2
  40d478:	4606      	mov	r6, r0
  40d47a:	461a      	mov	r2, r3
  40d47c:	4628      	mov	r0, r5
  40d47e:	2300      	movs	r3, #0
  40d480:	6023      	str	r3, [r4, #0]
  40d482:	f7fb fea9 	bl	4091d8 <_lseek>
  40d486:	1c43      	adds	r3, r0, #1
  40d488:	d000      	beq.n	40d48c <_lseek_r+0x1c>
  40d48a:	bd70      	pop	{r4, r5, r6, pc}
  40d48c:	6823      	ldr	r3, [r4, #0]
  40d48e:	2b00      	cmp	r3, #0
  40d490:	d0fb      	beq.n	40d48a <_lseek_r+0x1a>
  40d492:	6033      	str	r3, [r6, #0]
  40d494:	bd70      	pop	{r4, r5, r6, pc}
  40d496:	bf00      	nop
  40d498:	2001d684 	.word	0x2001d684

0040d49c <_read_r>:
  40d49c:	b570      	push	{r4, r5, r6, lr}
  40d49e:	460d      	mov	r5, r1
  40d4a0:	4c08      	ldr	r4, [pc, #32]	; (40d4c4 <_read_r+0x28>)
  40d4a2:	4611      	mov	r1, r2
  40d4a4:	4606      	mov	r6, r0
  40d4a6:	461a      	mov	r2, r3
  40d4a8:	4628      	mov	r0, r5
  40d4aa:	2300      	movs	r3, #0
  40d4ac:	6023      	str	r3, [r4, #0]
  40d4ae:	f7f4 f847 	bl	401540 <_read>
  40d4b2:	1c43      	adds	r3, r0, #1
  40d4b4:	d000      	beq.n	40d4b8 <_read_r+0x1c>
  40d4b6:	bd70      	pop	{r4, r5, r6, pc}
  40d4b8:	6823      	ldr	r3, [r4, #0]
  40d4ba:	2b00      	cmp	r3, #0
  40d4bc:	d0fb      	beq.n	40d4b6 <_read_r+0x1a>
  40d4be:	6033      	str	r3, [r6, #0]
  40d4c0:	bd70      	pop	{r4, r5, r6, pc}
  40d4c2:	bf00      	nop
  40d4c4:	2001d684 	.word	0x2001d684
  40d4c8:	33323130 	.word	0x33323130
  40d4cc:	37363534 	.word	0x37363534
  40d4d0:	62613938 	.word	0x62613938
  40d4d4:	66656463 	.word	0x66656463
  40d4d8:	00000000 	.word	0x00000000
  40d4dc:	2e2e2e2e 	.word	0x2e2e2e2e
  40d4e0:	2e2e2e2e 	.word	0x2e2e2e2e
  40d4e4:	72646e65 	.word	0x72646e65
  40d4e8:	000a0d78 	.word	0x000a0d78
  40d4ec:	33444b34 	.word	0x33444b34
  40d4f0:	00004352 	.word	0x00004352
  40d4f4:	65636552 	.word	0x65636552
  40d4f8:	20657669 	.word	0x20657669
  40d4fc:	20746567 	.word	0x20746567
  40d500:	706d6574 	.word	0x706d6574
  40d504:	74617265 	.word	0x74617265
  40d508:	20657275 	.word	0x20657275
  40d50c:	6d6d6f63 	.word	0x6d6d6f63
  40d510:	2e646e61 	.word	0x2e646e61
  40d514:	00000a0d 	.word	0x00000a0d
  40d518:	65636552 	.word	0x65636552
  40d51c:	20657669 	.word	0x20657669
  40d520:	20746567 	.word	0x20746567
  40d524:	70616e73 	.word	0x70616e73
  40d528:	746f6873 	.word	0x746f6873
  40d52c:	6d6f6320 	.word	0x6d6f6320
  40d530:	646e616d 	.word	0x646e616d
  40d534:	000a0d2e 	.word	0x000a0d2e
  40d538:	462d6957 	.word	0x462d6957
  40d53c:	6f4d2069 	.word	0x6f4d2069
  40d540:	656c7564 	.word	0x656c7564
  40d544:	61655220 	.word	0x61655220
  40d548:	0d217964 	.word	0x0d217964
  40d54c:	0000000a 	.word	0x0000000a
  40d550:	20746547 	.word	0x20746547
  40d554:	656d6163 	.word	0x656d6163
  40d558:	73206172 	.word	0x73206172
  40d55c:	69636570 	.word	0x69636570
  40d560:	20636966 	.word	0x20636966
  40d564:	636f6c62 	.word	0x636f6c62
  40d568:	2d2d2d6b 	.word	0x2d2d2d6b
  40d56c:	0a0d6425 	.word	0x0a0d6425
  40d570:	00000000 	.word	0x00000000
  40d574:	20746567 	.word	0x20746567
  40d578:	69666977 	.word	0x69666977
  40d57c:	73657220 	.word	0x73657220
  40d580:	726f6620 	.word	0x726f6620
  40d584:	616d6920 	.word	0x616d6920
  40d588:	0a0d6567 	.word	0x0a0d6567
  40d58c:	00000000 	.word	0x00000000
  40d590:	65636552 	.word	0x65636552
  40d594:	20657669 	.word	0x20657669
  40d598:	6b636170 	.word	0x6b636170
  40d59c:	65207465 	.word	0x65207465
  40d5a0:	726f7272 	.word	0x726f7272
  40d5a4:	73657220 	.word	0x73657220
  40d5a8:	736e6f70 	.word	0x736e6f70
  40d5ac:	65202c65 	.word	0x65202c65
  40d5b0:	25287272 	.word	0x25287272
  40d5b4:	0d2e2964 	.word	0x0d2e2964
  40d5b8:	0000000a 	.word	0x0000000a
  40d5bc:	69666957 	.word	0x69666957
  40d5c0:	73696420 	.word	0x73696420
  40d5c4:	6e6e6f63 	.word	0x6e6e6f63
  40d5c8:	2e746365 	.word	0x2e746365
  40d5cc:	00000a0d 	.word	0x00000a0d
  40d5d0:	69666957 	.word	0x69666957
  40d5d4:	646f6d20 	.word	0x646f6d20
  40d5d8:	20656c75 	.word	0x20656c75
  40d5dc:	73206e69 	.word	0x73206e69
  40d5e0:	6666696e 	.word	0x6666696e
  40d5e4:	6d207265 	.word	0x6d207265
  40d5e8:	2e65646f 	.word	0x2e65646f
  40d5ec:	00000a0d 	.word	0x00000a0d
  40d5f0:	69666957 	.word	0x69666957
  40d5f4:	646f6d20 	.word	0x646f6d20
  40d5f8:	20656c75 	.word	0x20656c75
  40d5fc:	6e6e6f63 	.word	0x6e6e6f63
  40d600:	20746365 	.word	0x20746365
  40d604:	77206f74 	.word	0x77206f74
  40d608:	20696669 	.word	0x20696669
  40d60c:	74756f72 	.word	0x74756f72
  40d610:	0d2e7265 	.word	0x0d2e7265
  40d614:	0000000a 	.word	0x0000000a
  40d618:	69666957 	.word	0x69666957
  40d61c:	646f6d20 	.word	0x646f6d20
  40d620:	20656c75 	.word	0x20656c75
  40d624:	6e6e6f63 	.word	0x6e6e6f63
  40d628:	20746365 	.word	0x20746365
  40d62c:	4a206f74 	.word	0x4a206f74
  40d630:	65732044 	.word	0x65732044
  40d634:	72657672 	.word	0x72657672
  40d638:	000a0d2e 	.word	0x000a0d2e
  40d63c:	6e6e6f43 	.word	0x6e6e6f43
  40d640:	20746365 	.word	0x20746365
  40d644:	52206f74 	.word	0x52206f74
  40d648:	746f6d65 	.word	0x746f6d65
  40d64c:	65532065 	.word	0x65532065
  40d650:	72657672 	.word	0x72657672
  40d654:	2e4b4f20 	.word	0x2e4b4f20
  40d658:	00000a0d 	.word	0x00000a0d
  40d65c:	6e6e6f43 	.word	0x6e6e6f43
  40d660:	69746365 	.word	0x69746365
  40d664:	62206e6f 	.word	0x62206e6f
  40d668:	68746165 	.word	0x68746165
  40d66c:	74726165 	.word	0x74726165
  40d670:	000a0d2e 	.word	0x000a0d2e
  40d674:	61647055 	.word	0x61647055
  40d678:	44206574 	.word	0x44206574
  40d67c:	20617461 	.word	0x20617461
  40d680:	0d2e4b4f 	.word	0x0d2e4b4f
  40d684:	0000000a 	.word	0x0000000a
  40d688:	65736552 	.word	0x65736552
  40d68c:	6f742074 	.word	0x6f742074
  40d690:	63614620 	.word	0x63614620
  40d694:	79726f74 	.word	0x79726f74
  40d698:	2077654e 	.word	0x2077654e
  40d69c:	0d2e4b4f 	.word	0x0d2e4b4f
  40d6a0:	0000000a 	.word	0x0000000a
  40d6a4:	44495555 	.word	0x44495555
  40d6a8:	53455220 	.word	0x53455220
  40d6ac:	4b4f2050 	.word	0x4b4f2050
  40d6b0:	000a0d2e 	.word	0x000a0d2e
  40d6b4:	44495555 	.word	0x44495555
  40d6b8:	53455220 	.word	0x53455220
  40d6bc:	72452050 	.word	0x72452050
  40d6c0:	2e726f72 	.word	0x2e726f72
  40d6c4:	00000a0d 	.word	0x00000a0d
  40d6c8:	72617453 	.word	0x72617453
  40d6cc:	6e732074 	.word	0x6e732074
  40d6d0:	65666669 	.word	0x65666669
  40d6d4:	6f6d2072 	.word	0x6f6d2072
  40d6d8:	2e2e6564 	.word	0x2e2e6564
  40d6dc:	000a0d2e 	.word	0x000a0d2e
  40d6e0:	20746f47 	.word	0x20746f47
  40d6e4:	69666977 	.word	0x69666977
  40d6e8:	69737320 	.word	0x69737320
  40d6ec:	25203a64 	.word	0x25203a64
  40d6f0:	70202c73 	.word	0x70202c73
  40d6f4:	203a6b73 	.word	0x203a6b73
  40d6f8:	0a0d7325 	.word	0x0a0d7325
  40d6fc:	00000000 	.word	0x00000000
  40d700:	72617453 	.word	0x72617453
  40d704:	69772074 	.word	0x69772074
  40d708:	63206966 	.word	0x63206966
  40d70c:	656e6e6f 	.word	0x656e6e6f
  40d710:	73207463 	.word	0x73207463
  40d714:	28646973 	.word	0x28646973
  40d718:	2c297325 	.word	0x2c297325
  40d71c:	6b737020 	.word	0x6b737020
  40d720:	29732528 	.word	0x29732528
  40d724:	000a0d2e 	.word	0x000a0d2e
  40d728:	462d6957 	.word	0x462d6957
  40d72c:	6f632069 	.word	0x6f632069
  40d730:	63656e6e 	.word	0x63656e6e
  40d734:	6f742074 	.word	0x6f742074
  40d738:	6f6c4320 	.word	0x6f6c4320
  40d73c:	4f206475 	.word	0x4f206475
  40d740:	000a0d4b 	.word	0x000a0d4b
  40d744:	462d6957 	.word	0x462d6957
  40d748:	65722069 	.word	0x65722069
  40d74c:	6e727574 	.word	0x6e727574
  40d750:	74656720 	.word	0x74656720
  40d754:	72617520 	.word	0x72617520
  40d758:	66632074 	.word	0x66632074
  40d75c:	4b4f2067 	.word	0x4b4f2067
  40d760:	00000a0d 	.word	0x00000a0d
  40d764:	20504455 	.word	0x20504455
  40d768:	6b636170 	.word	0x6b636170
  40d76c:	75207465 	.word	0x75207465
  40d770:	6f6e6b6e 	.word	0x6f6e6b6e
  40d774:	70206e77 	.word	0x70206e77
  40d778:	656b6361 	.word	0x656b6361
  40d77c:	0a0d2e74 	.word	0x0a0d2e74
  40d780:	00000000 	.word	0x00000000
  40d784:	6f727245 	.word	0x6f727245
  40d788:	6f203a72 	.word	0x6f203a72
  40d78c:	6f207475 	.word	0x6f207475
  40d790:	656d2066 	.word	0x656d2066
  40d794:	79726f6d 	.word	0x79726f6d
  40d798:	000a0d2e 	.word	0x000a0d2e
  40d79c:	63205041 	.word	0x63205041
  40d7a0:	46206e61 	.word	0x46206e61
  40d7a4:	646e756f 	.word	0x646e756f
  40d7a8:	000a0d2e 	.word	0x000a0d2e
  40d7ac:	6e205041 	.word	0x6e205041
  40d7b0:	4620746f 	.word	0x4620746f
  40d7b4:	646e756f 	.word	0x646e756f
  40d7b8:	000a0d2e 	.word	0x000a0d2e
  40d7bc:	6f727245 	.word	0x6f727245
  40d7c0:	55203a72 	.word	0x55203a72
  40d7c4:	20545241 	.word	0x20545241
  40d7c8:	656d6974 	.word	0x656d6974
  40d7cc:	2e74756f 	.word	0x2e74756f
  40d7d0:	00000a0d 	.word	0x00000a0d
  40d7d4:	75736e55 	.word	0x75736e55
  40d7d8:	726f7070 	.word	0x726f7070
  40d7dc:	20646574 	.word	0x20646574
  40d7e0:	6d6d6f63 	.word	0x6d6d6f63
  40d7e4:	28646e61 	.word	0x28646e61
  40d7e8:	2e296425 	.word	0x2e296425
  40d7ec:	00000a0d 	.word	0x00000a0d
  40d7f0:	69726553 	.word	0x69726553
  40d7f4:	49206c61 	.word	0x49206c61
  40d7f8:	6425284e 	.word	0x6425284e
  40d7fc:	25203a29 	.word	0x25203a29
  40d800:	000a0d73 	.word	0x000a0d73
  40d804:	61766e49 	.word	0x61766e49
  40d808:	2064696c 	.word	0x2064696c
  40d80c:	64616568 	.word	0x64616568
  40d810:	72207265 	.word	0x72207265
  40d814:	69656365 	.word	0x69656365
  40d818:	20646576 	.word	0x20646576
  40d81c:	25783028 	.word	0x25783028
  40d820:	0d2e2978 	.word	0x0d2e2978
  40d824:	0000000a 	.word	0x0000000a
  40d828:	61766e49 	.word	0x61766e49
  40d82c:	2064696c 	.word	0x2064696c
  40d830:	2c435243 	.word	0x2c435243
  40d834:	63655220 	.word	0x63655220
  40d838:	65766965 	.word	0x65766965
  40d83c:	52432064 	.word	0x52432064
  40d840:	78302843 	.word	0x78302843
  40d844:	2c297825 	.word	0x2c297825
  40d848:	6c614320 	.word	0x6c614320
  40d84c:	616c7563 	.word	0x616c7563
  40d850:	20646574 	.word	0x20646574
  40d854:	28435243 	.word	0x28435243
  40d858:	78257830 	.word	0x78257830
  40d85c:	0a0d2e29 	.word	0x0a0d2e29
  40d860:	00000000 	.word	0x00000000
  40d864:	69666977 	.word	0x69666977
  40d868:	206e695f 	.word	0x206e695f
  40d86c:	6b736174 	.word	0x6b736174
  40d870:	61747320 	.word	0x61747320
  40d874:	64657472 	.word	0x64657472
  40d878:	00000a0d 	.word	0x00000a0d
  40d87c:	65746e65 	.word	0x65746e65
  40d880:	6f632072 	.word	0x6f632072
  40d884:	6769666e 	.word	0x6769666e
  40d888:	646f6d20 	.word	0x646f6d20
  40d88c:	000a0d65 	.word	0x000a0d65
  40d890:	65746e65 	.word	0x65746e65
  40d894:	65742072 	.word	0x65742072
  40d898:	63207473 	.word	0x63207473
  40d89c:	616d6d6f 	.word	0x616d6d6f
  40d8a0:	6d20646e 	.word	0x6d20646e
  40d8a4:	0d65646f 	.word	0x0d65646f
  40d8a8:	0000000a 	.word	0x0000000a
  40d8ac:	66726570 	.word	0x66726570
  40d8b0:	206d726f 	.word	0x206d726f
  40d8b4:	666e6f63 	.word	0x666e6f63
  40d8b8:	6d206769 	.word	0x6d206769
  40d8bc:	0d65646f 	.word	0x0d65646f
  40d8c0:	0000000a 	.word	0x0000000a
  40d8c4:	66726570 	.word	0x66726570
  40d8c8:	206d726f 	.word	0x206d726f
  40d8cc:	74736574 	.word	0x74736574
  40d8d0:	6d6f6320 	.word	0x6d6f6320
  40d8d4:	646e616d 	.word	0x646e616d
  40d8d8:	646f6d20 	.word	0x646f6d20
  40d8dc:	000a0d65 	.word	0x000a0d65
  40d8e0:	6e6f4378 	.word	0x6e6f4378
  40d8e4:	54676966 	.word	0x54676966
  40d8e8:	72656d69 	.word	0x72656d69
  40d8ec:	00000000 	.word	0x00000000
  40d8f0:	6e6f4378 	.word	0x6e6f4378
  40d8f4:	54676966 	.word	0x54676966
  40d8f8:	72656d69 	.word	0x72656d69
  40d8fc:	65726320 	.word	0x65726320
  40d900:	20657461 	.word	0x20657461
  40d904:	6c696166 	.word	0x6c696166
  40d908:	0d2e6465 	.word	0x0d2e6465
  40d90c:	0000000a 	.word	0x0000000a
  40d910:	64654c78 	.word	0x64654c78
  40d914:	656d6954 	.word	0x656d6954
  40d918:	00000072 	.word	0x00000072
  40d91c:	64654c78 	.word	0x64654c78
  40d920:	65646f4d 	.word	0x65646f4d
  40d924:	656d6954 	.word	0x656d6954
  40d928:	72632072 	.word	0x72632072
  40d92c:	65746165 	.word	0x65746165
  40d930:	69616620 	.word	0x69616620
  40d934:	2e64656c 	.word	0x2e64656c
  40d938:	00000a0d 	.word	0x00000a0d
  40d93c:	69726573 	.word	0x69726573
  40d940:	6f5f6c61 	.word	0x6f5f6c61
  40d944:	74207475 	.word	0x74207475
  40d948:	206b7361 	.word	0x206b7361
  40d94c:	72617473 	.word	0x72617473
  40d950:	0d646574 	.word	0x0d646574
  40d954:	0000000a 	.word	0x0000000a
  40d958:	69726553 	.word	0x69726553
  40d95c:	51206c61 	.word	0x51206c61
  40d960:	65756575 	.word	0x65756575
  40d964:	206e4920 	.word	0x206e4920
  40d968:	61657263 	.word	0x61657263
  40d96c:	66206574 	.word	0x66206574
  40d970:	656c6961 	.word	0x656c6961
  40d974:	000a0d64 	.word	0x000a0d64
  40d978:	69726553 	.word	0x69726553
  40d97c:	51206c61 	.word	0x51206c61
  40d980:	65756575 	.word	0x65756575
  40d984:	74754f20 	.word	0x74754f20
  40d988:	65726320 	.word	0x65726320
  40d98c:	20657461 	.word	0x20657461
  40d990:	6c696166 	.word	0x6c696166
  40d994:	0a0d6465 	.word	0x0a0d6465
  40d998:	00000000 	.word	0x00000000
  40d99c:	69666977 	.word	0x69666977
  40d9a0:	006e695f 	.word	0x006e695f
  40d9a4:	69726553 	.word	0x69726553
  40d9a8:	4f206c61 	.word	0x4f206c61
  40d9ac:	25285455 	.word	0x25285455
  40d9b0:	0a0d2964 	.word	0x0a0d2964
  40d9b4:	00000000 	.word	0x00000000
  40d9b8:	732f2e2e 	.word	0x732f2e2e
  40d9bc:	412f6372 	.word	0x412f6372
  40d9c0:	742f4653 	.word	0x742f4653
  40d9c4:	64726968 	.word	0x64726968
  40d9c8:	74726170 	.word	0x74726170
  40d9cc:	72662f79 	.word	0x72662f79
  40d9d0:	74726565 	.word	0x74726565
  40d9d4:	662f736f 	.word	0x662f736f
  40d9d8:	72656572 	.word	0x72656572
  40d9dc:	2d736f74 	.word	0x2d736f74
  40d9e0:	2e332e37 	.word	0x2e332e37
  40d9e4:	6f732f30 	.word	0x6f732f30
  40d9e8:	65637275 	.word	0x65637275
  40d9ec:	726f702f 	.word	0x726f702f
  40d9f0:	6c626174 	.word	0x6c626174
  40d9f4:	656d2f65 	.word	0x656d2f65
  40d9f8:	6e616d6d 	.word	0x6e616d6d
  40d9fc:	65682f67 	.word	0x65682f67
  40da00:	345f7061 	.word	0x345f7061
  40da04:	0000632e 	.word	0x0000632e
  40da08:	732f2e2e 	.word	0x732f2e2e
  40da0c:	412f6372 	.word	0x412f6372
  40da10:	742f4653 	.word	0x742f4653
  40da14:	64726968 	.word	0x64726968
  40da18:	74726170 	.word	0x74726170
  40da1c:	72662f79 	.word	0x72662f79
  40da20:	74726565 	.word	0x74726565
  40da24:	662f736f 	.word	0x662f736f
  40da28:	72656572 	.word	0x72656572
  40da2c:	2d736f74 	.word	0x2d736f74
  40da30:	2e332e37 	.word	0x2e332e37
  40da34:	6f732f30 	.word	0x6f732f30
  40da38:	65637275 	.word	0x65637275
  40da3c:	6575712f 	.word	0x6575712f
  40da40:	632e6575 	.word	0x632e6575
  40da44:	00000000 	.word	0x00000000
  40da48:	732f2e2e 	.word	0x732f2e2e
  40da4c:	412f6372 	.word	0x412f6372
  40da50:	742f4653 	.word	0x742f4653
  40da54:	64726968 	.word	0x64726968
  40da58:	74726170 	.word	0x74726170
  40da5c:	72662f79 	.word	0x72662f79
  40da60:	74726565 	.word	0x74726565
  40da64:	662f736f 	.word	0x662f736f
  40da68:	72656572 	.word	0x72656572
  40da6c:	2d736f74 	.word	0x2d736f74
  40da70:	2e332e37 	.word	0x2e332e37
  40da74:	6f732f30 	.word	0x6f732f30
  40da78:	65637275 	.word	0x65637275
  40da7c:	7361742f 	.word	0x7361742f
  40da80:	632e736b 	.word	0x632e736b
  40da84:	00000000 	.word	0x00000000
  40da88:	454c4449 	.word	0x454c4449
  40da8c:	00000000 	.word	0x00000000
  40da90:	00000a0d 	.word	0x00000a0d
  40da94:	09097325 	.word	0x09097325
  40da98:	25096325 	.word	0x25096325
  40da9c:	75250975 	.word	0x75250975
  40daa0:	0d752509 	.word	0x0d752509
  40daa4:	0000000a 	.word	0x0000000a
  40daa8:	09097325 	.word	0x09097325
  40daac:	30090930 	.word	0x30090930
  40dab0:	0a0d2525 	.word	0x0a0d2525
  40dab4:	00000000 	.word	0x00000000
  40dab8:	09097325 	.word	0x09097325
  40dabc:	09097525 	.word	0x09097525
  40dac0:	25257525 	.word	0x25257525
  40dac4:	00000a0d 	.word	0x00000a0d
  40dac8:	09097325 	.word	0x09097325
  40dacc:	09097525 	.word	0x09097525
  40dad0:	2525313c 	.word	0x2525313c
  40dad4:	00000a0d 	.word	0x00000a0d

0040dad8 <ucExpectedStackBytes.6120>:
  40dad8:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
  40dae8:	a5a5a5a5 20726d54 00637653 732f2e2e     ....Tmr Svc.../s
  40daf8:	412f6372 742f4653 64726968 74726170     rc/ASF/thirdpart
  40db08:	72662f79 74726565 662f736f 72656572     y/freertos/freer
  40db18:	2d736f74 2e332e37 6f732f30 65637275     tos-7.3.0/source
  40db28:	6d69742f 2e737265 00000063 78323025     /timers.c...%02x
  40db38:	00000020 78323025 00000a0d 6c696146      ...%02x....Fail
  40db48:	74206465 7263206f 65746165 6d655320     ed to create Sem
  40db58:	6f687061 203a6572 72617473 6d614374     aphore: startCam
  40db68:	50617265 65636f72 6e697373 0a0d2067     eraProcessing ..
  40db78:	00000000 65636552 20657669 61746164     ....Receive data
  40db88:	6e656c20 0d64253d 0000000a 00000a0d      len=%d.........
  40db98:	204b4341 6d617266 6e692065 4f207469     ACK frame init O
  40dba8:	000a0d4b 204b4341 6d617266 65672065     K...ACK frame ge
  40dbb8:	6e732074 68737061 4f20746f 000a0d4b     t snapshot OK...
  40dbc8:	20746547 61746164 6f6c6220 69206b63     Get data block i
  40dbd8:	4b4f2073 7a697320 64253d65 00000a0d     s OK size=%d....
  40dbe8:	73696854 6f6c6220 64206b63 20617461     This block data 
  40dbf8:	6e207369 6620746f 0d6c6c75 0000000a     is not full.....
  40dc08:	646e6573 74616420 6c622061 206b636f     send data block 
  40dc18:	0d74756f 0000000a 69207469 20612073     out.....it is a 
  40dc28:	68676968 65707320 64206465 63697665     high speed devic
  40dc38:	000a0d65 69207469 20612073 6c6c7566     e...it is a full
  40dc48:	65707320 64206465 63697665 000a0d65      speed device...
  40dc58:	69207469 20612073 20776f6c 65657073     it is a low spee
  40dc68:	65642064 65636976 00000a0d 0001c200     d device........
  40dc78:	00080000 635f6975 725f6d6f 74735f78     ....ui_com_rx_st
  40dc88:	0d747261 0000000a 635f6975 745f6d6f     art.....ui_com_t
  40dc98:	74735f78 0d747261 0000000a              x_start.....

0040dca4 <p_CRCtbl>:
  40dca4:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
  40dcb4:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
  40dcc4:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
  40dcd4:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
  40dce4:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
  40dcf4:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
  40dd04:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
  40dd14:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
  40dd24:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
  40dd34:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
  40dd44:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
  40dd54:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
  40dd64:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
  40dd74:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
  40dd84:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
  40dd94:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
  40dda4:	63617473 766f206b 6c667265 0a0d776f     stack overflow..
  40ddb4:	00000000 732f2e2e 6d2f6372 2e6e6961     ....../src/main.
  40ddc4:	00000063 0001c200 000000c0 00000800     c...............
  40ddd4:	00000000 6f492d2d 61442054 6e696b61     ....--IoT Daakin
  40dde4:	20315620 0a0d2d2d 53202d2d 35474d41      V1 --..-- SAMG5
  40ddf4:	50585f35 4e49414c 505f4445 2d204f52     5_XPLAINED_PRO -
  40de04:	2d0a0d2d 6f43202d 6c69706d 203a6465     -..-- Compiled: 
  40de14:	206e614a 32203920 20373130 353a3031     Jan  9 2017 10:5
  40de24:	34333a30 0d2d2d20 00000000 69666957     0:34 --.....Wifi
  40de34:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40de44:	65746165 73617420 6669576b 61742069     eate taskWifi ta
  40de54:	0a0d6b73 00000000 656d6143 00006172     sk......Camera..
  40de64:	6c696146 74206465 7263206f 65746165     Failed to create
  40de74:	6e6f4d20 726f7469 73617420 000a0d6b      Monitor task...
  40de84:	6e655354 00726f73 6c696146 74206465     TSensor.Failed t
  40de94:	7263206f 65746165 6d655420 61726570     o create Tempera
  40dea4:	65727574 6e655320 20726f73 6b736174     ture Sensor task
  40deb4:	00000a0d 28643625 0d296425 0000000a     ....%6d(%d).....
  40dec4:	72656874 69206f6d 6567616d 0000203a     thermo image: ..
  40ded4:	6c696146 74206465 7263206f 65746165     Failed to create
  40dee4:	6d655320 6f687061 203a6572 72617473      Semaphore: star
  40def4:	65735474 726f736e 636f7250 69737365     tTsensorProcessi
  40df04:	0d20676e 0000000a 00000043              ng .....C...

0040df10 <_global_impure_ptr>:
  40df10:	20000150 0000000a                       P.. ....

0040df18 <zeroes.6993>:
  40df18:	30303030 30303030 30303030 30303030     0000000000000000
  40df28:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40df38:	00000000 33323130 37363534 62613938     ....0123456789ab
  40df48:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

0040df58 <blanks.6992>:
  40df58:	20202020 20202020 20202020 20202020                     

0040df68 <_init>:
  40df68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40df6a:	bf00      	nop
  40df6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40df6e:	bc08      	pop	{r3}
  40df70:	469e      	mov	lr, r3
  40df72:	4770      	bx	lr

0040df74 <__init_array_start>:
  40df74:	0040c16d 	.word	0x0040c16d

0040df78 <__frame_dummy_init_array_entry>:
  40df78:	0040016d                                m.@.

0040df7c <_fini>:
  40df7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40df7e:	bf00      	nop
  40df80:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40df82:	bc08      	pop	{r3}
  40df84:	469e      	mov	lr, r3
  40df86:	4770      	bx	lr

0040df88 <__fini_array_start>:
  40df88:	00400149 	.word	0x00400149

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
2000000c:	b480      	push	{r7}
2000000e:	b089      	sub	sp, #36	; 0x24
20000010:	af00      	add	r7, sp, #0
20000012:	60f8      	str	r0, [r7, #12]
20000014:	60b9      	str	r1, [r7, #8]
20000016:	607a      	str	r2, [r7, #4]
20000018:	603b      	str	r3, [r7, #0]
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
			READ_BUFF_ADDR0 : READ_BUFF_ADDR1);
#elif (SAM3S || SAM4S || SAM3N || SAM3U || SAM4E || SAM4N || SAM4C || SAMG || \
	   SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAMS70 || SAME70)
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
2000001a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
2000001e:	61bb      	str	r3, [r7, #24]
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000020:	683b      	ldr	r3, [r7, #0]
20000022:	2b00      	cmp	r3, #0
20000024:	d101      	bne.n	2000002a <efc_perform_read_sequence+0x1e>
		return EFC_RC_INVALID;
20000026:	2302      	movs	r3, #2
20000028:	e03c      	b.n	200000a4 <efc_perform_read_sequence+0x98>
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000002a:	68fb      	ldr	r3, [r7, #12]
2000002c:	681b      	ldr	r3, [r3, #0]
2000002e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000032:	68fb      	ldr	r3, [r7, #12]
20000034:	601a      	str	r2, [r3, #0]

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
20000036:	68bb      	ldr	r3, [r7, #8]
20000038:	b2db      	uxtb	r3, r3
2000003a:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FMR |= (0x1u << 16);

	/* Send the Start Read command */
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
2000003e:	68fb      	ldr	r3, [r7, #12]
20000040:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000042:	68fb      	ldr	r3, [r7, #12]
20000044:	689b      	ldr	r3, [r3, #8]
20000046:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
20000048:	697b      	ldr	r3, [r7, #20]
2000004a:	f003 0301 	and.w	r3, r3, #1
2000004e:	2b00      	cmp	r3, #0
20000050:	d1f7      	bne.n	20000042 <efc_perform_read_sequence+0x36>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000052:	2300      	movs	r3, #0
20000054:	61fb      	str	r3, [r7, #28]
20000056:	e00c      	b.n	20000072 <efc_perform_read_sequence+0x66>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
20000058:	69fb      	ldr	r3, [r7, #28]
2000005a:	009b      	lsls	r3, r3, #2
2000005c:	683a      	ldr	r2, [r7, #0]
2000005e:	4413      	add	r3, r2
20000060:	69fa      	ldr	r2, [r7, #28]
20000062:	0092      	lsls	r2, r2, #2
20000064:	69b9      	ldr	r1, [r7, #24]
20000066:	440a      	add	r2, r1
20000068:	6812      	ldr	r2, [r2, #0]
2000006a:	601a      	str	r2, [r3, #0]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
2000006c:	69fb      	ldr	r3, [r7, #28]
2000006e:	3301      	adds	r3, #1
20000070:	61fb      	str	r3, [r7, #28]
20000072:	69fa      	ldr	r2, [r7, #28]
20000074:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000076:	429a      	cmp	r2, r3
20000078:	d3ee      	bcc.n	20000058 <efc_perform_read_sequence+0x4c>
	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000007a:	687b      	ldr	r3, [r7, #4]
2000007c:	b2db      	uxtb	r3, r3

	/* To stop the read mode */
	p_efc->EEFC_FCR =
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || \
	 SAMV71 || SAMV70 || SAMS70 || SAME70)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
2000007e:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
	}

	/* To stop the read mode */
	p_efc->EEFC_FCR =
20000082:	68fb      	ldr	r3, [r7, #12]
20000084:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000086:	68fb      	ldr	r3, [r7, #12]
20000088:	689b      	ldr	r3, [r3, #8]
2000008a:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
2000008c:	697b      	ldr	r3, [r7, #20]
2000008e:	f003 0301 	and.w	r3, r3, #1
20000092:	2b00      	cmp	r3, #0
20000094:	d0f7      	beq.n	20000086 <efc_perform_read_sequence+0x7a>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
20000096:	68fb      	ldr	r3, [r7, #12]
20000098:	681b      	ldr	r3, [r3, #0]
2000009a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
2000009e:	68fb      	ldr	r3, [r7, #12]
200000a0:	601a      	str	r2, [r3, #0]

	return EFC_RC_OK;
200000a2:	2300      	movs	r3, #0
}
200000a4:	4618      	mov	r0, r3
200000a6:	3724      	adds	r7, #36	; 0x24
200000a8:	46bd      	mov	sp, r7
200000aa:	f85d 7b04 	ldr.w	r7, [sp], #4
200000ae:	4770      	bx	lr

200000b0 <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
200000b0:	b480      	push	{r7}
200000b2:	b083      	sub	sp, #12
200000b4:	af00      	add	r7, sp, #0
200000b6:	6078      	str	r0, [r7, #4]
200000b8:	6039      	str	r1, [r7, #0]
	p_efc->EEFC_FMR = ul_fmr;
200000ba:	687b      	ldr	r3, [r7, #4]
200000bc:	683a      	ldr	r2, [r7, #0]
200000be:	601a      	str	r2, [r3, #0]
}
200000c0:	bf00      	nop
200000c2:	370c      	adds	r7, #12
200000c4:	46bd      	mov	sp, r7
200000c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200000ca:	4770      	bx	lr

200000cc <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000cc:	b480      	push	{r7}
200000ce:	b085      	sub	sp, #20
200000d0:	af00      	add	r7, sp, #0
200000d2:	6078      	str	r0, [r7, #4]
200000d4:	6039      	str	r1, [r7, #0]
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000d6:	687b      	ldr	r3, [r7, #4]
200000d8:	683a      	ldr	r2, [r7, #0]
200000da:	605a      	str	r2, [r3, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000dc:	687b      	ldr	r3, [r7, #4]
200000de:	689b      	ldr	r3, [r3, #8]
200000e0:	60fb      	str	r3, [r7, #12]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000e2:	68fb      	ldr	r3, [r7, #12]
200000e4:	f003 0301 	and.w	r3, r3, #1
200000e8:	2b00      	cmp	r3, #0
200000ea:	d0f7      	beq.n	200000dc <efc_perform_fcr+0x10>

	return (ul_status & EEFC_ERROR_FLAGS);
200000ec:	68fb      	ldr	r3, [r7, #12]
200000ee:	f003 030e 	and.w	r3, r3, #14
}
200000f2:	4618      	mov	r0, r3
200000f4:	3714      	adds	r7, #20
200000f6:	46bd      	mov	sp, r7
200000f8:	f85d 7b04 	ldr.w	r7, [sp], #4
200000fc:	4770      	bx	lr
200000fe:	bf00      	nop

20000100 <led_blinking_mode>:
20000100:	0002 0000                                   ....

20000104 <resp_out_data.9637>:
20000104:	1258 2000                                   X.. 

20000108 <resp_out_data.9645>:
20000108:	1364 2000                                   d.. 

2000010c <button_mode.9723>:
2000010c:	0001 0000                                   ....

20000110 <uxCriticalNesting>:
20000110:	aaaa aaaa                                   ....

20000114 <xFreeBytesRemaining>:
20000114:	8000 0001                                   ....

20000118 <xNextTaskUnblockTime>:
20000118:	ffff ffff                                   ....

2000011c <ui_enum_status>:
2000011c:	0007 0000                                   ....

20000120 <uhc_uhis>:
20000120:	4541 0040 4961 0040 4991 0040 49c1 0040     AE@.aI@..I@..I@.

20000130 <g_interrupt_enabled>:
20000130:	0001 0000                                   ....

20000134 <SystemCoreClock>:
20000134:	1200 007a                                   ..z.

20000138 <usart_options>:
20000138:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...

20000150 <impure_data>:
20000150:	0000 0000 043c 2000 04a4 2000 050c 2000     ....<.. ... ... 
	...
20000184:	df0c 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200001f8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000208:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000578 <_impure_ptr>:
20000578:	0150 2000                                   P.. 

2000057c <__malloc_av_>:
	...
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 

20000984 <__malloc_trim_threshold>:
20000984:	0000 0002                                   ....

20000988 <__malloc_sbrk_base>:
20000988:	ffff ffff                                   ....

2000098c <lc_ctype_charset>:
2000098c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200009ac <__mb_cur_max>:
200009ac:	0001 0000                                   ....

200009b0 <__wctomb>:
200009b0:	d291 0040                                   ..@.
