{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  2 23:53:45 2017 " "Info: Processing started: Thu Feb  2 23:53:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clp_simples -c clp_simples " "Info: Command: quartus_sta clp_simples -c clp_simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clp_simples.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clp_simples.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mclk_in mclk_in " "Info: create_clock -period 1.000 -name mclk_in mclk_in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_7seg:DP_7\|mem_led display_7seg:DP_7\|mem_led " "Info: create_clock -period 1.000 -name display_7seg:DP_7\|mem_led display_7seg:DP_7\|mem_led" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_FPGA:LCD\|fsd_E LCD_FPGA:LCD\|fsd_E " "Info: create_clock -period 1.000 -name LCD_FPGA:LCD\|fsd_E LCD_FPGA:LCD\|fsd_E" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.652 " "Info: Worst-case setup slack is -4.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.652      -269.488 mclk_in  " "Info:    -4.652      -269.488 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653       -12.904 LCD_FPGA:LCD\|fsd_E  " "Info:    -0.653       -12.904 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.264 " "Info: Worst-case hold slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.305 mclk_in  " "Info:    -0.264        -0.305 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 LCD_FPGA:LCD\|fsd_E  " "Info:     0.491         0.000 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -231.419 mclk_in  " "Info:    -3.201      -231.419 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -60.967 LCD_FPGA:LCD\|fsd_E  " "Info:    -1.487       -60.967 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 display_7seg:DP_7\|mem_led  " "Info:    -1.487        -2.974 display_7seg:DP_7\|mem_led " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.237 " "Info: Worst-case setup slack is -4.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.237      -239.456 mclk_in  " "Info:    -4.237      -239.456 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569        -9.623 LCD_FPGA:LCD\|fsd_E  " "Info:    -0.569        -9.623 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.290 " "Info: Worst-case hold slack is -0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290        -0.292 mclk_in  " "Info:    -0.290        -0.292 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 LCD_FPGA:LCD\|fsd_E  " "Info:     0.455         0.000 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -231.419 mclk_in  " "Info:    -3.201      -231.419 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -60.967 LCD_FPGA:LCD\|fsd_E  " "Info:    -1.487       -60.967 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -2.974 display_7seg:DP_7\|mem_led  " "Info:    -1.487        -2.974 display_7seg:DP_7\|mem_led " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.512 " "Info: Worst-case setup slack is -1.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512       -79.851 mclk_in  " "Info:    -1.512       -79.851 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 LCD_FPGA:LCD\|fsd_E  " "Info:     0.294         0.000 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.484 " "Info: Worst-case hold slack is -0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484        -0.680 mclk_in  " "Info:    -0.484        -0.680 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 LCD_FPGA:LCD\|fsd_E  " "Info:     0.193         0.000 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -163.481 mclk_in  " "Info:    -3.000      -163.481 mclk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 LCD_FPGA:LCD\|fsd_E  " "Info:    -1.000       -41.000 LCD_FPGA:LCD\|fsd_E " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -2.000 display_7seg:DP_7\|mem_led  " "Info:    -1.000        -2.000 display_7seg:DP_7\|mem_led " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  2 23:53:49 2017 " "Info: Processing ended: Thu Feb  2 23:53:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
