// Seed: 1546426206
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4
);
  logic [7:0] id_6;
  parameter id_7 = 1;
  assign id_3 = -1 * id_4 - id_1;
  assign id_6[1] = id_4;
endmodule
module module_1 #(
    parameter id_17 = 32'd70,
    parameter id_7  = 32'd51
) (
    inout tri id_0,
    input wand id_1
    , id_15, id_16,
    input tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output wor _id_7,
    input wand id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wire id_11,
    output wor id_12,
    output supply1 id_13
);
  wire _id_17;
  ;
  logic [-1 : -1] id_18 = -1;
  logic [id_17 : (  id_7  )  |  -1] id_19;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_13 = -1;
endmodule
