##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock                      | Frequency: 43.03 MHz  | Target: 12.00 MHz  | 
Clock: Clock_Millis               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 41.59 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          60095       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          17621       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                       Setup to Clk  Clock Name:Phase  
------------------------------  ------------  ----------------  
Drive_DC_Motor_Enc_A(0)_PAD     16934         Clock:R           
Drive_DC_Motor_Enc_B(0)_PAD     20612         Clock:R           
Pendulum_DC_Motor_Enc_A(0)_PAD  19470         Clock:R           
Pendulum_DC_Motor_Enc_B(0)_PAD  16995         Clock:R           
RC_Ch1(0)_PAD                   27290         CyBUS_CLK:R       
RC_Ch2(0)_PAD                   27898         CyBUS_CLK:R       
RC_Ch3(0)_PAD                   26918         CyBUS_CLK:R       
RC_Ch4(0)_PAD                   26208         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                     Clock to Out  Clock Name:Phase             
----------------------------  ------------  ---------------------------  
Drive_DC_Motor_In1(0)_PAD     24444         Clock:R                      
Drive_DC_Motor_In2(0)_PAD     24218         Clock:R                      
Flywheel_DC_Motor_In1(0)_PAD  23895         Clock:R                      
Flywheel_DC_Motor_In2(0)_PAD  24302         Clock:R                      
MPU6050_SCL(0)_PAD:out        25279         CyBUS_CLK(fixed-function):R  
MPU6050_SDA(0)_PAD:out        25192         CyBUS_CLK(fixed-function):R  
Pendulum_DC_Motor_In1(0)_PAD  23907         Clock:R                      
Pendulum_DC_Motor_In2(0)_PAD  24174         Clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 43.03 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60095p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19008
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4734   8234  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11584  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2294  13878  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  19008  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  19008  60095  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 41.59 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19816
-------------------------------------   ----- 
End-of-path arrival time (ps)           19816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560  11386  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19816  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19816  17621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19816
-------------------------------------   ----- 
End-of-path arrival time (ps)           19816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560  11386  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19816  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19816  17621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60095p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19008
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4734   8234  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11584  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2294  13878  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  19008  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  19008  60095  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 17621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19816
-------------------------------------   ----- 
End-of-path arrival time (ps)           19816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560  11386  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19816  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19816  17621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      3585   4795  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8145  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2767  10912  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16042  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16042  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell12   3300  19342  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell13      0  19342  18094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18437
-------------------------------------   ----- 
End-of-path arrival time (ps)           18437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2631   3841  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7191  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    2816  10007  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  15137  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  15137  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  18437  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  18437  19000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18409
-------------------------------------   ----- 
End-of-path arrival time (ps)           18409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2797   4007  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7357  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2622   9979  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15109  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15109  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell6   3300  18409  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell7      0  18409  19028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 20921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16516
-------------------------------------   ----- 
End-of-path arrival time (ps)           16516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560  11386  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  16516  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  16516  20921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      3585   4795  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8145  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2767  10912  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell11   5130  16042  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell12      0  16042  21394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15137
-------------------------------------   ----- 
End-of-path arrival time (ps)           15137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2816  10007  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8   5130  15137  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9      0  15137  22300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2797   4007  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7357  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2622   9979  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15109  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15109  22328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   3480  12306  23301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      3585   4795  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8145  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell13   3683  11828  23778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14111
-------------------------------------   ----- 
End-of-path arrival time (ps)           14111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11    3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell70    5966  14111  24045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   2561  11387  24219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11386
-------------------------------------   ----- 
End-of-path arrival time (ps)           11386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_1                     macrocell4      4266   5476  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   8826  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560  11386  24221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10934
-------------------------------------   ----- 
End-of-path arrival time (ps)           10934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      3585   4795  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8145  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell12   2789  10934  24672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_0                     macrocell13      3585   4795  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   8145  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   2767  10912  24694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24710p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10897
-------------------------------------   ----- 
End-of-path arrival time (ps)           10897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2631   3841  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7191  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   3706  10897  24710  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2797   4007  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7357  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3475  10832  24775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13338
-------------------------------------   ----- 
End-of-path arrival time (ps)           13338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8826  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell4   4512  13338  25199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11      3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell13   4842  12987  25549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   2816  10007  25600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2631   3841  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7191  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   2811  10002  25605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2797   4007  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7357  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2622   9979  25628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2797   4007  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7357  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   2620   9977  25630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12521
-------------------------------------   ----- 
End-of-path arrival time (ps)           12521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11    3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2                macrocell72    4376  12521  25636  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 25745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12411
-------------------------------------   ----- 
End-of-path arrival time (ps)           12411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8826  25199  RISE       1
MODIN2_0/main_0                                             macrocell51    3585  12411  25745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 25754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12403
-------------------------------------   ----- 
End-of-path arrival time (ps)           12403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8826  25199  RISE       1
MODIN2_1/main_0                                             macrocell50    3577  12403  25754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11    3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell71    4060  12204  25952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_1/main_0
Capture Clock  : MODIN8_1/clock_0
Path slack     : 25966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  25966  RISE       1
MODIN8_1/main_0                                             macrocell64    5000  12191  25966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8826  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell3   3594  12420  26117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2      4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8826  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell2   3594  12420  26117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11971
-------------------------------------   ----- 
End-of-path arrival time (ps)           11971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_2               macrocell2     4266   5476  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8826  25199  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0                macrocell52    3145  11971  26186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 26230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7357  26230  RISE       1
MODIN5_1/main_0                                             macrocell57    4570  11927  26230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 26230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7357  26230  RISE       1
MODIN5_0/main_0                                             macrocell58    4570  11927  26230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12215
-------------------------------------   ----- 
End-of-path arrival time (ps)           12215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11      3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell11   4070  12215  26322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12096
-------------------------------------   ----- 
End-of-path arrival time (ps)           12096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell11      3585   4795  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   8145  24045  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell12   3951  12096  26441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7357  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   4645  12001  26535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell3      3672   8382  26567  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell3      3350  11732  26567  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2868  14600  26567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7357  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0                macrocell59    4064  11421  26736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_0/main_0
Capture Clock  : MODIN8_0/clock_0
Path slack     : 26893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  25966  RISE       1
MODIN8_0/main_0                                             macrocell65    4072  11264  26893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11516
-------------------------------------   ----- 
End-of-path arrival time (ps)           11516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8       2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8       3350   7191  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell10   4325  11516  27020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7357  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   4139  11496  27041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3656   8366  27241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13901
-------------------------------------   ----- 
End-of-path arrival time (ps)           13901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell11    760    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell12      0    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell12   1210   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell13      0   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell13   2740   4710  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell12      3516   8226  27266  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell12      3350  11576  27266  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2324  13901  27266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13895
-------------------------------------   ----- 
End-of-path arrival time (ps)           13895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell9       3505   8215  27272  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell9       3350  11565  27272  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2330  13895  27272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell12   3548   8258  27349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   3547   8257  27350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27355p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell6      3439   8149  27355  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell6      3350  11499  27355  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2312  13811  27355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    3541   8251  27356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    3540   8250  27357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3464   8174  27432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3429   8139  27467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3356   8066  27541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7191  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell66    3289  10480  27677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2797   4007  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7357  26230  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   3278  10635  27902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10622
-------------------------------------   ----- 
End-of-path arrival time (ps)           10622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7191  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell9   3431  10622  27915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10621
-------------------------------------   ----- 
End-of-path arrival time (ps)           10621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2631   3841  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7191  25966  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell8   3430  10621  27915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20941  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2605   7315  28292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20832  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2515   7225  28382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  20750  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell13   2304   7014  28592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20756  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2299   7009  28598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell55    5594   6804  31352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell74    4917   6127  32029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q    macrocell70   1250   1250  32161  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell72   4745   5995  32161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 32578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32578  RISE       1
MODIN8_1/main_4                                             macrocell64    4369   5579  32578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  17621  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell54    4266   5476  32681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell70   1250   1250  32161  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell71   4183   5433  32724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q                                    macrocell64   1250   1250  32772  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell66   4135   5385  32772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 32778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32778  RISE       1
MODIN8_1/main_3                                             macrocell64    4168   5378  32778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18733  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell74    3866   5076  33081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell71   1250   1250  33218  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell70   3689   4939  33218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 33357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell65   1250   1250  33357  RISE       1
MODIN8_1/main_2  macrocell64   3550   4800  33357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  18094  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell73    3585   4795  33362  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell73         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_1
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell64   1250   1250  32772  RISE       1
MODIN8_0/main_1  macrocell65   3525   4775  33382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q                                    macrocell65   1250   1250  33357  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell66   3409   4659  33498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32578  RISE       1
MODIN8_0/main_4                                             macrocell65    3440   4650  33506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33532  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell71    3414   4624  33532  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33533  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell71    3414   4624  33533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33532  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell72    3405   4615  33542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33543p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33533  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1                macrocell72    3403   4613  33543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                                    macrocell57   1250   1250  33688  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell59   3219   4469  33688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                                    macrocell58   1250   1250  33692  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell59   3215   4465  33692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32778  RISE       1
MODIN8_0/main_3                                             macrocell65    3242   4452  33705  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                    macrocell50   1250   1250  33753  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell52   3154   4404  33753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33753  RISE       1
MODIN2_1/main_3                                             macrocell50    3194   4404  33753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33755  RISE       1
MODIN2_1/main_4                                             macrocell50    3192   4402  33755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33758  RISE       1
MODIN5_1/main_4                                             macrocell57    3189   4399  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33758  RISE       1
MODIN5_0/main_4                                             macrocell58    3189   4399  33758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33759  RISE       1
MODIN5_1/main_3                                             macrocell57    3187   4397  33759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 33759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33759  RISE       1
MODIN5_0/main_3                                             macrocell58    3187   4397  33759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33753  RISE       1
MODIN2_0/main_3                                             macrocell51    3184   4394  33763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33755  RISE       1
MODIN2_0/main_4                                             macrocell51    3182   4392  33764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 33768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell50   1250   1250  33753  RISE       1
MODIN2_0/main_1  macrocell51   3139   4389  33768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 33770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell50   1250   1250  33753  RISE       1
MODIN2_1/main_1  macrocell50   3137   4387  33770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33790p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33753  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell52    3157   4367  33790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33755  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell52    3145   4355  33801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell69   1250   1250  25295  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell74   2907   4157  33999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  18733  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell73    2946   4156  34001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell73         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell71   1250   1250  33218  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell71   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q    macrocell71   1250   1250  33218  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4  macrocell72   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4007
-------------------------------------   ---- 
End-of-path arrival time (ps)           4007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell61    2797   4007  34150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  19028  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell62    2790   4000  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                    macrocell51   1250   1250  34204  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell52   2702   3952  34204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell51   1250   1250  34204  RISE       1
MODIN2_1/main_2  macrocell50   2694   3944  34213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell54    2701   3911  34245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell55    2696   3906  34251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_1
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell64   1250   1250  32772  RISE       1
MODIN8_1/main_1  macrocell64   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34283p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell65   1250   1250  33357  RISE       1
MODIN8_0/main_2  macrocell65   2624   3874  34283  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  32578  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell66    2632   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell67    2631   3841  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell61    2626   3836  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell61         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  19000  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell68    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  19007  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell67    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell56   1250   1250  26406  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell62   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell63   1250   1250  25976  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell68   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell56   1250   1250  26406  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell61   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell63   1250   1250  25976  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell67   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  19199  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell62    2613   3823  34334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  19007  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell68    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell49   1250   1250  26904  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell55   2524   3774  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell49   1250   1250  26904  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell54   2521   3771  34386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell57   1250   1250  33688  RISE       1
MODIN5_1/main_1  macrocell57   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell57   1250   1250  33688  RISE       1
MODIN5_0/main_1  macrocell58   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell58   1250   1250  33692  RISE       1
MODIN5_1/main_2  macrocell57   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell58   1250   1250  33692  RISE       1
MODIN5_0/main_2  macrocell58   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell70   1250   1250  32161  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell70   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell61   1250   1250  19488  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell61   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell61         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell67         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell67   1250   1250  19294  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell67   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell69   1250   1250  25295  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell73   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell73         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell62   1250   1250  34613  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell62   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell68   1250   1250  34613  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell68   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell73         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell73   1250   1250  19352  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell73   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell73         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell74         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell74   1250   1250  34624  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell74   2282   3532  34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33532  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell70    2317   3527  34630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33533  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell70    2316   3526  34631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell70         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  32778  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell66    2311   3521  34635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3518
-------------------------------------   ---- 
End-of-path arrival time (ps)           3518
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  33758  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell59    2308   3518  34639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  33759  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell59    2306   3516  34641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell54   1250   1250  19602  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell54   2245   3495  34662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell51   1250   1250  34204  RISE       1
MODIN2_0/main_2  macrocell51   2235   3485  34672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell55   1250   1250  34673  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell55   2234   3484  34673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell52    1250   1250  37057  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2859   4109  37057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell59         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell59    1250   1250  37618  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell66    1250   1250  37618  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell72         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell72    1250   1250  37618  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60095p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19008
-------------------------------------   ----- 
End-of-path arrival time (ps)           19008
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4734   8234  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11584  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2294  13878  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  19008  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  19008  60095  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60808p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18296
-------------------------------------   ----- 
End-of-path arrival time (ps)           18296
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      3504   7004  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10354  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   2812  13166  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  18296  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  18296  60808  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 62370p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17453
-------------------------------------   ----- 
End-of-path arrival time (ps)           17453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell99   1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/main_4  macrocell53   9941  11191  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/q       macrocell53   3350  14541  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_7        macrocell89   2913  17453  62370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62477p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14796
-------------------------------------   ----- 
End-of-path arrival time (ps)           14796
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4734   8234  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11584  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell17   3212  14796  62477  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63395p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13878
-------------------------------------   ----- 
End-of-path arrival time (ps)           13878
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4734   8234  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11584  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   2294  13878  63395  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64108p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      3504   7004  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10354  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   2812  13166  64108  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64122p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      3504   7004  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  10354  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell19   2798  13152  64122  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 66201p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13622
-------------------------------------   ----- 
End-of-path arrival time (ps)           13622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q             macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/main_1  macrocell60    6730   7980  66201  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/q       macrocell60    3350  11330  66201  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7        macrocell102   2292  13622  66201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66367p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell108     1250   1250  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      2530   3780  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7130  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell19   3776  10906  66367  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66370p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell108     1250   1250  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      2530   3780  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   7130  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell18   3774  10904  66370  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66686p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell95      1250   1250  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      2770   4020  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   7370  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell17   3217  10587  66686  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67087p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15747
-------------------------------------   ----- 
End-of-path arrival time (ps)           15747
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell24      2914   6544  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350   9894  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell10    5852  15747  67087  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 67276p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15557
-------------------------------------   ----- 
End-of-path arrival time (ps)           15557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell102    1250   1250  66415  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/main_1            macrocell28     8694   9944  67276  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/q                 macrocell28     3350  13294  67276  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0  statusicell11   2263  15557  67276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 67557p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15277
-------------------------------------   ----- 
End-of-path arrival time (ps)           15277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell102    1250   1250  66415  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/main_1            macrocell29     7811   9061  67557  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/q                 macrocell29     3350  12411  67557  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1  statusicell11   2865  15277  67557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67605p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell95      1250   1250  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      2770   4020  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   7370  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell16   2299   9669  67605  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 68964p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell99   1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell95   9610  10860  68964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69145p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8128
-------------------------------------   ---- 
End-of-path arrival time (ps)           8128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell102     1250   1250  66415  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell19   6878   8128  69145  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 69361p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10463
-------------------------------------   ----- 
End-of-path arrival time (ps)           10463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell95    9213  10463  69361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 69424p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell98    9149  10399  69424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69466p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell19      4202   7702  69466  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell19      3350  11052  69466  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     2316  13368  69466  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 69520p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell98    1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell100   9053  10303  69520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 69552p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10271
-------------------------------------   ----- 
End-of-path arrival time (ps)           10271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell99   1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell89   9021  10271  69552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 69715p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell102     1250   1250  66415  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell18   6308   7558  69715  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69751p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13082
-------------------------------------   ----- 
End-of-path arrival time (ps)           13082
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell26      3905   7405  69751  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  10755  69751  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell10    2328  13082  69751  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 69919p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9904
-------------------------------------   ---- 
End-of-path arrival time (ps)           9904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell89    8654   9904  69919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70261p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12573
-------------------------------------   ----- 
End-of-path arrival time (ps)           12573
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell18      3512   6902  70261  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell18      3350  10252  70261  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell8     2320  12573  70261  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 70307p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell99   1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell98   8267   9517  70307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 70425p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell97   1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell89   8148   9398  70425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 70442p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell98    1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell101   8131   9381  70442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70444p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell97   1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell95   8129   9379  70444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 70468p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9356
-------------------------------------   ---- 
End-of-path arrival time (ps)           9356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell98    8106   9356  70468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70508p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  70508  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   4475   6765  70508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70520p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   2290   2290  70520  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   4463   6753  70520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70522p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  70522  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   4462   6752  70522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 70724p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12109
-------------------------------------   ----- 
End-of-path arrival time (ps)           12109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                macrocell89    1250   1250  68622  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/main_1            macrocell22    5196   6446  70724  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/q                 macrocell22    3350   9796  70724  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1  statusicell9   2313  12109  70724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 70913p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q             macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell112   7661   8911  70913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 70950p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8873
-------------------------------------   ---- 
End-of-path arrival time (ps)           8873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell112   7623   8873  70950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71202p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell17      2326   5956  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell17      3350   9306  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2326  11632  71202  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71203p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8620
-------------------------------------   ---- 
End-of-path arrival time (ps)           8620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell89    7370   8620  71203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71208p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8616
-------------------------------------   ---- 
End-of-path arrival time (ps)           8616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell95    7366   8616  71208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 71226p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell113   7347   8597  71226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71230p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell108   7343   8593  71230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 71230p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8593
-------------------------------------   ---- 
End-of-path arrival time (ps)           8593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell111   7343   8593  71230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71340p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q             macrocell98   1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell99   7233   8483  71340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71342p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell96   1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell95   7231   8481  71342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71356p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell96   1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell89   7218   8468  71356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71366p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  70508  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell14      3507   5797  71366  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell14      3350   9147  71366  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2320  11468  71366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71369p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  70522  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell1      3504   5794  71369  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell1      3350   9144  71369  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  11464  71369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71369p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell15   2290   2290  70520  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell15      3504   5794  71369  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell15      3350   9144  71369  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2320  11464  71369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71388p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell89      1250   1250  68622  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell17   4635   5885  71388  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71392p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell97   1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell99   7181   8431  71392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 71420p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell97    1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell100   7153   8403  71420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71475p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell25      2305   5695  71475  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350   9045  71475  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell10    2313  11358  71475  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71568p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell98   1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell95   7005   8255  71568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71828p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell102   6745   7995  71828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 71866p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell102   6707   7957  71866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 71875p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10959
-------------------------------------   ----- 
End-of-path arrival time (ps)           10959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell99    1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell9   9709  10959  71875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 71894p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell105     4429   7929  71894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell105        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 71939p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell113   6634   7884  71939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71951p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell108   6622   7872  71951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 71965p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell92      4468   7858  71965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell92         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 72001p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell33         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  72001  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   6572   7822  72001  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell34         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72017p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  72001  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell97   6556   7806  72017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72103p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell112   6471   7721  72103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72152p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell75         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell75      1250   1250  71656  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   3871   5121  72152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 72246p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10588
-------------------------------------   ----- 
End-of-path arrival time (ps)           10588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                macrocell89    1250   1250  68622  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/main_1            macrocell21    3692   4942  72246  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/q                 macrocell21    3350   8292  72246  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0  statusicell9   2296  10588  72246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 72308p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell97    1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell101   6265   7515  72308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72419p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell104     3905   7405  72419  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell104        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 72508p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell114   6065   7315  72508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 72512p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell92      3812   7312  72512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell92         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72516p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell91      3808   7308  72516  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell91         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72520p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  60501  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell90      3913   7303  72520  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell90         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 72589p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell98   1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell89   5984   7234  72589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 72704p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q       macrocell102   1250   1250  66415  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell102   5869   7119  72704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73017p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6806
-------------------------------------   ---- 
End-of-path arrival time (ps)           6806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell102   5556   6806  73017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 73077p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell99    5497   6747  73077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73142p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell82         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell82      1250   1250  73030  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   2881   4131  73142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 73201p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6622
-------------------------------------   ---- 
End-of-path arrival time (ps)           6622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell114   5372   6622  73201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 73202p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell105     3231   6621  73202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell105        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 73232p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell89      1250   1250  68622  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell16   2792   4042  73232  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73279p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  67087  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell106     2914   6544  73279  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell106        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 73317p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell99    1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell100   5257   6507  73317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73427p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell42     1250   1250  73330  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2596   3846  73427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73720p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell102   4854   6104  73720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1426/main_0
Capture Clock  : Net_1426/clock_0
Path slack     : 73743p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell75   1250   1250  71656  RISE       1
Net_1426/main_0                                  macrocell80   4830   6080  73743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell80         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 73746p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell114   4827   6077  73746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 73772p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell112   4802   6052  73772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 73825p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell100   4748   5998  73825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 73854p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell99    4720   5970  73854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 73857p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell97   1250   1250  63279  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell97   4716   5966  73857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73867p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  71202  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell93      2326   5956  73867  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell93         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 73917p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell99    1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell101   4657   5907  73917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 73994p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell101   4579   5829  73994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 74102p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell114   4472   5722  74102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  62116  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell103     2305   5695  74128  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell103        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 74141p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell113   4433   5683  74141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 74153p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell108   4421   5671  74153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 74153p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell111   4421   5671  74153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 74243p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell114   4330   5580  74243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 74270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8563
-------------------------------------   ---- 
End-of-path arrival time (ps)           8563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell112    1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell11   7313   8563  74270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 74400p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell96   1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell99   4173   5423  74400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1631/main_1
Capture Clock  : Net_1631/clock_0
Path slack     : 74402p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74402  RISE       1
Net_1631/main_1                                       macrocell87      2911   5421  74402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74408p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74402  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell83      2905   5415  74408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell83         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 74411p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell96    1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell100   4162   5412  74411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74422p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  74402  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell85      2891   5401  74422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell85         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74557p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  60095  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4776   8276  74557  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 74636p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell98   1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell98   3938   5188  74636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 74676p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell102   3897   5147  74676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74707  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell76      2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell76         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74707  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell78      2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell78         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 74712p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74712  RISE       1
Net_140/main_1                                     macrocell47     2601   5111  74712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1426/main_1
Capture Clock  : Net_1426/clock_0
Path slack     : 74716p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  74707  RISE       1
Net_1426/main_1                                       macrocell80      2597   5107  74716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell80         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74721p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74712  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell43     2592   5102  74721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell43         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74721p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74712  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell45     2592   5102  74721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell45         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 74768p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell101   1250   1250  64041  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell101   3805   5055  74768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 74824p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell113   3750   5000  74824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 74828p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell99   1250   1250  62370  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell99   3745   4995  74828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell99         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 74852p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell102   3721   4971  74852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell102        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74872p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  60808  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell10    4461   7961  74872  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75223p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell108   3350   4600  75223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75223p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell111   1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell111   3350   4600  75223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75305p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell100   1250   1250  65351  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell100   3268   4518  75305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell100        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75317p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell96   1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell96   3256   4506  75317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75317p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell96    1250   1250  64178  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell101   3256   4506  75317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell101        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75416p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell111    1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell10   6667   7917  75416  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1631/main_0
Capture Clock  : Net_1631/clock_0
Path slack     : 75687p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell82         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  73030  RISE       1
Net_1631/main_0                                  macrocell87   2886   4136  75687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1632/main_0
Capture Clock  : Net_1632/clock_0
Path slack     : 75691p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell82         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  73030  RISE       1
Net_1632/main_0                                  macrocell88   2883   4133  75691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1632/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75743p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell108   2830   4080  75743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75744p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell113   2829   4079  75744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75746p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell109   1250   1250  67392  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell109   2827   4077  75746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75765p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell112   2809   4059  75765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75769p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell110   1250   1250  69030  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell110   2804   4054  75769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  75783  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2791   4041  75783  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell32         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell30         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  75783  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell31         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                                          model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell95   1250   1250  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell94   2788   4038  75785  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell94         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q       macrocell95   1250   1250  64305  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell95   2788   4038  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75789p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  75783  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell96   2784   4034  75789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75793p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  75783  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell96   2780   4030  75793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 75796p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q       macrocell89   1250   1250  68622  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell89   2777   4027  75796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75886p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell36         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  75886  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2688   3938  75886  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell37         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75891p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell113   2683   3933  75891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75894p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell108   2679   3929  75894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75894p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell113        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell113   1250   1250  66793  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell111   2679   3929  75894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75895p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell36         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell36    1250   1250  75886  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell109   2679   3929  75895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75949p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell114   1250   1250  68638  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell114   2625   3875  75949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell114        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75970p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell39         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  75970  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2604   3854  75970  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell40         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  75972  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell35         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  75972  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell97   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75975p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell39         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell39    1250   1250  75970  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell110   2598   3848  75975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 75990p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  73330  RISE       1
Net_140/main_0                                macrocell47   2583   3833  75990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 75990p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  73330  RISE       1
Net_156/main_0                                macrocell48   2583   3833  75990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76032p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  76032  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2541   3791  76032  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell38         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76035p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell37    1250   1250  76032  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell109   2539   3789  76035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 76043p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q       macrocell108   1250   1250  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell108   2530   3780  76043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 76046p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell108        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell108   1250   1250  63070  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell107   2527   3777  76046  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell107        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76265  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell96   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell96         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell41         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell41    1250   1250  76269  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell110   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell44   1250   1250  76270  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell46   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell46         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell77   1250   1250  76270  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell79   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell79         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  76275  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell41         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell40    1250   1250  76275  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell110   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  76275  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell85   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell85         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell112   1250   1250  68902  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell112   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell112        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1427/main_0
Capture Clock  : Net_1427/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell75   1250   1250  71656  RISE       1
Net_1427/main_0                                  macrocell81   2297   3547  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1427/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76277  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell82    2336   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  76279  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell86   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell86         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  76283  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell45   2291   3541  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell45         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell76         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell76   1250   1250  76285  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell78   2289   3539  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76286  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell97   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76287  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell42    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell42         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76300  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell75    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell75         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76328p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell38         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell38    1250   1250  76328  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell109   2245   3495  76328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell109        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 77266p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                macrocell111    1250   1250  60920  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell11   4317   5567  77266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 77501p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                macrocell98    1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell9   4082   5332  77501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77993p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell98    1250   1250  60644  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4090   5340  77993  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell45         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell45    1250   1250  79260  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79260p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell85         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell85    1250   1250  79260  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2323   3573  79260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell46    1250   1250  79262  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell79         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell79    1250   1250  79262  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell86         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell86    1250   1250  79262  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79268p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell78         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell78    1250   1250  79268  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2315   3565  79268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

