Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: normalizer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "normalizer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "normalizer"
Output Format                      : NGC
Target Device                      : xc6slx150t-3-fgg676

---- Source Options
Top Module Name                    : normalizer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Education\Semester 7\ISE\extra precise\FPU_md_v4\normalizer.vhd" into library work
Parsing entity <normalizer>.
Parsing architecture <Behavioral> of entity <normalizer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <normalizer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <normalizer>.
    Related source file is "D:\Education\Semester 7\ISE\extra precise\FPU_md_v4\normalizer.vhd".
    Found 1-bit register for signal <break>.
    Found 7-bit register for signal <shift_amount>.
    Found 1-bit register for signal <shift_direction>.
    Found 6-bit register for signal <ind>.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_4_OUT> created at line 46.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT> created at line 49.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_8_OUT> created at line 54.
    Found 7-bit subtractor for signal <GND_4_o_GND_4_o_sub_9_OUT> created at line 57.
    Found 9-bit adder for signal <GND_4_o_shift_amount[6]_add_20_OUT> created at line 71.
    Found 6-bit subtractor for signal <GND_4_o_GND_4_o_sub_1_OUT<5:0>> created at line 41.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_22_OUT<8:0>> created at line 72.
    Found 48-bit shifter logical left for signal <unnormalized_frac[47]_shift_amount[5]_shift_left_16_OUT> created at line 2955
    Found 48-bit shifter logical right for signal <unnormalized_frac[47]_shift_amount[5]_shift_right_18_OUT> created at line 2964
    Found 1-bit 48-to-1 multiplexer for signal <GND_4_o_X_4_o_Mux_1_o> created at line 42.
    Found 47-bit 3-to-1 multiplexer for signal <normalized_frac> created at line 80.
    Found 6-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_3_o> created at line 45
    Found 6-bit comparator greater for signal <PWR_4_o_GND_4_o_LessThan_7_o> created at line 53
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  58 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <normalizer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Registers                                            : 4
 1-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 49
 1-bit 48-to-1 multiplexer                             : 1
 47-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 48-bit shifter logical left                           : 1
 48-bit shifter logical right                          : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <normalizer>.
The following registers are absorbed into counter <ind>: 1 register on signal <ind>.
Unit <normalizer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 9-bit addsub                                          : 1
# Counters                                             : 1
 6-bit down counter                                    : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 6-bit comparator greater                              : 2
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 49
 1-bit 48-to-1 multiplexer                             : 1
 47-bit 3-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 48-bit shifter logical left                           : 1
 48-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <normalizer> ...
INFO:Xst:3203 - The FF/Latch <break> in Unit <normalizer> is the opposite to the following FF/Latch, which will be removed : <shift_amount_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block normalizer, actual ratio is 0.
FlipFlop ind_0 has been replicated 2 time(s)
FlipFlop ind_1 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : normalizer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 444
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 13
#      LUT3                        : 80
#      LUT4                        : 26
#      LUT5                        : 71
#      LUT6                        : 220
#      MUXCY                       : 13
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 18
#      FD                          : 1
#      FDE                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 57
#      OBUF                        : 55

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  184304     0%  
 Number of Slice LUTs:                  414  out of  92152     0%  
    Number used as Logic:               414  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    418
   Number with an unused Flip Flop:     400  out of    418    95%  
   Number with an unused LUT:             4  out of    418     0%  
   Number of fully used LUT-FF pairs:    14  out of    418     3%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    396    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.789ns (Maximum Frequency: 208.829MHz)
   Minimum input arrival time before clock: 5.897ns
   Maximum output required time after clock: 10.842ns
   Maximum combinational path delay: 10.359ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.789ns (frequency: 208.829MHz)
  Total number of paths / destination ports: 755 / 35
-------------------------------------------------------------------------
Delay:               4.789ns (Levels of Logic = 4)
  Source:            ind_1 (FF)
  Destination:       shift_direction (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ind_1 to shift_direction
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.447   1.109  ind_1 (ind_1)
     LUT6:I4->O            1   0.203   0.924  Mmux_GND_4_o_X_4_o_Mux_1_o_10 (Mmux_GND_4_o_X_4_o_Mux_1_o_10)
     LUT6:I1->O            2   0.203   0.617  Mmux_GND_4_o_X_4_o_Mux_1_o_6 (Mmux_GND_4_o_X_4_o_Mux_1_o_6)
     LUT5:I4->O            7   0.205   0.774  _n0174_rstpot (_n0174_rstpot)
     LUT3:I2->O            1   0.205   0.000  shift_direction_dpot (shift_direction_dpot)
     FDE:D                     0.102          shift_direction
    ----------------------------------------
    Total                      4.789ns (1.365ns logic, 3.424ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 412 / 8
-------------------------------------------------------------------------
Offset:              5.897ns (Levels of Logic = 5)
  Source:            unnormalized_frac<39> (PAD)
  Destination:       shift_direction (FF)
  Destination Clock: clk rising

  Data Path: unnormalized_frac<39> to shift_direction
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  unnormalized_frac_39_IBUF (unnormalized_frac_39_IBUF)
     LUT6:I0->O            1   0.203   0.944  Mmux_GND_4_o_X_4_o_Mux_1_o_113 (Mmux_GND_4_o_X_4_o_Mux_1_o_113)
     LUT6:I0->O            2   0.203   0.845  _n0174_SW0 (N16)
     LUT5:I2->O            7   0.205   0.774  _n0174_rstpot (_n0174_rstpot)
     LUT3:I2->O            1   0.205   0.000  shift_direction_dpot (shift_direction_dpot)
     FDE:D                     0.102          shift_direction
    ----------------------------------------
    Total                      5.897ns (2.140ns logic, 3.756ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4814 / 55
-------------------------------------------------------------------------
Offset:              10.842ns (Levels of Logic = 14)
  Source:            shift_direction (FF)
  Destination:       normalized_frac<38> (PAD)
  Source Clock:      clk rising

  Data Path: shift_direction to normalized_frac<38>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             64   0.447   1.639  shift_direction (shift_direction)
     INV:I->O              1   0.206   0.579  shift_direction_inv2_INV_0 (shift_direction_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<0> (Maddsub_temp_exp_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<1> (Maddsub_temp_exp_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<2> (Maddsub_temp_exp_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<3> (Maddsub_temp_exp_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<4> (Maddsub_temp_exp_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<5> (Maddsub_temp_exp_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<6> (Maddsub_temp_exp_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_temp_exp_cy<7> (Maddsub_temp_exp_cy<7>)
     XORCY:CI->O          60   0.180   1.718  Maddsub_temp_exp_xor<8> (temp_exp<8>)
     LUT3:I1->O           22   0.203   1.238  Mmux_normalized_frac1721 (Mmux_normalized_frac172)
     LUT6:I4->O            1   0.203   0.924  Mmux_normalized_frac313 (Mmux_normalized_frac312)
     LUT6:I1->O            1   0.203   0.579  Mmux_normalized_frac314 (normalized_frac_37_OBUF)
     OBUF:I->O                 2.571          normalized_frac_37_OBUF (normalized_frac<37>)
    ----------------------------------------
    Total                     10.842ns (4.165ns logic, 6.677ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5230 / 55
-------------------------------------------------------------------------
Delay:               10.359ns (Levels of Logic = 15)
  Source:            unnormalized_exp<0> (PAD)
  Destination:       normalized_frac<38> (PAD)

  Data Path: unnormalized_exp<0> to normalized_frac<38>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  unnormalized_exp_0_IBUF (unnormalized_exp_0_IBUF)
     LUT3:I0->O            1   0.205   0.000  Maddsub_temp_exp_lut<0> (Maddsub_temp_exp_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Maddsub_temp_exp_cy<0> (Maddsub_temp_exp_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<1> (Maddsub_temp_exp_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<2> (Maddsub_temp_exp_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<3> (Maddsub_temp_exp_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<4> (Maddsub_temp_exp_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<5> (Maddsub_temp_exp_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_temp_exp_cy<6> (Maddsub_temp_exp_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_temp_exp_cy<7> (Maddsub_temp_exp_cy<7>)
     XORCY:CI->O          60   0.180   1.718  Maddsub_temp_exp_xor<8> (temp_exp<8>)
     LUT3:I1->O           22   0.203   1.238  Mmux_normalized_frac1721 (Mmux_normalized_frac172)
     LUT6:I4->O            1   0.203   0.924  Mmux_normalized_frac313 (Mmux_normalized_frac312)
     LUT6:I1->O            1   0.203   0.579  Mmux_normalized_frac314 (normalized_frac_37_OBUF)
     OBUF:I->O                 2.571          normalized_frac_37_OBUF (normalized_frac<37>)
    ----------------------------------------
    Total                     10.359ns (5.092ns logic, 5.267ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.789|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.59 secs
 
--> 

Total memory usage is 4503692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

