module top_module (
    input [7:0] in,
    output parity); 
    
    wire [7:0]xor1;
    assign xor1=^in[7:0];
    
    assign parity=(xor1)?1'b1:1'b0;
    
endmodule
