Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 15:33:19 2024
| Host         : StevenKlaus running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+----------+------------------+-----------------------------------------------------+------------+
| Rule     | Severity         | Description                                         | Violations |
+----------+------------------+-----------------------------------------------------+------------+
| LUTLP-1  | Critical Warning | Combinatorial Loop Alert                            | 1          |
| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| IOSR-1   | Warning          | IOB set reset sharing                               | 4          |
+----------+------------------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
2 BUFG* and LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is clk0_out. Please evaluate your design. The cells in the loop are: clk0_out_BUFG_inst, clk0_out_BUFG_inst_i_1.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

IOSR-1#1 Warning
IOB set reset sharing  
IO data1[0] connects to flops which have these u_MULTU_4bit/stored0[3]_i_1_n_0, u_MULTU_4bit/stored1[4]_i_1_n_0,
u_MULTU_4bit/stored2[5]_i_1_n_0, u_MULTU_4bit/stored3[6]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO data1[1] connects to flops which have these u_MULTU_4bit/stored0[3]_i_1_n_0, u_MULTU_4bit/stored1[4]_i_1_n_0,
u_MULTU_4bit/stored2[5]_i_1_n_0, u_MULTU_4bit/stored3[6]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#3 Warning
IOB set reset sharing  
IO data1[2] connects to flops which have these u_MULTU_4bit/stored0[3]_i_1_n_0, u_MULTU_4bit/stored1[4]_i_1_n_0,
u_MULTU_4bit/stored2[5]_i_1_n_0, u_MULTU_4bit/stored3[6]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#4 Warning
IOB set reset sharing  
IO data1[3] connects to flops which have these u_MULTU_4bit/stored0[3]_i_1_n_0, u_MULTU_4bit/stored1[4]_i_1_n_0,
u_MULTU_4bit/stored2[5]_i_1_n_0, u_MULTU_4bit/stored3[6]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>


