# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../src/rx_BRAM.v"
verilog xil_defaultlib  "../../../../src/rx_BRAM_internal_controller.v"
verilog xil_defaultlib  "../../../../sim/rx_clk.v"
verilog xil_defaultlib  "../../../../src/rx_samples_organizer.v"
verilog xil_defaultlib  "../../../../sim/rx_samples_organizer_Testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
