Analysis & Synthesis report for synthesizer
Tue Apr 02 20:08:00 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. State Machine - |synthesizer|control:c0|current_state
 12. State Machine - |synthesizer|keyboard_tracker:kt0|curr_state
 13. State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver
 14. State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 23. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 25. Source assignments for datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0|altsyncram_o1e1:auto_generated
 26. Source assignments for datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0|altsyncram_mkd1:auto_generated
 27. Source assignments for datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0|altsyncram_ktd1:auto_generated
 28. Parameter Settings for User Entity Instance: keyboard_tracker:kt0
 29. Parameter Settings for User Entity Instance: keyboard_tracker:kt0|PS2_Controller:core_driver
 30. Parameter Settings for User Entity Instance: keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
 31. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 32. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 33. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 34. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 35. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 36. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 37. Parameter Settings for User Entity Instance: audio_codec:codec
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 43. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 44. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 45. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 46. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 48. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 49. Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0
 50. Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0
 51. Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0
 52. altpll Parameter Settings by Entity Instance
 53. scfifo Parameter Settings by Entity Instance
 54. altsyncram Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "audio_codec:codec"
 56. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 57. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 58. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 59. Port Connectivity Checks: "datapath:d0|release_shift_amount:rso1|shift_amount_increaser:sai1"
 60. Port Connectivity Checks: "datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance5_rom:dr5"
 61. Port Connectivity Checks: "datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0"
 62. Port Connectivity Checks: "datapath:d0|decay_shift_amount:dso1"
 63. Port Connectivity Checks: "control:c0"
 64. Port Connectivity Checks: "keyboard_tracker:kt0|PS2_Controller:core_driver"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 02 20:08:00 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; synthesizer                                     ;
; Top-level Entity Name           ; synthesizer                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 594                                             ;
; Total pins                      ; 36                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 18,432                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; synthesizer        ; synthesizer        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                            ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; rate_divider _frequency.v                       ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/rate_divider _frequency.v                        ;         ;
; Altera_UP_PS2_Data_In.v                         ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_PS2_Data_In.v                          ;         ;
; Altera_UP_PS2_Command_Out.v                     ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_PS2_Command_Out.v                      ;         ;
; PS2_Keyboard_Controller.v                       ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/PS2_Keyboard_Controller.v                        ;         ;
; PS2_Controller.v                                ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/PS2_Controller.v                                 ;         ;
; Keyboard_LUT.v                                  ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Keyboard_LUT.v                                   ;         ;
; synthesizer.v                                   ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/synthesizer.v                                    ;         ;
; phase_counter.v                                 ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/phase_counter.v                                  ;         ;
; decay_shift_amount.v                            ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/decay_shift_amount.v                             ;         ;
; clock_generator.v                               ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/clock_generator.v                                ;         ;
; audio_codec.v                                   ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/audio_codec.v                                    ;         ;
; audio_and_video_config.v                        ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/audio_and_video_config.v                         ;         ;
; attack_shift_amount.v                           ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/attack_shift_amount.v                            ;         ;
; Altera_UP_SYNC_FIFO.v                           ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_SYNC_FIFO.v                            ;         ;
; Altera_UP_Slow_Clock_Generator.v                ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_Slow_Clock_Generator.v                 ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v              ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_I2C_AV_Auto_Initialize.v               ;         ;
; Altera_UP_I2C.v                                 ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_I2C.v                                  ;         ;
; Altera_UP_Clock_Edge.v                          ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_Clock_Edge.v                           ;         ;
; Altera_UP_Audio_Out_Serializer.v                ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_Audio_Out_Serializer.v                 ;         ;
; Altera_UP_Audio_In_Deserializer.v               ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_Audio_In_Deserializer.v                ;         ;
; Altera_UP_Audio_Bit_Counter.v                   ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/Altera_UP_Audio_Bit_Counter.v                    ;         ;
; adsr_roms.v                                     ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/adsr_roms.v                                      ;         ;
; adsr_modification.v                             ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/adsr_modification.v                              ;         ;
; wave_rom.v                                      ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/wave_rom.v                                       ;         ;
; shift_amount_increaser.v                        ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/shift_amount_increaser.v                         ;         ;
; release_shift_amount.v                          ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/release_shift_amount.v                           ;         ;
; rate_divider.v                                  ; yes             ; User Verilog HDL File                                 ; W:/Project/Synthesizer/rate_divider.v                                   ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal180.inc                                  ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_1uu1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/altpll_1uu1.tdf                               ;         ;
; scfifo.tdf                                      ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                                   ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                                    ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                                    ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_8ba1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/scfifo_8ba1.tdf                               ;         ;
; db/a_dpfifo_r2a1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf                             ;         ;
; db/altsyncram_p3i1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/altsyncram_p3i1.tdf                           ;         ;
; db/cmpr_6l8.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/cmpr_6l8.tdf                                  ;         ;
; db/cntr_h2b.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/cntr_h2b.tdf                                  ;         ;
; db/cntr_u27.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/cntr_u27.tdf                                  ;         ;
; db/cntr_i2b.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/cntr_i2b.tdf                                  ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_o1e1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/altsyncram_o1e1.tdf                           ;         ;
; db/synthesizer.rom0_square_rom_163bfea7.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; W:/Project/Synthesizer/db/synthesizer.rom0_square_rom_163bfea7.hdl.mif  ;         ;
; db/altsyncram_mkd1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/altsyncram_mkd1.tdf                           ;         ;
; db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; W:/Project/Synthesizer/db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif     ;         ;
; db/altsyncram_ktd1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; W:/Project/Synthesizer/db/altsyncram_ktd1.tdf                           ;         ;
; db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; W:/Project/Synthesizer/db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif    ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 798            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1280           ;
;     -- 7 input functions                    ; 53             ;
;     -- 6 input functions                    ; 256            ;
;     -- 5 input functions                    ; 216            ;
;     -- 4 input functions                    ; 235            ;
;     -- <=3 input functions                  ; 520            ;
;                                             ;                ;
; Dedicated logic registers                   ; 594            ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 18432          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 682            ;
; Total fan-out                               ; 8213           ;
; Average fan-out                             ; 4.01           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |synthesizer                                                  ; 1280 (2)            ; 594 (0)                   ; 18432             ; 0          ; 36   ; 0            ; |synthesizer                                                                                                                                                                                                                 ; synthesizer                      ; work         ;
;    |Keyboard_LUT:kbt|                                         ; 51 (51)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|Keyboard_LUT:kbt                                                                                                                                                                                                ; Keyboard_LUT                     ; work         ;
;    |audio_and_video_config:cfg|                               ; 98 (2)              ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_and_video_config:cfg                                                                                                                                                                                      ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 62 (62)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 150 (5)             ; 113 (1)                   ; 6144              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec                                                                                                                                                                                               ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 145 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|clock_generator:my_clock_gen                                                                                                                                                                                    ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                         ; altpll_1uu1                      ; work         ;
;    |control:c0|                                               ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|control:c0                                                                                                                                                                                                      ; control                          ; work         ;
;    |datapath:d0|                                              ; 792 (50)            ; 255 (40)                  ; 12288             ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0                                                                                                                                                                                                     ; datapath                         ; work         ;
;       |adsr_modification:am1|                                 ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|adsr_modification:am1                                                                                                                                                                               ; adsr_modification                ; work         ;
;       |attack_shift_amount:aso1|                              ; 87 (0)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|attack_shift_amount:aso1                                                                                                                                                                            ; attack_shift_amount              ; work         ;
;          |attack_rom:ar0|                                     ; 22 (22)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|attack_shift_amount:aso1|attack_rom:ar0                                                                                                                                                             ; attack_rom                       ; work         ;
;          |rate_divider:rd0|                                   ; 58 (58)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|attack_shift_amount:aso1|rate_divider:rd0                                                                                                                                                           ; rate_divider                     ; work         ;
;          |shift_amount_reducer:sar0|                          ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|attack_shift_amount:aso1|shift_amount_reducer:sar0                                                                                                                                                  ; shift_amount_reducer             ; work         ;
;       |decay_shift_amount:dso1|                               ; 304 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1                                                                                                                                                                             ; decay_shift_amount               ; work         ;
;          |decay_rom:dr0|                                      ; 234 (183)           ; 47 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0                                                                                                                                                               ; decay_rom                        ; work         ;
;             |distance10_rom:dr10|                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance10_rom:dr10                                                                                                                                           ; distance10_rom                   ; work         ;
;             |distance12_rom:dr12|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance12_rom:dr12                                                                                                                                           ; distance12_rom                   ; work         ;
;             |distance13_rom:dr13|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance13_rom:dr13                                                                                                                                           ; distance13_rom                   ; work         ;
;             |distance14_rom:dr14|                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance14_rom:dr14                                                                                                                                           ; distance14_rom                   ; work         ;
;             |distance15_rom:dr15|                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance15_rom:dr15                                                                                                                                           ; distance15_rom                   ; work         ;
;             |distance1_rom:dr1|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance1_rom:dr1                                                                                                                                             ; distance1_rom                    ; work         ;
;             |distance2_rom:dr2|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance2_rom:dr2                                                                                                                                             ; distance2_rom                    ; work         ;
;             |distance3_rom:dr3|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance3_rom:dr3                                                                                                                                             ; distance3_rom                    ; work         ;
;             |distance4_rom:dr4|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance4_rom:dr4                                                                                                                                             ; distance4_rom                    ; work         ;
;             |distance5_rom:dr5|                               ; 2 (2)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5                                                                                                                                             ; distance5_rom                    ; work         ;
;             |distance6_rom:dr6|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance6_rom:dr6                                                                                                                                             ; distance6_rom                    ; work         ;
;             |distance7_rom:dr7|                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance7_rom:dr7                                                                                                                                             ; distance7_rom                    ; work         ;
;             |distance8_rom:dr8|                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance8_rom:dr8                                                                                                                                             ; distance8_rom                    ; work         ;
;             |distance9_rom:dr9|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance9_rom:dr9                                                                                                                                             ; distance9_rom                    ; work         ;
;          |rate_divider:rd0|                                   ; 63 (63)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|rate_divider:rd0                                                                                                                                                            ; rate_divider                     ; work         ;
;          |shift_amount_increaser:sai0|                        ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0                                                                                                                                                 ; shift_amount_increaser           ; work         ;
;       |phase_counter:p0|                                      ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|phase_counter:p0                                                                                                                                                                                    ; phase_counter                    ; work         ;
;       |release_shift_amount:rso1|                             ; 314 (0)             ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1                                                                                                                                                                           ; release_shift_amount             ; work         ;
;          |rate_divider_frequency:rd1|                         ; 70 (70)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|rate_divider_frequency:rd1                                                                                                                                                ; rate_divider_frequency           ; work         ;
;          |release_rom:rr0|                                    ; 234 (184)           ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0                                                                                                                                                           ; release_rom                      ; work         ;
;             |distance10_rom:dr10|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance10_rom:dr10                                                                                                                                       ; distance10_rom                   ; work         ;
;             |distance11_rom:dr11|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance11_rom:dr11                                                                                                                                       ; distance11_rom                   ; work         ;
;             |distance12_rom:dr12|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance12_rom:dr12                                                                                                                                       ; distance12_rom                   ; work         ;
;             |distance13_rom:dr13|                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance13_rom:dr13                                                                                                                                       ; distance13_rom                   ; work         ;
;             |distance14_rom:dr14|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance14_rom:dr14                                                                                                                                       ; distance14_rom                   ; work         ;
;             |distance15_rom:dr15|                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance15_rom:dr15                                                                                                                                       ; distance15_rom                   ; work         ;
;             |distance1_rom:dr1|                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance1_rom:dr1                                                                                                                                         ; distance1_rom                    ; work         ;
;             |distance2_rom:dr2|                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance2_rom:dr2                                                                                                                                         ; distance2_rom                    ; work         ;
;             |distance3_rom:dr3|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance3_rom:dr3                                                                                                                                         ; distance3_rom                    ; work         ;
;             |distance6_rom:dr6|                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance6_rom:dr6                                                                                                                                         ; distance6_rom                    ; work         ;
;             |distance7_rom:dr7|                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance7_rom:dr7                                                                                                                                         ; distance7_rom                    ; work         ;
;             |distance8_rom:dr8|                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance8_rom:dr8                                                                                                                                         ; distance8_rom                    ; work         ;
;             |distance9_rom:dr9|                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance9_rom:dr9                                                                                                                                         ; distance9_rom                    ; work         ;
;          |shift_amount_increaser:sai1|                        ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|release_shift_amount:rso1|shift_amount_increaser:sai1                                                                                                                                               ; shift_amount_increaser           ; work         ;
;       |wave_rom:w0|                                           ; 16 (0)              ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0                                                                                                                                                                                         ; wave_rom                         ; work         ;
;          |saw_rom:s1|                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|saw_rom:s1                                                                                                                                                                              ; saw_rom                          ; work         ;
;             |altsyncram:Ram0_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0                                                                                                                                                        ; altsyncram                       ; work         ;
;                |altsyncram_mkd1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0|altsyncram_mkd1:auto_generated                                                                                                                         ; altsyncram_mkd1                  ; work         ;
;          |sine_rom:s0|                                        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|sine_rom:s0                                                                                                                                                                             ; sine_rom                         ; work         ;
;             |altsyncram:Ram0_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0                                                                                                                                                       ; altsyncram                       ; work         ;
;                |altsyncram_ktd1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0|altsyncram_ktd1:auto_generated                                                                                                                        ; altsyncram_ktd1                  ; work         ;
;          |square_rom:s2|                                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|square_rom:s2                                                                                                                                                                           ; square_rom                       ; work         ;
;             |altsyncram:Ram0_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0                                                                                                                                                     ; altsyncram                       ; work         ;
;                |altsyncram_o1e1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0|altsyncram_o1e1:auto_generated                                                                                                                      ; altsyncram_o1e1                  ; work         ;
;          |wave_mux:u_wm|                                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|datapath:d0|wave_rom:w0|wave_mux:u_wm                                                                                                                                                                           ; wave_mux                         ; work         ;
;    |keyboard_tracker:kt0|                                     ; 125 (22)            ; 103 (13)                  ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|keyboard_tracker:kt0                                                                                                                                                                                            ; keyboard_tracker                 ; work         ;
;       |PS2_Controller:core_driver|                            ; 103 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver                                                                                                                                                                 ; PS2_Controller                   ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|          ; 82 (82)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                       ; Altera_UP_PS2_Command_Out        ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                  ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                               ; Altera_UP_PS2_Data_In            ; work         ;
;    |rate_divider_frequency:rdf0|                              ; 48 (48)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |synthesizer|rate_divider_frequency:rdf0                                                                                                                                                                                     ; rate_divider_frequency           ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None                                            ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None                                            ;
; datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0|altsyncram_mkd1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif    ;
; datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0|altsyncram_ktd1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif   ;
; datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0|altsyncram_o1e1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/synthesizer.rom0_square_rom_163bfea7.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                            ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|control:c0|current_state                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+----------------------------+--------------------------+----------------------------------+----------------------------+-------------------------------+---------------------------------+----------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------+--------------------------------+---------------------------+
; Name                             ; current_state.UPDATE_PHASE ; current_state.WRITE_DATA ; current_state.LISTEN_WRITE_READY ; current_state.LOAD_AMP_REG ; current_state.KEYBOARD_LISTEN ; current_state.LOAD_RELEASE_WAIT ; current_state.LOAD_RELEASE ; current_state.LOAD_SUSTAIN_WAIT ; current_state.LOAD_SUSTAIN ; current_state.LOAD_DECAY_WAIT ; current_state.LOAD_DECAY ; current_state.LOAD_ATTACK_WAIT ; current_state.LOAD_ATTACK ;
+----------------------------------+----------------------------+--------------------------+----------------------------------+----------------------------+-------------------------------+---------------------------------+----------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------+--------------------------------+---------------------------+
; current_state.LOAD_ATTACK        ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 0                         ;
; current_state.LOAD_ATTACK_WAIT   ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 1                              ; 1                         ;
; current_state.LOAD_DECAY         ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 1                        ; 0                              ; 1                         ;
; current_state.LOAD_DECAY_WAIT    ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 1                             ; 0                        ; 0                              ; 1                         ;
; current_state.LOAD_SUSTAIN       ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 1                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.LOAD_SUSTAIN_WAIT  ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 1                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.LOAD_RELEASE       ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 1                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.LOAD_RELEASE_WAIT  ; 0                          ; 0                        ; 0                                ; 0                          ; 0                             ; 1                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.KEYBOARD_LISTEN    ; 0                          ; 0                        ; 0                                ; 0                          ; 1                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.LOAD_AMP_REG       ; 0                          ; 0                        ; 0                                ; 1                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.LISTEN_WRITE_READY ; 0                          ; 0                        ; 1                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.WRITE_DATA         ; 0                          ; 1                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
; current_state.UPDATE_PHASE       ; 1                          ; 0                        ; 0                                ; 0                          ; 0                             ; 0                               ; 0                          ; 0                               ; 0                          ; 0                             ; 0                        ; 0                              ; 1                         ;
+----------------------------------+----------------------------+--------------------------+----------------------------------+----------------------------+-------------------------------+---------------------------------+----------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------+--------------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|keyboard_tracker:kt0|curr_state                                                             ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+
; Name                       ; curr_state.SECONDARY_BREAK ; curr_state.SECONDARY_MAKE ; curr_state.BREAK ; curr_state.MAKE ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+
; curr_state.MAKE            ; 0                          ; 0                         ; 0                ; 0               ;
; curr_state.BREAK           ; 0                          ; 0                         ; 1                ; 1               ;
; curr_state.SECONDARY_MAKE  ; 0                          ; 1                         ; 0                ; 1               ;
; curr_state.SECONDARY_BREAK ; 1                          ; 0                         ; 0                ; 1               ;
+----------------------------+----------------------------+---------------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver                                                                                                                                                               ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                          ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0..7]                                                                                                                              ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0..7]                                                                                                                             ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                                          ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[1,3,4,26..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                               ;
; datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[24..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                               ;
; audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..24]                                                                                                                                      ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                          ;
; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                          ;
; datapath:d0|decay_shift_amount:dso1|rate_divider:rd0|rate_divider[1]                                                                                                                                                                  ; Merged with datapath:d0|decay_shift_amount:dso1|rate_divider:rd0|rate_divider[0]                                     ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[24]                                                                                                                                                   ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[16]                      ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[23]                                                                                                                                                   ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[15]                      ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[22]                                                                                                                                                   ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[14]                      ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[0]                                                                                                                                                    ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[2]                       ;
; datapath:d0|attack_shift_amount:aso1|rate_divider:rd0|rate_divider[1]                                                                                                                                                                 ; Merged with datapath:d0|attack_shift_amount:aso1|rate_divider:rd0|rate_divider[0]                                    ;
; datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[1]                                                                                                                                                                    ; Merged with datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[3]                                       ;
; datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[0]                                                                                                                                                                    ; Merged with datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[2]                                       ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                                                                                                                                                                  ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0]                                                       ;
; Keyboard_LUT:kbt|out[13..31]                                                                                                                                                                                                          ; Merged with Keyboard_LUT:kbt|out[12]                                                                                 ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                           ; Merged with keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[29..31]                                                                                                                                                                 ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[28]                                        ;
; datapath:d0|release_shift_amount:rso1|release_rom:rr0|count_up_to[28..31]                                                                                                                                                             ; Merged with datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[28]                                        ;
; datapath:d0|amp[1..7]                                                                                                                                                                                                                 ; Merged with datapath:d0|amp[0]                                                                                       ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[28]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                               ;
; datapath:d0|amp[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                               ;
; datapath:d0|decay_shift_amount:dso1|rate_divider:rd0|rate_divider[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                               ;
; datapath:d0|attack_shift_amount:aso1|rate_divider:rd0|rate_divider[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                               ;
; Keyboard_LUT:kbt|out[12]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                               ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                                                                                                                                                           ; Lost fanout                                                                                                          ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                                                                                                                                                           ; Lost fanout                                                                                                          ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                                                                                                                                                           ; Lost fanout                                                                                                          ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2                                                                                                                                         ; Lost fanout                                                                                                          ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3                                                                                                                                         ; Lost fanout                                                                                                          ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4                                                                                                                                         ; Lost fanout                                                                                                          ;
; control:c0|current_state~2                                                                                                                                                                                                            ; Lost fanout                                                                                                          ;
; control:c0|current_state~3                                                                                                                                                                                                            ; Lost fanout                                                                                                          ;
; control:c0|current_state~4                                                                                                                                                                                                            ; Lost fanout                                                                                                          ;
; control:c0|current_state~5                                                                                                                                                                                                            ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|curr_state~5                                                                                                                                                                                                     ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|curr_state~6                                                                                                                                                                                                     ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver~2                                                                                                                                                                   ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver~3                                                                                                                                                                   ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                         ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                         ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                         ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                    ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                    ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|curr_state.BREAK                                                                                                                                                                                                 ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|curr_state.SECONDARY_MAKE                                                                                                                                                                                        ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|curr_state.SECONDARY_BREAK                                                                                                                                                                                       ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                            ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                               ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                            ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                          ; Stuck at GND due to stuck port data_in                                                                               ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                              ; Lost fanout                                                                                                          ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                            ; Lost fanout                                                                                                          ;
; Total Number of Removed Registers = 227                                                                                                                                                                                               ;                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                ;
;                                                                                                                                                                                                   ;                           ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                          ;
;                                                                                                                                                                                                   ;                           ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                          ;
;                                                                                                                                                                                                   ;                           ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                   ;
;                                                                                                                                                                                                   ;                           ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                     ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[3]                                                                                                                                   ; Lost Fanouts              ; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|idle_counter[7]                                                                                                                                                                    ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver~2                                                                                                                               ; Lost Fanouts              ; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                                                                                        ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                           ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                          ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                         ;
; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5|count_up_to[28]                                                                                                               ; Stuck at GND              ; datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; datapath:d0|decay_shift_amount:dso1|rate_divider:rd0|rate_divider[0]                                                                                                                                                               ;
; keyboard_tracker:kt0|curr_state~5                                                                                                                                                                 ; Lost Fanouts              ; keyboard_tracker:kt0|curr_state.BREAK,                                                                                                                                                                                             ;
;                                                                                                                                                                                                   ;                           ; keyboard_tracker:kt0|curr_state.SECONDARY_BREAK                                                                                                                                                                                    ;
; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                         ; Stuck at GND              ; keyboard_tracker:kt0|PS2_Controller:core_driver|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                                                                                        ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                         ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                   ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                             ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff                                  ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                            ; Lost Fanouts              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff ; Lost Fanouts              ; audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                            ;
; datapath:d0|attack_shift_amount:aso1|attack_rom:ar0|count_up_to[24]                                                                                                                               ; Stuck at GND              ; datapath:d0|attack_shift_amount:aso1|rate_divider:rd0|rate_divider[0]                                                                                                                                                              ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                    ;
; keyboard_tracker:kt0|curr_state~6                                                                                                                                                                 ; Lost Fanouts              ; keyboard_tracker:kt0|curr_state.SECONDARY_MAKE                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 594   ;
; Number of registers using Synchronous Clear  ; 386   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 221   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                  ;
+-----------------------------------------------------+--------------------------------------------------+------+
; Register Name                                       ; Megafunction                                     ; Type ;
+-----------------------------------------------------+--------------------------------------------------+------+
; datapath:d0|wave_rom:w0|square_rom:s2|square[0..15] ; datapath:d0|wave_rom:w0|square_rom:s2|Ram0_rtl_0 ; RAM  ;
; datapath:d0|wave_rom:w0|saw_rom:s1|saw[0..15]       ; datapath:d0|wave_rom:w0|saw_rom:s1|Ram0_rtl_0    ; RAM  ;
; datapath:d0|wave_rom:w0|sine_rom:s0|sine[0..15]     ; datapath:d0|wave_rom:w0|sine_rom:s0|Ram0_rtl_0   ; RAM  ;
+-----------------------------------------------------+--------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|a[3]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|d[1]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|s[0]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|r[2]                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |synthesizer|datapath:d0|phase[6]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |synthesizer|audio_and_video_config:cfg|data_to_transfer[3]                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |synthesizer|rate_divider_frequency:rdf0|rate_divider[5]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |synthesizer|datapath:d0|release_shift_amount:rso1|rate_divider_frequency:rd1|rate_divider[19]                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |synthesizer|datapath:d0|decay_shift_amount:dso1|rate_divider:rd0|rate_divider[5]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |synthesizer|datapath:d0|attack_shift_amount:aso1|rate_divider:rd0|rate_divider[16]                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0|shift_amount[3]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|attack_shift_amount:aso1|shift_amount_reducer:sar0|shift_amount[1]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|amp[23]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |synthesizer|datapath:d0|amp[19]                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|amp[15]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |synthesizer|datapath:d0|release_shift_amount:rso1|shift_amount_increaser:sai1|shift_amount[0]                                     ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |synthesizer|datapath:d0|amp[11]                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[14]                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|count_up_to[16]                                                 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|count_up_to[16]                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |synthesizer|datapath:d0|adsr_modification:am1|ShiftRight0                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |synthesizer|keyboard_tracker:kt0|curr_state                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |synthesizer|datapath:d0|wave_rom:w0|wave_mux:u_wm|Mux10                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |synthesizer|keyboard_tracker:kt0|curr_state                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |synthesizer|datapath:d0|shift_amount[0]                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0|altsyncram_o1e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0|altsyncram_mkd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0|altsyncram_ktd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_tracker:kt0 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; PULSE_OR_HOLD  ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_tracker:kt0|PS2_Controller:core_driver ;
+------------------+-------+-------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                              ;
+------------------+-------+-------------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                    ;
+------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                           ; Type                  ;
+------------------------------------+-------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped               ;
; OPERATION_MODE                     ; ROM                                             ; Untyped               ;
; WIDTH_A                            ; 16                                              ; Untyped               ;
; WIDTHAD_A                          ; 8                                               ; Untyped               ;
; NUMWORDS_A                         ; 256                                             ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped               ;
; WIDTH_B                            ; 1                                               ; Untyped               ;
; WIDTHAD_B                          ; 1                                               ; Untyped               ;
; NUMWORDS_B                         ; 1                                               ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped               ;
; BYTE_SIZE                          ; 8                                               ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped               ;
; INIT_FILE                          ; db/synthesizer.rom0_square_rom_163bfea7.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_o1e1                                 ; Untyped               ;
+------------------------------------+-------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                        ; Type                  ;
+------------------------------------+----------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped               ;
; OPERATION_MODE                     ; ROM                                          ; Untyped               ;
; WIDTH_A                            ; 16                                           ; Untyped               ;
; WIDTHAD_A                          ; 8                                            ; Untyped               ;
; NUMWORDS_A                         ; 256                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped               ;
; WIDTH_B                            ; 1                                            ; Untyped               ;
; WIDTHAD_B                          ; 1                                            ; Untyped               ;
; NUMWORDS_B                         ; 1                                            ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped               ;
; BYTE_SIZE                          ; 8                                            ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped               ;
; INIT_FILE                          ; db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_mkd1                              ; Untyped               ;
+------------------------------------+----------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                         ; Type                  ;
+------------------------------------+-----------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped               ;
; OPERATION_MODE                     ; ROM                                           ; Untyped               ;
; WIDTH_A                            ; 16                                            ; Untyped               ;
; WIDTHAD_A                          ; 8                                             ; Untyped               ;
; NUMWORDS_A                         ; 256                                           ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped               ;
; WIDTH_B                            ; 1                                             ; Untyped               ;
; WIDTHAD_B                          ; 1                                             ; Untyped               ;
; NUMWORDS_B                         ; 1                                             ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped               ;
; BYTE_SIZE                          ; 8                                             ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped               ;
; INIT_FILE                          ; db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_ktd1                               ; Untyped               ;
+------------------------------------+-----------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 3                                                           ;
; Entity Instance                           ; datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_codec:codec"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; read_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_left  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|release_shift_amount:rso1|shift_amount_increaser:sai1" ;
+-------------+-------+----------+--------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                      ;
+-------------+-------+----------+--------------------------------------------------------------+
; shift_up_to ; Input ; Info     ; Stuck at VCC                                                 ;
+-------------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance5_rom:dr5"                                                                                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock            ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; decay_or_release ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; count_up_to      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0" ;
+------------+-------+----------+-------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                     ;
+------------+-------+----------+-------------------------------------------------------------+
; shift_from ; Input ; Info     ; Stuck at GND                                                ;
+------------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|decay_shift_amount:dso1"                                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; preset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; preset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                         ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; current_state_out ; Output ; Info     ; Explicitly unconnected ;
+-------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_tracker:kt0|PS2_Controller:core_driver"                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 594                         ;
;     ENA               ; 48                          ;
;     ENA SCLR          ; 173                         ;
;     SCLR              ; 213                         ;
;     plain             ; 160                         ;
; arriav_io_obuf        ; 3                           ;
; arriav_lcell_comb     ; 1280                        ;
;     arith             ; 248                         ;
;         1 data inputs ; 232                         ;
;         2 data inputs ; 16                          ;
;     extend            ; 53                          ;
;         7 data inputs ; 53                          ;
;     normal            ; 979                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 152                         ;
;         4 data inputs ; 235                         ;
;         5 data inputs ; 216                         ;
;         6 data inputs ; 256                         ;
; boundary_port         ; 36                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Apr 02 20:06:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off synthesizer -c synthesizer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rate_divider _frequency.v
    Info (12023): Found entity 1: rate_divider_frequency File: W:/Project/Synthesizer/rate_divider _frequency.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/Project/Synthesizer/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/Project/Synthesizer/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard_controller.v
    Info (12023): Found entity 1: keyboard_tracker File: W:/Project/Synthesizer/PS2_Keyboard_Controller.v Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/Project/Synthesizer/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_lut.v
    Info (12023): Found entity 1: Keyboard_LUT File: W:/Project/Synthesizer/Keyboard_LUT.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file synthesizer.v
    Info (12023): Found entity 1: synthesizer File: W:/Project/Synthesizer/synthesizer.v Line: 2
    Info (12023): Found entity 2: control File: W:/Project/Synthesizer/synthesizer.v Line: 169
    Info (12023): Found entity 3: datapath File: W:/Project/Synthesizer/synthesizer.v Line: 330
Info (12021): Found 1 design units, including 1 entities, in source file phase_counter.v
    Info (12023): Found entity 1: phase_counter File: W:/Project/Synthesizer/phase_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decay_shift_amount.v
    Info (12023): Found entity 1: decay_shift_amount File: W:/Project/Synthesizer/decay_shift_amount.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: W:/Project/Synthesizer/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: W:/Project/Synthesizer/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: W:/Project/Synthesizer/audio_and_video_config.v Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file attack_shift_amount.v
    Info (12023): Found entity 1: attack_shift_amount File: W:/Project/Synthesizer/attack_shift_amount.v Line: 1
    Info (12023): Found entity 2: shift_amount_reducer File: W:/Project/Synthesizer/attack_shift_amount.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: W:/Project/Synthesizer/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: W:/Project/Synthesizer/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: W:/Project/Synthesizer/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: W:/Project/Synthesizer/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: W:/Project/Synthesizer/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: W:/Project/Synthesizer/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: W:/Project/Synthesizer/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: W:/Project/Synthesizer/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: W:/Project/Synthesizer/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: W:/Project/Synthesizer/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 19 design units, including 19 entities, in source file adsr_roms.v
    Info (12023): Found entity 1: attack_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 4
    Info (12023): Found entity 2: decay_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 34
    Info (12023): Found entity 3: release_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 88
    Info (12023): Found entity 4: distance0_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 144
    Info (12023): Found entity 5: distance1_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 169
    Info (12023): Found entity 6: distance2_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 194
    Info (12023): Found entity 7: distance3_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 219
    Info (12023): Found entity 8: distance4_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 244
    Info (12023): Found entity 9: distance5_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 269
    Info (12023): Found entity 10: distance6_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 295
    Info (12023): Found entity 11: distance7_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 320
    Info (12023): Found entity 12: distance8_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 345
    Info (12023): Found entity 13: distance9_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 370
    Info (12023): Found entity 14: distance10_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 395
    Info (12023): Found entity 15: distance11_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 420
    Info (12023): Found entity 16: distance12_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 445
    Info (12023): Found entity 17: distance13_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 470
    Info (12023): Found entity 18: distance14_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 495
    Info (12023): Found entity 19: distance15_rom File: W:/Project/Synthesizer/adsr_roms.v Line: 520
Info (12021): Found 1 design units, including 1 entities, in source file adsr_modification.v
    Info (12023): Found entity 1: adsr_modification File: W:/Project/Synthesizer/adsr_modification.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file wave_rom.v
    Info (12023): Found entity 1: wave_rom File: W:/Project/Synthesizer/wave_rom.v Line: 1
    Info (12023): Found entity 2: wave_mux File: W:/Project/Synthesizer/wave_rom.v Line: 18
    Info (12023): Found entity 3: sine_rom File: W:/Project/Synthesizer/wave_rom.v Line: 49
    Info (12023): Found entity 4: square_rom File: W:/Project/Synthesizer/wave_rom.v Line: 322
    Info (12023): Found entity 5: saw_rom File: W:/Project/Synthesizer/wave_rom.v Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file shift_amount_increaser.v
    Info (12023): Found entity 1: shift_amount_increaser File: W:/Project/Synthesizer/shift_amount_increaser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file release_shift_amount.v
    Info (12023): Found entity 1: release_shift_amount File: W:/Project/Synthesizer/release_shift_amount.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rate_divider.v
    Info (12023): Found entity 1: rate_divider File: W:/Project/Synthesizer/rate_divider.v Line: 1
Info (12127): Elaborating entity "synthesizer" for the top level hierarchy
Warning (10034): Output port "LEDR[9..7]" at synthesizer.v(22) has no driver File: W:/Project/Synthesizer/synthesizer.v Line: 22
Info (12128): Elaborating entity "rate_divider_frequency" for hierarchy "rate_divider_frequency:rdf0" File: W:/Project/Synthesizer/synthesizer.v Line: 36
Info (12128): Elaborating entity "keyboard_tracker" for hierarchy "keyboard_tracker:kt0" File: W:/Project/Synthesizer/synthesizer.v Line: 62
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "keyboard_tracker:kt0|PS2_Controller:core_driver" File: W:/Project/Synthesizer/PS2_Keyboard_Controller.v Line: 203
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/Project/Synthesizer/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/Project/Synthesizer/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "Keyboard_LUT" for hierarchy "Keyboard_LUT:kbt" File: W:/Project/Synthesizer/synthesizer.v Line: 64
Info (10264): Verilog HDL Case Statement information at Keyboard_LUT.v(12): all case item expressions in this case statement are onehot File: W:/Project/Synthesizer/Keyboard_LUT.v Line: 12
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/Project/Synthesizer/synthesizer.v Line: 86
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/Project/Synthesizer/synthesizer.v Line: 108
Info (12128): Elaborating entity "phase_counter" for hierarchy "datapath:d0|phase_counter:p0" File: W:/Project/Synthesizer/synthesizer.v Line: 391
Info (12128): Elaborating entity "wave_rom" for hierarchy "datapath:d0|wave_rom:w0" File: W:/Project/Synthesizer/synthesizer.v Line: 394
Info (12128): Elaborating entity "sine_rom" for hierarchy "datapath:d0|wave_rom:w0|sine_rom:s0" File: W:/Project/Synthesizer/wave_rom.v Line: 10
Info (12128): Elaborating entity "saw_rom" for hierarchy "datapath:d0|wave_rom:w0|saw_rom:s1" File: W:/Project/Synthesizer/wave_rom.v Line: 11
Info (12128): Elaborating entity "square_rom" for hierarchy "datapath:d0|wave_rom:w0|square_rom:s2" File: W:/Project/Synthesizer/wave_rom.v Line: 12
Info (12128): Elaborating entity "wave_mux" for hierarchy "datapath:d0|wave_rom:w0|wave_mux:u_wm" File: W:/Project/Synthesizer/wave_rom.v Line: 14
Info (12128): Elaborating entity "attack_shift_amount" for hierarchy "datapath:d0|attack_shift_amount:aso1" File: W:/Project/Synthesizer/synthesizer.v Line: 434
Info (12128): Elaborating entity "attack_rom" for hierarchy "datapath:d0|attack_shift_amount:aso1|attack_rom:ar0" File: W:/Project/Synthesizer/attack_shift_amount.v Line: 10
Info (12128): Elaborating entity "rate_divider" for hierarchy "datapath:d0|attack_shift_amount:aso1|rate_divider:rd0" File: W:/Project/Synthesizer/attack_shift_amount.v Line: 13
Info (12128): Elaborating entity "shift_amount_reducer" for hierarchy "datapath:d0|attack_shift_amount:aso1|shift_amount_reducer:sar0" File: W:/Project/Synthesizer/attack_shift_amount.v Line: 15
Warning (10230): Verilog HDL assignment warning at attack_shift_amount.v(33): truncated value with size 32 to match size of target (4) File: W:/Project/Synthesizer/attack_shift_amount.v Line: 33
Info (12128): Elaborating entity "decay_shift_amount" for hierarchy "datapath:d0|decay_shift_amount:dso1" File: W:/Project/Synthesizer/synthesizer.v Line: 435
Info (12128): Elaborating entity "decay_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0" File: W:/Project/Synthesizer/decay_shift_amount.v Line: 11
Info (12128): Elaborating entity "distance0_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance0_rom:dr0" File: W:/Project/Synthesizer/adsr_roms.v Line: 45
Info (12128): Elaborating entity "distance1_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance1_rom:dr1" File: W:/Project/Synthesizer/adsr_roms.v Line: 46
Info (12128): Elaborating entity "distance2_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance2_rom:dr2" File: W:/Project/Synthesizer/adsr_roms.v Line: 47
Info (12128): Elaborating entity "distance3_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance3_rom:dr3" File: W:/Project/Synthesizer/adsr_roms.v Line: 48
Info (12128): Elaborating entity "distance4_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance4_rom:dr4" File: W:/Project/Synthesizer/adsr_roms.v Line: 49
Info (12128): Elaborating entity "distance5_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5" File: W:/Project/Synthesizer/adsr_roms.v Line: 50
Info (12128): Elaborating entity "distance6_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance6_rom:dr6" File: W:/Project/Synthesizer/adsr_roms.v Line: 51
Info (12128): Elaborating entity "distance7_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance7_rom:dr7" File: W:/Project/Synthesizer/adsr_roms.v Line: 52
Info (12128): Elaborating entity "distance8_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance8_rom:dr8" File: W:/Project/Synthesizer/adsr_roms.v Line: 53
Info (12128): Elaborating entity "distance9_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance9_rom:dr9" File: W:/Project/Synthesizer/adsr_roms.v Line: 54
Info (12128): Elaborating entity "distance10_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance10_rom:dr10" File: W:/Project/Synthesizer/adsr_roms.v Line: 55
Info (12128): Elaborating entity "distance11_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance11_rom:dr11" File: W:/Project/Synthesizer/adsr_roms.v Line: 56
Info (12128): Elaborating entity "distance12_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance12_rom:dr12" File: W:/Project/Synthesizer/adsr_roms.v Line: 57
Info (12128): Elaborating entity "distance13_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance13_rom:dr13" File: W:/Project/Synthesizer/adsr_roms.v Line: 58
Info (12128): Elaborating entity "distance14_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance14_rom:dr14" File: W:/Project/Synthesizer/adsr_roms.v Line: 59
Info (12128): Elaborating entity "distance15_rom" for hierarchy "datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance15_rom:dr15" File: W:/Project/Synthesizer/adsr_roms.v Line: 60
Info (12128): Elaborating entity "shift_amount_increaser" for hierarchy "datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0" File: W:/Project/Synthesizer/decay_shift_amount.v Line: 21
Warning (10230): Verilog HDL assignment warning at shift_amount_increaser.v(23): truncated value with size 32 to match size of target (4) File: W:/Project/Synthesizer/shift_amount_increaser.v Line: 23
Info (12128): Elaborating entity "release_shift_amount" for hierarchy "datapath:d0|release_shift_amount:rso1" File: W:/Project/Synthesizer/synthesizer.v Line: 436
Info (12128): Elaborating entity "release_rom" for hierarchy "datapath:d0|release_shift_amount:rso1|release_rom:rr0" File: W:/Project/Synthesizer/release_shift_amount.v Line: 11
Info (12128): Elaborating entity "adsr_modification" for hierarchy "datapath:d0|adsr_modification:am1" File: W:/Project/Synthesizer/synthesizer.v Line: 438
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: W:/Project/Synthesizer/synthesizer.v Line: 134
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: W:/Project/Synthesizer/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: W:/Project/Synthesizer/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: W:/Project/Synthesizer/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: W:/Project/Synthesizer/db/altpll_1uu1.tdf Line: 25
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: W:/Project/Synthesizer/synthesizer.v Line: 144
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: W:/Project/Synthesizer/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: W:/Project/Synthesizer/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: W:/Project/Synthesizer/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: W:/Project/Synthesizer/synthesizer.v Line: 165
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: W:/Project/Synthesizer/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: W:/Project/Synthesizer/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: W:/Project/Synthesizer/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: W:/Project/Synthesizer/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Project/Synthesizer/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Project/Synthesizer/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: W:/Project/Synthesizer/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: W:/Project/Synthesizer/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: W:/Project/Synthesizer/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: W:/Project/Synthesizer/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: W:/Project/Synthesizer/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: W:/Project/Synthesizer/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: W:/Project/Synthesizer/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: W:/Project/Synthesizer/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: W:/Project/Synthesizer/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: W:/Project/Synthesizer/clock_generator.v Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 247
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 277
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 307
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 337
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 367
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 397
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 427
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 457
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 487
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 517
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 547
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 577
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 607
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 637
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 667
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 697
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 727
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 37
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 67
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 97
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 127
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 157
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 187
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 217
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 247
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 277
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 307
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 337
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 367
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 397
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 427
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 457
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 487
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 517
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 547
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 577
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 607
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 637
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 667
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 697
        Warning (14320): Synthesized away node "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]" File: W:/Project/Synthesizer/db/altsyncram_p3i1.tdf Line: 727
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: W:/Project/Synthesizer/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:d0|wave_rom:w0|square_rom:s2|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/synthesizer.rom0_square_rom_163bfea7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:d0|wave_rom:w0|saw_rom:s1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:d0|wave_rom:w0|sine_rom:s0|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif
Info (12130): Elaborated megafunction instantiation "datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "datapath:d0|wave_rom:w0|square_rom:s2|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/synthesizer.rom0_square_rom_163bfea7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1e1.tdf
    Info (12023): Found entity 1: altsyncram_o1e1 File: W:/Project/Synthesizer/db/altsyncram_o1e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "datapath:d0|wave_rom:w0|saw_rom:s1|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/synthesizer.rom0_saw_rom_9e9025d1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkd1.tdf
    Info (12023): Found entity 1: altsyncram_mkd1 File: W:/Project/Synthesizer/db/altsyncram_mkd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "datapath:d0|wave_rom:w0|sine_rom:s0|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/synthesizer.rom0_sine_rom_d6b5acbf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ktd1.tdf
    Info (12023): Found entity 1: altsyncram_ktd1 File: W:/Project/Synthesizer/db/altsyncram_ktd1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/Project/Synthesizer/synthesizer.v Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/Project/Synthesizer/synthesizer.v Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/Project/Synthesizer/synthesizer.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 149 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: W:/Project/Synthesizer/synthesizer.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[3]" File: W:/Project/Synthesizer/synthesizer.v Line: 6
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: W:/Project/Synthesizer/synthesizer.v Line: 19
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: W:/Project/Synthesizer/synthesizer.v Line: 20
Info (21057): Implemented 1492 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 13 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 1359 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 768 megabytes
    Info: Processing ended: Tue Apr 02 20:08:00 2019
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:36


