part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h
syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp
syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h
syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h
tb.file=PrimaryCapsTestbench.cpp
syn.top=process_features
csim.code_analyzer=1