 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sun Oct 31 03:41:44 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: clk_r_REG223_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG72_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clk_r_REG223_S1/CK (SDFFR_X2)          0.0000     0.0000 r
  clk_r_REG223_S1/Q (SDFFR_X2)           0.6337     0.6337 r
  U982/ZN (XNOR2_X2)                     0.3481     0.9818 r
  U980/ZN (XNOR2_X2)                     0.3176     1.2994 r
  U619/ZN (XNOR2_X2)                     0.3213     1.6207 r
  U618/ZN (INV_X4)                       0.0522     1.6729 f
  U887/ZN (XNOR2_X1)                     0.2427     1.9156 f
  clk_r_REG72_S2/D (DFF_X1)              0.0000     1.9156 f
  data arrival time                                 1.9156

  clock clk (rise edge)                  2.3000     2.3000
  clock network delay (ideal)            0.0000     2.3000
  clock uncertainty                     -0.0500     2.2500
  clk_r_REG72_S2/CK (DFF_X1)             0.0000     2.2500 r
  library setup time                    -0.3316     1.9184
  data required time                                1.9184
  -----------------------------------------------------------
  data required time                                1.9184
  data arrival time                                -1.9156
  -----------------------------------------------------------
  slack (MET)                                       0.0027


1
