Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 15:03:56 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                11058        0.026        0.000                      0                11058        3.750        0.000                       0                  2709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.113        0.000                      0                10995        0.026        0.000                      0                10995        3.750        0.000                       0                  2709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.825        0.000                      0                   63        0.832        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 5.027ns (50.915%)  route 4.846ns (49.085%))
  Logic Levels:           21  (CARRY4=9 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.629    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.963 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.963    cpu0/pc_reg0/D[29]
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 4.932ns (50.438%)  route 4.846ns (49.562%))
  Logic Levels:           21  (CARRY4=9 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.629    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.868 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.868    cpu0/pc_reg0/D[30]
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 4.916ns (50.356%)  route 4.846ns (49.643%))
  Logic Levels:           21  (CARRY4=9 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.629    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.852 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.852    cpu0/pc_reg0/D[28]
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.852    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.913ns (50.341%)  route 4.846ns (49.659%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.849 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.849    cpu0/pc_reg0/D[25]
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.738ns  (logic 4.892ns (50.234%)  route 4.846ns (49.766%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.828 r  cpu0/id_ex0/npc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.828    cpu0/pc_reg0/D[27]
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.595ns  (logic 3.923ns (40.884%)  route 5.672ns (59.116%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.566     5.087    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  cpu0/id_ex0/ex_reg1_reg[7]/Q
                         net (fo=21, routed)          1.327     6.833    cpu0/id_ex0/ex_reg1[7]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.296     7.129 r  cpu0/id_ex0/_jmp_enable_i_138/O
                         net (fo=1, routed)           0.000     7.129    cpu0/id_ex0/_jmp_enable_i_138_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.530 r  cpu0/id_ex0/_jmp_enable_reg_i_95/CO[3]
                         net (fo=1, routed)           0.001     7.531    cpu0/id_ex0/_jmp_enable_reg_i_95_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.645    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  cpu0/id_ex0/_jmp_enable_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.759    cpu0/id_ex0/_jmp_enable_reg_i_14_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           0.973     8.845    cpu0/id_ex0/ex0/p_1_in
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.969 r  cpu0/id_ex0/mem_rd_data[0]_i_8/O
                         net (fo=1, routed)           0.481     9.450    cpu0/id_ex0/mem_rd_data[0]_i_8_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.574 r  cpu0/id_ex0/mem_rd_data[0]_i_4/O
                         net (fo=1, routed)           0.583    10.157    cpu0/id_ex0/mem_rd_data[0]_i_4_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.281 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=2, routed)           0.151    10.432    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.556 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=3, routed)           1.051    11.607    cpu0/if_id0/ex_rd_data[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.731 r  cpu0/if_id0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.610    12.341    cpu0/if_id0/id_reg1[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  cpu0/if_id0/ex_jmp_addr[3]_i_6/O
                         net (fo=1, routed)           0.000    12.465    cpu0/if_id0/ex_jmp_addr[3]_i_6_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.997 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/if_id0/ex_jmp_addr_reg[3]_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    cpu0/if_id0/ex_jmp_addr_reg[7]_i_2_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.225    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.881 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.496    14.377    cpu0/if_id0/id0/jmp_addr1[27]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.306    14.683 r  cpu0/if_id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.683    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[26]
    SLICE_X40Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031    14.953    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.586ns  (logic 3.941ns (41.112%)  route 5.645ns (58.888%))
  Logic Levels:           19  (CARRY4=11 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.566     5.087    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  cpu0/id_ex0/ex_reg1_reg[7]/Q
                         net (fo=21, routed)          1.327     6.833    cpu0/id_ex0/ex_reg1[7]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.296     7.129 r  cpu0/id_ex0/_jmp_enable_i_138/O
                         net (fo=1, routed)           0.000     7.129    cpu0/id_ex0/_jmp_enable_i_138_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.530 r  cpu0/id_ex0/_jmp_enable_reg_i_95/CO[3]
                         net (fo=1, routed)           0.001     7.531    cpu0/id_ex0/_jmp_enable_reg_i_95_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.645    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  cpu0/id_ex0/_jmp_enable_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.759    cpu0/id_ex0/_jmp_enable_reg_i_14_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           0.973     8.845    cpu0/id_ex0/ex0/p_1_in
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.969 r  cpu0/id_ex0/mem_rd_data[0]_i_8/O
                         net (fo=1, routed)           0.481     9.450    cpu0/id_ex0/mem_rd_data[0]_i_8_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.574 r  cpu0/id_ex0/mem_rd_data[0]_i_4/O
                         net (fo=1, routed)           0.583    10.157    cpu0/id_ex0/mem_rd_data[0]_i_4_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.281 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=2, routed)           0.151    10.432    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.556 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=3, routed)           1.051    11.607    cpu0/if_id0/ex_rd_data[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.731 r  cpu0/if_id0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.610    12.341    cpu0/if_id0/id_reg1[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  cpu0/if_id0/ex_jmp_addr[3]_i_6/O
                         net (fo=1, routed)           0.000    12.465    cpu0/if_id0/ex_jmp_addr[3]_i_6_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.997 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/if_id0/ex_jmp_addr_reg[3]_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    cpu0/if_id0/ex_jmp_addr_reg[7]_i_2_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.225    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.902 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.469    14.370    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X39Y54         LUT4 (Prop_lut4_I2_O)        0.303    14.673 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.673    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[24]
    SLICE_X39Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.435    14.776    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031    14.951    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.673    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 3.939ns (41.187%)  route 5.625ns (58.813%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.566     5.087    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  cpu0/id_ex0/ex_reg1_reg[7]/Q
                         net (fo=21, routed)          1.327     6.833    cpu0/id_ex0/ex_reg1[7]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.296     7.129 r  cpu0/id_ex0/_jmp_enable_i_138/O
                         net (fo=1, routed)           0.000     7.129    cpu0/id_ex0/_jmp_enable_i_138_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.530 r  cpu0/id_ex0/_jmp_enable_reg_i_95/CO[3]
                         net (fo=1, routed)           0.001     7.531    cpu0/id_ex0/_jmp_enable_reg_i_95_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.645    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  cpu0/id_ex0/_jmp_enable_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.759    cpu0/id_ex0/_jmp_enable_reg_i_14_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           0.973     8.845    cpu0/id_ex0/ex0/p_1_in
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.969 r  cpu0/id_ex0/mem_rd_data[0]_i_8/O
                         net (fo=1, routed)           0.481     9.450    cpu0/id_ex0/mem_rd_data[0]_i_8_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.574 r  cpu0/id_ex0/mem_rd_data[0]_i_4/O
                         net (fo=1, routed)           0.583    10.157    cpu0/id_ex0/mem_rd_data[0]_i_4_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.281 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=2, routed)           0.151    10.432    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.556 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=3, routed)           1.051    11.607    cpu0/if_id0/ex_rd_data[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.731 r  cpu0/if_id0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.610    12.341    cpu0/if_id0/id_reg1[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  cpu0/if_id0/ex_jmp_addr[3]_i_6/O
                         net (fo=1, routed)           0.000    12.465    cpu0/if_id0/ex_jmp_addr[3]_i_6_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.997 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/if_id0/ex_jmp_addr_reg[3]_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    cpu0/if_id0/ex_jmp_addr_reg[7]_i_2_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.225    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.904 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.448    14.352    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X39Y54         LUT4 (Prop_lut4_I2_O)        0.299    14.651 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.651    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[27]
    SLICE_X39Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.435    14.776    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.032    14.952    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.959ns (41.426%)  route 5.598ns (58.574%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.566     5.087    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  cpu0/id_ex0/ex_reg1_reg[7]/Q
                         net (fo=21, routed)          1.327     6.833    cpu0/id_ex0/ex_reg1[7]
    SLICE_X44Y49         LUT4 (Prop_lut4_I1_O)        0.296     7.129 r  cpu0/id_ex0/_jmp_enable_i_138/O
                         net (fo=1, routed)           0.000     7.129    cpu0/id_ex0/_jmp_enable_i_138_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.530 r  cpu0/id_ex0/_jmp_enable_reg_i_95/CO[3]
                         net (fo=1, routed)           0.001     7.531    cpu0/id_ex0/_jmp_enable_reg_i_95_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.645 r  cpu0/id_ex0/_jmp_enable_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.645    cpu0/id_ex0/_jmp_enable_reg_i_53_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  cpu0/id_ex0/_jmp_enable_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.759    cpu0/id_ex0/_jmp_enable_reg_i_14_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  cpu0/id_ex0/_jmp_enable_reg_i_7/CO[3]
                         net (fo=5, routed)           0.973     8.845    cpu0/id_ex0/ex0/p_1_in
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.969 r  cpu0/id_ex0/mem_rd_data[0]_i_8/O
                         net (fo=1, routed)           0.481     9.450    cpu0/id_ex0/mem_rd_data[0]_i_8_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.574 r  cpu0/id_ex0/mem_rd_data[0]_i_4/O
                         net (fo=1, routed)           0.583    10.157    cpu0/id_ex0/mem_rd_data[0]_i_4_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.281 f  cpu0/id_ex0/mem_rd_data[0]_i_2/O
                         net (fo=2, routed)           0.151    10.432    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.556 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=3, routed)           1.051    11.607    cpu0/if_id0/ex_rd_data[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.124    11.731 r  cpu0/if_id0/ex_reg1[0]_i_2/O
                         net (fo=2, routed)           0.610    12.341    cpu0/if_id0/id_reg1[0]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124    12.465 r  cpu0/if_id0/ex_jmp_addr[3]_i_6/O
                         net (fo=1, routed)           0.000    12.465    cpu0/if_id0/ex_jmp_addr[3]_i_6_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.997 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/if_id0/ex_jmp_addr_reg[3]_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    cpu0/if_id0/ex_jmp_addr_reg[7]_i_2_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.225    cpu0/if_id0/ex_jmp_addr_reg[11]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.340    cpu0/if_id0/ex_jmp_addr_reg[15]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.454 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.454    cpu0/if_id0/ex_jmp_addr_reg[19]_i_2_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.568 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.568    cpu0/if_id0/ex_jmp_addr_reg[23]_i_2_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.682 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.682    cpu0/if_id0/ex_jmp_addr_reg[27]_i_2_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.921 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.421    14.342    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.302    14.644 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.644    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[29]
    SLICE_X40Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.029    14.951    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 4.818ns (49.853%)  route 4.846ns (50.147%))
  Logic Levels:           20  (CARRY4=8 LUT2=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.568     5.089    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=6, routed)           0.779     6.324    cpu0/pc_reg0/pc[2]
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.149     6.473 r  cpu0/pc_reg0/valid[255]_i_4/O
                         net (fo=80, routed)          0.986     7.459    cpu0/mem_ctrl0/cache0/addr_from_if[0]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.791 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_100/O
                         net (fo=1, routed)           0.000     7.791    cpu0/mem_ctrl0/cache0/_inst[31]_i_100_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     8.003 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49/O
                         net (fo=1, routed)           0.000     8.003    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_49_n_0
    SLICE_X49Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.097 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23/O
                         net (fo=1, routed)           0.916     9.014    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_23_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.330 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_12/O
                         net (fo=1, routed)           0.000     9.330    cpu0/mem_ctrl0/cache0/_inst[31]_i_12_n_0
    SLICE_X49Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.542 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.542    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X49Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     9.636 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.483    10.119    cpu0/if0/_rw_reg_1
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.316    10.435 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.167    10.602    cpu0/mem_ctrl0/_stallreq_reg_1
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    10.726 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.276    11.001    cpu0/ctrl0/npc_reg[31]
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124    11.125 r  cpu0/ctrl0/stall__0/O
                         net (fo=102, routed)         0.637    11.763    cpu0/pc_reg0/stall[0]
    SLICE_X47Y39         LUT2 (Prop_lut2_I1_O)        0.124    11.887 r  cpu0/pc_reg0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.887    cpu0/pc_reg0/npc[4]_i_9_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.437 r  cpu0/pc_reg0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.437    cpu0/pc_reg0/npc_reg[4]_i_7_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.551 r  cpu0/pc_reg0/npc_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.551    cpu0/pc_reg0/npc_reg[8]_i_6_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.864 r  cpu0/pc_reg0/npc_reg[12]_i_6/O[3]
                         net (fo=1, routed)           0.602    13.466    cpu0/id_ex0/npc[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.306    13.772 r  cpu0/id_ex0/npc[12]_i_2/O
                         net (fo=1, routed)           0.000    13.772    cpu0/id_ex0/npc[12]_i_2_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.173 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.173    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.287 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.287    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.401 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.401    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.515 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.515    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.754 r  cpu0/id_ex0/npc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.754    cpu0/pc_reg0/D[26]
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.448    14.789    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X45Y45         FDRE                                         r  cpu0/pc_reg0/npc_reg[27]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)        0.062    15.076    cpu0/pc_reg0/npc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                  0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_rd_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/register0/regs_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.487%)  route 0.216ns (60.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.560     1.443    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  cpu0/mem_wb0/wb_rd_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  cpu0/mem_wb0/wb_rd_data_reg[19]/Q
                         net (fo=33, routed)          0.216     1.800    cpu0/register0/D[19]
    SLICE_X37Y55         FDRE                                         r  cpu0/register0/regs_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.829     1.957    cpu0/register0/EXCLK_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  cpu0/register0/regs_reg[3][19]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.066     1.774    cpu0/register0/regs_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/register0/regs_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.359%)  route 0.247ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.564     1.447    cpu0/mem_wb0/EXCLK_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  cpu0/mem_wb0/wb_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cpu0/mem_wb0/wb_rd_data_reg[1]/Q
                         net (fo=33, routed)          0.247     1.835    cpu0/register0/D[1]
    SLICE_X37Y53         FDRE                                         r  cpu0/register0/regs_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.829     1.957    cpu0/register0/EXCLK_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  cpu0/register0/regs_reg[13][1]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.070     1.783    cpu0/register0/regs_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu0/id_ex0/ex_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ex_mem0/mem_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.964%)  route 0.228ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.564     1.447    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  cpu0/id_ex0/ex_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  cpu0/id_ex0/ex_rd_reg[3]/Q
                         net (fo=3, routed)           0.228     1.803    cpu0/ex_mem0/ex_rd[3]
    SLICE_X33Y50         FDRE                                         r  cpu0/ex_mem0/mem_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.830     1.958    cpu0/ex_mem0/EXCLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  cpu0/ex_mem0/mem_rd_addr_reg[3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.017     1.731    cpu0/ex_mem0/mem_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y22         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.844    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD0
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.819     1.946    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y22         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.844    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD0
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.819     1.946    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y22         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.844    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD0
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.819     1.946    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X39Y22         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.267     1.844    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD0
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.819     1.946    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.033%)  route 0.286ns (66.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.551     1.434    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X28Y26         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.286     1.861    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.817     1.944    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.775    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.033%)  route 0.286ns (66.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.551     1.434    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X28Y26         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.286     1.861    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.817     1.944    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.775    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.033%)  route 0.286ns (66.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.551     1.434    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X28Y26         FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.286     1.861    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.817     1.944    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X30Y26         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.775    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y24  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y36  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y25  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y36  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  cpu0/mem_ctrl0/cache0/entry_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  cpu0/mem_ctrl0/cache0/entry_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35  cpu0/mem_ctrl0/cache0/entry_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y15  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y15  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y15  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_3_5/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/tag_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/tag_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/tag_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y39  cpu0/mem_ctrl0/cache0/tag_reg_0_255_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.456ns (12.590%)  route 3.166ns (87.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.166     8.697    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X28Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.456ns (12.605%)  route 3.161ns (87.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.161     8.693    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.456ns (12.605%)  route 3.161ns (87.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.161     8.693    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.456ns (12.605%)  route 3.161ns (87.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.161     8.693    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.456ns (12.605%)  route 3.161ns (87.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.554     5.075    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         3.161     8.693    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X29Y27         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        1.433    14.774    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X29Y27         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.072%)  route 0.861ns (85.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.861     2.440    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X33Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.072%)  route 0.861ns (85.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.861     2.440    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X33Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.012%)  route 0.865ns (85.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.865     2.444    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X32Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.376%)  route 0.913ns (86.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.913     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X29Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X29Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.376%)  route 0.913ns (86.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.913     2.492    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X29Y19         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y19         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X29Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     1.606    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.321%)  route 0.918ns (86.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.918     2.497    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X28Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.321%)  route 0.918ns (86.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.918     2.497    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X28Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.321%)  route 0.918ns (86.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.918     2.497    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X28Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.278%)  route 0.921ns (86.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.921     2.500    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.141ns (13.278%)  route 0.921ns (86.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.555     1.438    EXCLK_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 f  rst_reg_replica_7/Q
                         net (fo=154, routed)         0.921     2.500    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2708, routed)        0.821     1.948    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.893    





