<html><body><samp><pre>
<!@TC:1685198976>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab12

<a name=compilerReport1>$ Start of Compile</a>
#Sat May 27 22:49:36 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685198976> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\isp_lab12.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v"
Verilog syntax check successful!
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v changed - recompiling
Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:3:7:3:15:@N:CG364:@XP_MSG">toplevel.v(3)</a><!@TM:1685198976> | Synthesizing module toplevel

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:243:12:243:19:@W:CG296:@XP_MSG">toplevel.v(243)</a><!@TM:1685198976> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:247:28:247:32:@W:CG290:@XP_MSG">toplevel.v(247)</a><!@TM:1685198976> | Referenced variable col1 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:249:28:249:32:@W:CG290:@XP_MSG">toplevel.v(249)</a><!@TM:1685198976> | Referenced variable col2 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:251:28:251:32:@W:CG290:@XP_MSG">toplevel.v(251)</a><!@TM:1685198976> | Referenced variable col3 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:253:28:253:32:@W:CG290:@XP_MSG">toplevel.v(253)</a><!@TM:1685198976> | Referenced variable col4 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:255:28:255:32:@W:CG290:@XP_MSG">toplevel.v(255)</a><!@TM:1685198976> | Referenced variable col5 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:257:28:257:32:@W:CG290:@XP_MSG">toplevel.v(257)</a><!@TM:1685198976> | Referenced variable col6 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:259:28:259:32:@W:CG290:@XP_MSG">toplevel.v(259)</a><!@TM:1685198976> | Referenced variable col7 is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:261:28:261:32:@W:CG290:@XP_MSG">toplevel.v(261)</a><!@TM:1685198976> | Referenced variable col8 is not in sensitivity list</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 27 22:49:36 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685198977> | Running in 64-bit mode 
File D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 27 22:49:37 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1685198977> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:29:4:29:10:@N::@XP_MSG">toplevel.v(29)</a><!@TM:1685198977> | Found counter in view:work.toplevel(verilog) inst scan_data[3:0]
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col7[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col6[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col5[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col4[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col3[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col2[4:0]', 16 words by 5 bits 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.v:48:12:48:16:@N:MO106:@XP_MSG">toplevel.v(48)</a><!@TM:1685198977> | Found ROM, 'col1[4:0]', 16 words by 5 bits 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           42 uses
DFFCRH          11 uses
DFFCSH          1 use
IBUF            2 uses
OBUF            16 uses
AND2            290 uses
INV             137 uses
XOR2            43 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1685198977> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 27 22:49:37 2023

###########################################################]

</pre></samp></body></html>
