#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 28 12:49:03 2018
# Process ID: 4652
# Current directory: /home/cc/eecs151/sp18/class/eecs151-aap
# Command line: vivado
# Log file: /home/cc/eecs151/sp18/class/eecs151-aap/vivado.log
# Journal file: /home/cc/eecs151/sp18/class/eecs151-aap/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cc/eecs151/sp18/class/eecs151-aap/eecs151-sp18/fpga_labs/staging/lab6/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab6/lab6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 6137.195 ; gain = 47.418 ; free physical = 4363 ; free virtual = 16011
update_compile_order -fileset sources_1
save_project_as lab6_solutions /home/cc/eecs151/sp18/class/eecs151-aap/eecs151-sp18/fpga_labs/staging/lab6/lab6_solutions -force
close_project
open_project /home/cc/eecs151/sp18/class/eecs151-aap/eecs151-sp18/fpga_labs/staging/lab6/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab6/lab6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/cc/eecs151/sp18/class/eecs151-aap/eecs151-sp18/fpga_labs/staging/lab6/lab6/lab6.srcs/sources_1/new/z1top.v] -no_script -reset -force -quiet
remove_files  /home/cc/eecs151/sp18/class/eecs151-aap/eecs151-sp18/fpga_labs/staging/lab6/lab6/lab6.srcs/sources_1/new/z1top.v
update_compile_order -fileset sources_1
archive_project /tmp/lab6.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-4652-c125m-7.EECS.Berkeley.EDU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
