INFO: [VRFC 10-163] Analyzing VHDL file "/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sim_1/new/tb_cpu_po.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cpu_po'
