

================================================================
== Vitis HLS Report for 'fft32_Pipeline_8'
================================================================
* Date:           Wed Jun 25 08:18:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln117 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w_real_128_1 = alloca i32 1"   --->   Operation 5 'alloca' 'w_real_128_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_real_229_1 = alloca i32 1"   --->   Operation 6 'alloca' 'w_real_229_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_imag_160_1 = alloca i32 1"   --->   Operation 7 'alloca' 'w_imag_160_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w_imag_261_1 = alloca i32 1"   --->   Operation 8 'alloca' 'w_imag_261_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_real_128_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_real_128_0"   --->   Operation 9 'read' 'w_real_128_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w_real_229_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_real_229_0"   --->   Operation 10 'read' 'w_real_229_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w_real_330_04 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_real_330_0"   --->   Operation 11 'read' 'w_real_330_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w_imag_160_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_imag_160_0"   --->   Operation 12 'read' 'w_imag_160_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_imag_261_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_imag_261_0"   --->   Operation 13 'read' 'w_imag_261_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_imag_362_01 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w_imag_362_0"   --->   Operation 14 'read' 'w_imag_362_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %w_imag_261_0_read, i16 %w_imag_261_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %w_imag_160_0_read, i16 %w_imag_160_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %w_real_229_0_read, i16 %w_real_229_1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %w_real_128_0_read, i16 %w_real_128_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %phi_ln117"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop95_ifconv"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_ln117_load = load i2 %phi_ln117" [FFT32_check.cpp:117]   --->   Operation 21 'load' 'phi_ln117_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%w_real_128_1_load = load i16 %w_real_128_1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 22 'load' 'w_real_128_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%w_real_229_1_load = load i16 %w_real_229_1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 23 'load' 'w_real_229_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%w_imag_160_1_load = load i16 %w_imag_160_1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 24 'load' 'w_imag_160_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%w_imag_261_1_load = load i16 %w_imag_261_1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 25 'load' 'w_imag_261_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [FFT32_check.cpp:117]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln117 = add i2 %phi_ln117_load, i2 1" [FFT32_check.cpp:117]   --->   Operation 28 'add' 'add_ln117' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln18 = icmp_eq  i2 %phi_ln117_load, i2 1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.56ns)   --->   "%icmp_ln18_1 = icmp_eq  i2 %phi_ln117_load, i2 2" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 30 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%select_ln18 = select i1 %icmp_ln18_1, i16 0, i16 %w_real_229_1_load" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 31 'select' 'select_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%select_ln18_1 = select i1 %icmp_ln18, i16 0, i16 %w_real_128_1_load" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 32 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln18_2 = select i1 %icmp_ln18_1, i16 0, i16 %w_imag_261_1_load" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 33 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%select_ln18_3 = select i1 %icmp_ln18, i16 0, i16 %w_imag_160_1_load" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 34 'select' 'select_ln18_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%icmp_ln117 = icmp_eq  i2 %phi_ln117_load, i2 3" [FFT32_check.cpp:117]   --->   Operation 35 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln117 = store i16 %select_ln18_2, i16 %w_imag_261_1" [FFT32_check.cpp:117]   --->   Operation 36 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln117 = store i16 %select_ln18_3, i16 %w_imag_160_1" [FFT32_check.cpp:117]   --->   Operation 37 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln117 = store i16 %select_ln18, i16 %w_real_229_1" [FFT32_check.cpp:117]   --->   Operation 38 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln117 = store i16 %select_ln18_1, i16 %w_real_128_1" [FFT32_check.cpp:117]   --->   Operation 39 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln117 = store i2 %add_ln117, i2 %phi_ln117" [FFT32_check.cpp:117]   --->   Operation 40 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %arrayctor.loop95_ifconv, void %twiddle_loop.exitStub" [FFT32_check.cpp:117]   --->   Operation 41 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_out, i16 0"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_1_out, i16 %select_ln18" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 43 'write' 'write_ln18' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_2_out, i16 %select_ln18_1" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 44 'write' 'write_ln18' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_3_out, i16 0"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_4_out, i16 %select_ln18_2" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 46 'write' 'write_ln18' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %select_ln18_5_out, i16 %select_ln18_3" [./FFT32.h:18->FFT32_check.cpp:117]   --->   Operation 47 'write' 'write_ln18' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('w_imag_261_1') [17]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'w_imag_261_0_read' on local variable 'w_imag_261_1' [24]  (1.588 ns)

 <State 2>: 3.958ns
The critical path consists of the following:
	'load' operation ('phi_ln117_load', FFT32_check.cpp:117) on local variable 'phi_ln117' [31]  (0.000 ns)
	'icmp' operation ('icmp_ln18_1', ./FFT32.h:18->FFT32_check.cpp:117) [40]  (1.565 ns)
	'select' operation ('select_ln18_2', ./FFT32.h:18->FFT32_check.cpp:117) [43]  (0.805 ns)
	'store' operation ('store_ln117', FFT32_check.cpp:117) of variable 'select_ln18_2', ./FFT32.h:18->FFT32_check.cpp:117 on local variable 'w_imag_261_1' [46]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
