@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/pv_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/pv_rst_pkg/pv_rst_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/pv_write_pkg/pv_write_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/pv_read_pkg/pv_read_bfm.vinfo
hdl_top.sv
