Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  2 19:36:06 2020
| Host         : DESKTOP-FJRCRS8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.486        0.000                      0                   64        0.076        0.000                      0                   64        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.486        0.000                      0                   64        0.318        0.000                      0                   64        4.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.503        0.000                      0                   64        0.318        0.000                      0                   64        4.500        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.486        0.000                      0                   64        0.076        0.000                      0                   64  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.486        0.000                      0                   64        0.076        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  one_hz_clk_divider/count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.186    one_hz_clk_divider/data0[1]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.150 r  one_hz_clk_divider/count0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.150    one_hz_clk_divider/data0[2]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.332ns (66.505%)  route 0.167ns (33.495%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.110 r  one_hz_clk_divider/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.110    one_hz_clk_divider/data0[3]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.098%)  route 0.270ns (53.902%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[9]/Q
                         net (fo=2, routed)           0.109    -0.357    one_hz_clk_divider/count[9]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.312 r  one_hz_clk_divider/count[31]_i_5/O
                         net (fo=2, routed)           0.161    -0.151    one_hz_clk_divider/count[31]_i_5_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  one_hz_clk_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000    -0.106    one_hz_clk_divider/tmp_i_1_n_0
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.091    -0.501    one_hz_clk_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.135%)  route 0.260ns (50.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.260    -0.206    one_hz_clk_divider/count[10]
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.096 r  one_hz_clk_divider/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.096    one_hz_clk_divider/data0[10]
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.823    -0.847    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.606    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  one_hz_clk_divider/count_reg[22]/Q
                         net (fo=2, routed)           0.262    -0.203    one_hz_clk_divider/count[22]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.093 r  one_hz_clk_divider/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.093    one_hz_clk_divider/data0[22]
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.845    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.105    -0.501    one_hz_clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[14]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[14]
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[14]
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[18]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[18]
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[18]
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[26]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[26]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[26]
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105    -0.500    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[30]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[30]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[30]
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.500    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.408    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y82     one_hz_clk_divider/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.226     8.804    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.375    one_hz_clk_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.226     8.804    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.375    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.226     8.804    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.375    one_hz_clk_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.226     8.804    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.375    one_hz_clk_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.226     8.807    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.378    one_hz_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.226     8.807    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.378    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.226     8.807    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.378    one_hz_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.377    one_hz_clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.377    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.377    one_hz_clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  one_hz_clk_divider/count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.186    one_hz_clk_divider/data0[1]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.150 r  one_hz_clk_divider/count0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.150    one_hz_clk_divider/data0[2]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.332ns (66.505%)  route 0.167ns (33.495%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.110 r  one_hz_clk_divider/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.110    one_hz_clk_divider/data0[3]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/C
                         clock pessimism              0.240    -0.609    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.504    one_hz_clk_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.098%)  route 0.270ns (53.902%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[9]/Q
                         net (fo=2, routed)           0.109    -0.357    one_hz_clk_divider/count[9]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.312 r  one_hz_clk_divider/count[31]_i_5/O
                         net (fo=2, routed)           0.161    -0.151    one_hz_clk_divider/count[31]_i_5_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  one_hz_clk_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000    -0.106    one_hz_clk_divider/tmp_i_1_n_0
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.091    -0.501    one_hz_clk_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.135%)  route 0.260ns (50.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.260    -0.206    one_hz_clk_divider/count[10]
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.096 r  one_hz_clk_divider/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.096    one_hz_clk_divider/data0[10]
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.823    -0.847    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.606    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  one_hz_clk_divider/count_reg[22]/Q
                         net (fo=2, routed)           0.262    -0.203    one_hz_clk_divider/count[22]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.093 r  one_hz_clk_divider/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.093    one_hz_clk_divider/data0[22]
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.845    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.105    -0.501    one_hz_clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[14]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[14]
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[14]
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[18]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[18]
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[18]
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.105    -0.502    one_hz_clk_divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[26]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[26]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[26]
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105    -0.500    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[30]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[30]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[30]
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.238    -0.605    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.500    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.408    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y82     one_hz_clk_divider/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y84     one_hz_clk_divider/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     one_hz_clk_divider/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     one_hz_clk_divider/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y88     one_hz_clk_divider/count_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y84     one_hz_clk_divider/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     one_hz_clk_divider/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86     one_hz_clk_divider/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.454    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.457    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/C
                         clock pessimism              0.576     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  one_hz_clk_divider/count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.186    one_hz_clk_divider/data0[1]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.150 r  one_hz_clk_divider/count0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.150    one_hz_clk_divider/data0[2]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.332ns (66.505%)  route 0.167ns (33.495%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.110 r  one_hz_clk_divider/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.110    one_hz_clk_divider/data0[3]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.098%)  route 0.270ns (53.902%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[9]/Q
                         net (fo=2, routed)           0.109    -0.357    one_hz_clk_divider/count[9]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.312 r  one_hz_clk_divider/count[31]_i_5/O
                         net (fo=2, routed)           0.161    -0.151    one_hz_clk_divider/count[31]_i_5_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  one_hz_clk_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000    -0.106    one_hz_clk_divider/tmp_i_1_n_0
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.242    -0.349    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.091    -0.258    one_hz_clk_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.135%)  route 0.260ns (50.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.260    -0.206    one_hz_clk_divider/count[10]
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.096 r  one_hz_clk_divider/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.096    one_hz_clk_divider/data0[10]
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.823    -0.847    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
                         clock pessimism              0.240    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.606    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  one_hz_clk_divider/count_reg[22]/Q
                         net (fo=2, routed)           0.262    -0.203    one_hz_clk_divider/count[22]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.093 r  one_hz_clk_divider/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.093    one_hz_clk_divider/data0[22]
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.845    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.105    -0.258    one_hz_clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[14]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[14]
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[14]
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[18]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[18]
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[18]
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[26]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[26]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[26]
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.242    -0.362    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105    -0.257    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[30]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[30]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[30]
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.242    -0.362    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.257    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[13]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[15]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.828ns (17.179%)  route 3.992ns (82.821%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.312     3.872    one_hz_clk_divider/tmp
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.430     8.453    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[16]/C
                         clock pessimism              0.576     9.029    
                         clock uncertainty           -0.242     8.787    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429     8.358    one_hz_clk_divider/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[29]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.669%)  route 3.858ns (82.331%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.178     3.738    one_hz_clk_divider/tmp
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.433     8.456    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[31]/C
                         clock pessimism              0.576     9.032    
                         clock uncertainty           -0.242     8.790    
    SLICE_X33Y89         FDRE (Setup_fdre_C_R)       -0.429     8.361    one_hz_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.361    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[25]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 one_hz_clk_divider/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.828ns (18.206%)  route 3.720ns (81.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.545    -0.948    one_hz_clk_divider/clk_out1
    SLICE_X33Y83         FDRE                                         r  one_hz_clk_divider/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  one_hz_clk_divider/count_reg[5]/Q
                         net (fo=2, routed)           1.462     0.969    one_hz_clk_divider/count[5]
    SLICE_X32Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.093 f  one_hz_clk_divider/count[31]_i_8/O
                         net (fo=1, routed)           0.646     1.740    one_hz_clk_divider/count[31]_i_8_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.864 f  one_hz_clk_divider/count[31]_i_4/O
                         net (fo=2, routed)           0.572     2.436    one_hz_clk_divider/count[31]_i_4_n_0
    SLICE_X32Y85         LUT4 (Prop_lut4_I2_O)        0.124     2.560 r  one_hz_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.040     3.600    one_hz_clk_divider/tmp
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          1.432     8.455    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[27]/C
                         clock pessimism              0.576     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X33Y88         FDRE (Setup_fdre_C_R)       -0.429     8.360    one_hz_clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  one_hz_clk_divider/count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.186    one_hz_clk_divider/data0[1]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.292ns (63.588%)  route 0.167ns (36.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.150 r  one_hz_clk_divider/count0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.150    one_hz_clk_divider/data0[2]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[2]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.332ns (66.505%)  route 0.167ns (33.495%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.555    -0.609    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  one_hz_clk_divider/count_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.301    one_hz_clk_divider/count[1]
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    -0.110 r  one_hz_clk_divider/count0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.110    one_hz_clk_divider/data0[3]
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821    -0.849    one_hz_clk_divider/clk_out1
    SLICE_X33Y82         FDRE                                         r  one_hz_clk_divider/count_reg[3]/C
                         clock pessimism              0.240    -0.609    
                         clock uncertainty            0.242    -0.366    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.105    -0.261    one_hz_clk_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.231ns (46.098%)  route 0.270ns (53.902%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[9]/Q
                         net (fo=2, routed)           0.109    -0.357    one_hz_clk_divider/count[9]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.045    -0.312 r  one_hz_clk_divider/count[31]_i_5/O
                         net (fo=2, routed)           0.161    -0.151    one_hz_clk_divider/count[31]_i_5_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  one_hz_clk_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000    -0.106    one_hz_clk_divider/tmp_i_1_n_0
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X32Y85         FDRE                                         r  one_hz_clk_divider/tmp_reg/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.242    -0.349    
    SLICE_X32Y85         FDRE (Hold_fdre_C_D)         0.091    -0.258    one_hz_clk_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.135%)  route 0.260ns (50.865%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[10]/Q
                         net (fo=2, routed)           0.260    -0.206    one_hz_clk_divider/count[10]
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.096 r  one_hz_clk_divider/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.096    one_hz_clk_divider/data0[10]
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.823    -0.847    one_hz_clk_divider/clk_out1
    SLICE_X33Y84         FDRE                                         r  one_hz_clk_divider/count_reg[10]/C
                         clock pessimism              0.240    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.558    -0.606    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  one_hz_clk_divider/count_reg[22]/Q
                         net (fo=2, routed)           0.262    -0.203    one_hz_clk_divider/count[22]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.093 r  one_hz_clk_divider/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.093    one_hz_clk_divider/data0[22]
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.825    -0.845    one_hz_clk_divider/clk_out1
    SLICE_X33Y87         FDRE                                         r  one_hz_clk_divider/count_reg[22]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.242    -0.363    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.105    -0.258    one_hz_clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[14]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[14]
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[14]
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y85         FDRE                                         r  one_hz_clk_divider/count_reg[14]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.557    -0.607    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  one_hz_clk_divider/count_reg[18]/Q
                         net (fo=2, routed)           0.262    -0.204    one_hz_clk_divider/count[18]
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.094 r  one_hz_clk_divider/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.094    one_hz_clk_divider/data0[18]
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.824    -0.846    one_hz_clk_divider/clk_out1
    SLICE_X33Y86         FDRE                                         r  one_hz_clk_divider/count_reg[18]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.242    -0.364    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.105    -0.259    one_hz_clk_divider/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[26]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[26]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[26]
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y88         FDRE                                         r  one_hz_clk_divider/count_reg[26]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.242    -0.362    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105    -0.257    one_hz_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 one_hz_clk_divider/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_hz_clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.251ns (48.937%)  route 0.262ns (51.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.559    -0.605    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  one_hz_clk_divider/count_reg[30]/Q
                         net (fo=2, routed)           0.262    -0.202    one_hz_clk_divider/count[30]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.092 r  one_hz_clk_divider/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.092    one_hz_clk_divider/data0[30]
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    your_instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=33, routed)          0.827    -0.843    one_hz_clk_divider/clk_out1
    SLICE_X33Y89         FDRE                                         r  one_hz_clk_divider/count_reg[30]/C
                         clock pessimism              0.238    -0.605    
                         clock uncertainty            0.242    -0.362    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.257    one_hz_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.165    





